{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1421188177118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1421188177121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 17:29:36 2015 " "Processing started: Tue Jan 13 17:29:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1421188177121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1421188177121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment2 -c experiment2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment2 -c experiment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1421188177122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1421188177743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Camera_Config_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Camera_Config_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Camera_Config_Controller " "Found entity 1: Camera_Config_Controller" {  } { { "Camera_Config_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Camera_Config_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Camera_Data_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Camera_Data_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Camera_Data_Controller " "Found entity 1: Camera_Data_Controller" {  } { { "Camera_Data_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Camera_Data_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "experiment2.v(140) " "Verilog HDL information at experiment2.v(140): always construct contains both blocking and non-blocking assignments" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 140 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1421188177895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment2.v 1 1 " "Found 1 design units, including 1 entities, in source file experiment2.v" { { "Info" "ISGN_ENTITY_NAME" "1 experiment2 " "Found entity 1: experiment2" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_M16_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_M16_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_M16_Controller " "Found entity 1: I2C_M16_Controller" {  } { { "I2C_M16_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/I2C_M16_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_M24_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_M24_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_M24_Controller " "Found entity 1: I2C_M24_Controller" {  } { { "I2C_M24_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/I2C_M24_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Config_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD_Config_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Config_Controller " "Found entity 1: LCD_Config_Controller" {  } { { "LCD_Config_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/LCD_Config_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Data_Contoller.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD_Data_Contoller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Data_Controller " "Found entity 1: LCD_Data_Controller" {  } { { "LCD_Data_Contoller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/LCD_Data_Contoller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Line_Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_displays.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_displays.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_displays " "Found entity 1: seven_seg_displays" {  } { { "seven_seg_displays.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/seven_seg_displays.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Touch_Panel_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Touch_Panel_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Touch_Panel_Controller " "Found entity 1: Touch_Panel_Controller" {  } { { "Touch_Panel_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Touch_Panel_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_Control_4Port.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_WR_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188177921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188177921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment2 " "Elaborating entity \"experiment2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1421188178099 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_GREEN_O experiment2.v(22) " "Output port \"LED_GREEN_O\" at experiment2.v(22) has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1421188178116 "|experiment2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_RED_O experiment2.v(23) " "Output port \"LED_RED_O\" at experiment2.v(23) has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1421188178116 "|experiment2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Camera_Data_Controller Camera_Data_Controller:Camera_Data_unit " "Elaborating entity \"Camera_Data_Controller\" for hierarchy \"Camera_Data_Controller:Camera_Data_unit\"" {  } { { "experiment2.v" "Camera_Data_unit" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer " "Elaborating entity \"Line_Buffer\" for hierarchy \"Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\"" {  } { { "Camera_Data_Controller.v" "Raw_Buffer" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Camera_Data_Controller.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "altshift_taps_component" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Line_Buffer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Line_Buffer.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1421188178271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178272 ""}  } { { "Line_Buffer.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Line_Buffer.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1421188178272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gkn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gkn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gkn " "Found entity 1: shift_taps_gkn" {  } { { "db/shift_taps_gkn.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/shift_taps_gkn.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188178335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188178335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_gkn Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated " "Elaborating entity \"shift_taps_gkn\" for hierarchy \"Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4m81 " "Found entity 1: altsyncram_4m81" {  } { { "db/altsyncram_4m81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_4m81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188178421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188178421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4m81 Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|altsyncram_4m81:altsyncram2 " "Elaborating entity \"altsyncram_4m81\" for hierarchy \"Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|altsyncram_4m81:altsyncram2\"" {  } { { "db/shift_taps_gkn.tdf" "altsyncram2" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/shift_taps_gkn.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rf " "Found entity 1: cntr_3rf" {  } { { "db/cntr_3rf.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/cntr_3rf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188178487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188178487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3rf Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|cntr_3rf:cntr1 " "Elaborating entity \"cntr_3rf\" for hierarchy \"Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|cntr_3rf:cntr1\"" {  } { { "db/shift_taps_gkn.tdf" "cntr1" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/shift_taps_gkn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188178550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188178550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mdc Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr5 " "Elaborating entity \"cmpr_mdc\" for hierarchy \"Camera_Data_Controller:Camera_Data_unit\|Line_Buffer:Raw_Buffer\|altshift_taps:altshift_taps_component\|shift_taps_gkn:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr5\"" {  } { { "db/cntr_3rf.tdf" "cmpr5" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/cntr_3rf.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Camera_Config_Controller Camera_Config_Controller:Camera_Config_unit " "Elaborating entity \"Camera_Config_Controller\" for hierarchy \"Camera_Config_Controller:Camera_Config_unit\"" {  } { { "experiment2.v" "Camera_Config_unit" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_M24_Controller Camera_Config_Controller:Camera_Config_unit\|I2C_M24_Controller:u0 " "Elaborating entity \"I2C_M24_Controller\" for hierarchy \"Camera_Config_Controller:Camera_Config_unit\|I2C_M24_Controller:u0\"" {  } { { "Camera_Config_Controller.v" "u0" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Camera_Config_Controller.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Config_Controller LCD_Config_Controller:LCD_Config_unit " "Elaborating entity \"LCD_Config_Controller\" for hierarchy \"LCD_Config_Controller:LCD_Config_unit\"" {  } { { "experiment2.v" "LCD_Config_unit" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_M16_Controller LCD_Config_Controller:LCD_Config_unit\|I2C_M16_Controller:I2C_unit " "Elaborating entity \"I2C_M16_Controller\" for hierarchy \"LCD_Config_Controller:LCD_Config_unit\|I2C_M16_Controller:I2C_unit\"" {  } { { "LCD_Config_Controller.v" "I2C_unit" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/LCD_Config_Controller.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Touch_Panel_Controller Touch_Panel_Controller:Touch_Panel_unit " "Elaborating entity \"Touch_Panel_Controller\" for hierarchy \"Touch_Panel_Controller:Touch_Panel_unit\"" {  } { { "experiment2.v" "Touch_Panel_unit" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Done Touch_Panel_Controller.v(46) " "Verilog HDL or VHDL warning at Touch_Panel_Controller.v(46): object \"Done\" assigned a value but never read" {  } { { "Touch_Panel_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Touch_Panel_Controller.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1421188178566 "|experiment2|Touch_Panel_Controller:Touch_Panel_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Touch_Panel_Controller.v(121) " "Verilog HDL Case Statement information at Touch_Panel_Controller.v(121): all case item expressions in this case statement are onehot" {  } { { "Touch_Panel_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Touch_Panel_Controller.v" 121 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1421188178566 "|experiment2|Touch_Panel_Controller:Touch_Panel_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_displays seven_seg_displays:display_unit " "Elaborating entity \"seven_seg_displays\" for hierarchy \"seven_seg_displays:display_unit\"" {  } { { "experiment2.v" "display_unit" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment seven_seg_displays:display_unit\|convert_hex_to_seven_segment:seg0 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"seven_seg_displays:display_unit\|convert_hex_to_seven_segment:seg0\"" {  } { { "seven_seg_displays.v" "seg0" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/seven_seg_displays.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Data_Controller LCD_Data_Controller:LCD_Data_unit " "Elaborating entity \"LCD_Data_Controller\" for hierarchy \"LCD_Data_Controller:LCD_Data_unit\"" {  } { { "experiment2.v" "LCD_Data_unit" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u7 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u7\"" {  } { { "experiment2.v" "u7" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WR1_MAX_ADDR Sdram_Control_4Port.v(112) " "Verilog HDL or VHDL warning at Sdram_Control_4Port.v(112): object \"WR1_MAX_ADDR\" assigned a value but never read" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1421188178589 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WR2_MAX_ADDR Sdram_Control_4Port.v(112) " "Verilog HDL or VHDL warning at Sdram_Control_4Port.v(112): object \"WR2_MAX_ADDR\" assigned a value but never read" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1421188178589 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD1_MAX_ADDR Sdram_Control_4Port.v(112) " "Verilog HDL or VHDL warning at Sdram_Control_4Port.v(112): object \"RD1_MAX_ADDR\" assigned a value but never read" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1421188178589 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD2_MAX_ADDR Sdram_Control_4Port.v(112) " "Verilog HDL or VHDL warning at Sdram_Control_4Port.v(112): object \"RD2_MAX_ADDR\" assigned a value but never read" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1421188178589 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(128) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(128): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1421188178589 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(129) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(129): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1421188178589 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(345) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(345): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1421188178589 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(347) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(347): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1421188178589 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(350) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(350): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1421188178589 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(352) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(352): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1421188178589 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(342) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(342): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(342) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(342): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(342) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(342): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(342) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(342): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178590 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178591 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178592 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(342) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(342)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1421188178593 "|experiment2|Sdram_Control_4Port:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "altpll_component" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_PLL.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_PLL.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1421188178645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178649 ""}  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_PLL.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1421188178649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u7\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u7\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1421188178654 "|experiment2|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1421188178654 "|experiment2|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1421188178654 "|experiment2|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u7\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u7\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178655 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1421188178657 "|experiment2|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1421188178657 "|experiment2|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1421188178657 "|experiment2|Sdram_Control_4Port:u7|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u7\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u7\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1421188178658 "|experiment2|Sdram_Control_4Port:u7|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1421188178750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188178751 ""}  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_WR_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1421188178751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_21m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_21m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_21m1 " "Found entity 1: dcfifo_21m1" {  } { { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188178814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188178814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_21m1 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated " "Elaborating entity \"dcfifo_21m1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188178821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188178821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_21m1.tdf" "rdptr_g_gray2bin" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/a_graycounter_o96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188178886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188178886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_21m1.tdf" "rdptr_g1p" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188178950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188178950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_21m1.tdf" "wrptr_g1p" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188178950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/a_graycounter_egc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188179013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188179013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp " "Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_21m1.tdf" "wrptr_gp" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188179077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188179077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l81 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram " "Elaborating entity \"altsyncram_1l81\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\"" {  } { { "db/dcfifo_21m1.tdf" "fifo_ram" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188179160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188179160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14 " "Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\"" {  } { { "db/altsyncram_1l81.tdf" "altsyncram14" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188179167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188179167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_21m1.tdf" "rdaclr" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188179173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188179173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp " "Elaborating entity \"dffpipe_kec\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_21m1.tdf" "rs_brp" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188179180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188179180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_21m1.tdf" "rs_dgwp" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188179186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188179186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe18" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188179192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188179192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_21m1.tdf" "ws_brp" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188179200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188179200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_21m1.tdf" "ws_dgrp" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188179206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188179206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe22" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/cmpr_536.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188179269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188179269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|cmpr_536:rdempty_eq_comp " "Elaborating entity \"cmpr_536\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_21m1.tdf" "rdempty_eq_comp" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1421188179355 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188179961 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188179961 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188179961 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188179961 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188179961 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188179961 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188179961 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188179961 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1421188179961 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1421188179961 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188180168 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 417 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188180168 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 448 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188180168 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 479 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 242 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188180168 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1421188180168 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1421188180168 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 293 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188180331 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 324 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188180331 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1421188180331 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1421188180331 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 293 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188181556 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 324 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188181556 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1421188181556 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1421188181556 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "experiment2.v" "Mult0" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1421188181863 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "experiment2.v" "Mult1" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1421188181863 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1421188181863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1421188181928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188181929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188181929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188181929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188181929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188181929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188181929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188181929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188181929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188181929 ""}  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1421188181929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1421188181964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1421188181976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1421188182002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pah " "Found entity 1: add_sub_pah" {  } { { "db/add_sub_pah.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/add_sub_pah.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188182068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188182068 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1421188182078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1421188182105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188182106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188182106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188182106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188182106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188182106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188182106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188182106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188182106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1421188182106 ""}  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1421188182106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1421188182127 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1421188182133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1421188182147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qfh " "Found entity 1: add_sub_qfh" {  } { { "db/add_sub_qfh.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/add_sub_qfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1421188182213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1421188182213 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 273 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1421188182220 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1421188182836 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[32\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[33\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[34\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1421188182915 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1421188182915 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1421188182916 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1421188182916 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD_Config_Controller:LCD_Config_unit\|I2C_M16_Controller:I2C_unit\|I2C_sdat LCD_Config_Controller:LCD_Config_unit\|I2C_M16_Controller:I2C_unit\|Acknowledge " "Converted the fan-out from the tri-state buffer \"LCD_Config_Controller:LCD_Config_unit\|I2C_M16_Controller:I2C_unit\|I2C_sdat\" to the node \"LCD_Config_Controller:LCD_Config_unit\|I2C_M16_Controller:I2C_unit\|Acknowledge\" into an OR gate" {  } { { "I2C_M16_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/I2C_M16_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1421188182959 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1421188182959 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_M16_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/I2C_M16_Controller.v" 18 -1 0 } } { "LCD_Config_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/LCD_Config_Controller.v" 17 -1 0 } } { "LCD_Data_Contoller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/LCD_Data_Contoller.v" 27 -1 0 } } { "LCD_Data_Contoller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/LCD_Data_Contoller.v" 29 -1 0 } } { "Touch_Panel_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Touch_Panel_Controller.v" 28 -1 0 } } { "I2C_M24_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/I2C_M24_Controller.v" 43 -1 0 } } { "I2C_M24_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/I2C_M24_Controller.v" 79 -1 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 328 -1 0 } } { "I2C_M16_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/I2C_M16_Controller.v" 22 -1 0 } } { "LCD_Data_Contoller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/LCD_Data_Contoller.v" 43 -1 0 } } { "I2C_M16_Controller.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/I2C_M16_Controller.v" 74 -1 0 } } { "db/a_graycounter_egc.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/a_graycounter_egc.tdf" 37 2 0 } } { "db/a_graycounter_o96.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/a_graycounter_o96.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1421188183013 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1421188183013 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 293 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188183181 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_drg1.tdf" 324 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_21m1.tdf" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/db/dcfifo_21m1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_RD_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 366 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1421188183181 "|experiment2|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1421188183181 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1421188183181 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[34\]~synth " "Node \"GPIO_0\[34\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1421188184327 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1421188184327 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[0\] GND " "Pin \"LED_GREEN_O\[0\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_GREEN_O[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[1\] GND " "Pin \"LED_GREEN_O\[1\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_GREEN_O[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[2\] GND " "Pin \"LED_GREEN_O\[2\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_GREEN_O[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[3\] GND " "Pin \"LED_GREEN_O\[3\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_GREEN_O[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[4\] GND " "Pin \"LED_GREEN_O\[4\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_GREEN_O[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[5\] GND " "Pin \"LED_GREEN_O\[5\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_GREEN_O[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[6\] GND " "Pin \"LED_GREEN_O\[6\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_GREEN_O[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[7\] GND " "Pin \"LED_GREEN_O\[7\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_GREEN_O[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[8\] GND " "Pin \"LED_GREEN_O\[8\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_GREEN_O[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[0\] GND " "Pin \"LED_RED_O\[0\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[1\] GND " "Pin \"LED_RED_O\[1\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[2\] GND " "Pin \"LED_RED_O\[2\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[3\] GND " "Pin \"LED_RED_O\[3\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[4\] GND " "Pin \"LED_RED_O\[4\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[5\] GND " "Pin \"LED_RED_O\[5\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[6\] GND " "Pin \"LED_RED_O\[6\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[7\] GND " "Pin \"LED_RED_O\[7\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[8\] GND " "Pin \"LED_RED_O\[8\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[9\] GND " "Pin \"LED_RED_O\[9\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[10\] GND " "Pin \"LED_RED_O\[10\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[11\] GND " "Pin \"LED_RED_O\[11\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[12\] GND " "Pin \"LED_RED_O\[12\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[13\] GND " "Pin \"LED_RED_O\[13\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[14\] GND " "Pin \"LED_RED_O\[14\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[15\] GND " "Pin \"LED_RED_O\[15\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[16\] GND " "Pin \"LED_RED_O\[16\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED_O\[17\] GND " "Pin \"LED_RED_O\[17\]\" is stuck at GND" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|LED_RED_O[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1421188184330 "|experiment2|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1421188184330 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1421188185606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.map.smsg " "Generated suppressed messages file /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1421188185824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1421188186218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1421188186218 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[0\] " "No output dependent on input pin \"PUSH_BUTTON_I\[0\]\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1421188186546 "|experiment2|PUSH_BUTTON_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1421188186546 "|experiment2|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1421188186546 "|experiment2|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1421188186546 "|experiment2|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1421188186546 "|experiment2|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1421188186546 "|experiment2|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1421188186546 "|experiment2|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1421188186546 "|experiment2|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1421188186546 "|experiment2|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1421188186546 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2192 " "Implemented 2192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1421188186548 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1421188186548 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "88 " "Implemented 88 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1421188186548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1905 " "Implemented 1905 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1421188186548 ""} { "Info" "ICUT_CUT_TM_RAMS" "70 " "Implemented 70 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1421188186548 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1421188186548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1421188186548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 201 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1421188186624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 17:29:46 2015 " "Processing ended: Tue Jan 13 17:29:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1421188186624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1421188186624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1421188186624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1421188186624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1421188189005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1421188189007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 17:29:48 2015 " "Processing started: Tue Jan 13 17:29:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1421188189007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1421188189007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experiment2 -c experiment2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off experiment2 -c experiment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1421188189008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1421188189309 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"experiment2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1421188189454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1421188189522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1421188189522 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll\" as Cyclone II PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 -129.6 degrees -126.0 degrees " "Can't achieve requested value -129.6 degrees for clock output Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 of parameter phase shift -- achieved value of -126.0 degrees" {  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1421188189575 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 12 5 0 0 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1421188189575 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 12 5 -126 -2917 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of -126 degrees (-2917 ps) for Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1421188189575 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1421188189575 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1421188189796 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1421188190425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1421188190425 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1421188190425 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 5768 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1421188190433 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 5769 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1421188190433 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1421188190433 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1421188190449 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_21m1 " "Entity dcfifo_21m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1421188190982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1421188190982 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1421188190982 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1421188190982 ""}
{ "Info" "ISTA_SDC_FOUND" "experiment2.sdc " "Reading SDC File: 'experiment2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1421188191004 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u7\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u7\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1421188191006 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u7\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -phase -126.00 -duty_cycle 50.00 -name \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u7\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -phase -126.00 -duty_cycle 50.00 -name \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1421188191006 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1421188191006 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1421188191028 "|experiment2|GPIO_1[10]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1421188191061 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1421188191061 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1421188191061 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      C_50MHz " "  20.000      C_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1421188191061 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " "   8.333 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1421188191061 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333 u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\] " "   8.333 u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1421188191061 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1421188191061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1421188191272 ""}  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { CLOCK_50_I } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 14 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 347 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1421188191272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1421188191272 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 678 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1421188191272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1421188191272 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 678 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1421188191272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_RD_Load  " "Automatically promoted node SDRAM_RD_Load " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1421188191272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|WR_MASK\[0\]~1 " "Destination node Sdram_Control_4Port:u7\|WR_MASK\[0\]~1" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 409 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|WR_MASK[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 2853 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1421188191272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_RD_Load~0 " "Destination node SDRAM_RD_Load~0" {  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 328 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_RD_Load~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 3224 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1421188191272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR1_ADDR\[11\]~17 " "Destination node Sdram_Control_4Port:u7\|rWR1_ADDR\[11\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[11]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 3569 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1421188191272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR1_ADDR\[11\]~20 " "Destination node Sdram_Control_4Port:u7\|rWR1_ADDR\[11\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[11]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 3574 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1421188191272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD2_ADDR\[17\]~19 " "Destination node Sdram_Control_4Port:u7\|rRD2_ADDR\[17\]~19" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD2_ADDR[17]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 3581 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1421188191272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD2_ADDR\[17\]~20 " "Destination node Sdram_Control_4Port:u7\|rRD2_ADDR\[17\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD2_ADDR[17]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 3582 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1421188191272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR2_ADDR\[19\]~19 " "Destination node Sdram_Control_4Port:u7\|rWR2_ADDR\[19\]~19" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR2_ADDR[19]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 3589 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1421188191272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR2_ADDR\[19\]~20 " "Destination node Sdram_Control_4Port:u7\|rWR2_ADDR\[19\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR2_ADDR[19]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 3590 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1421188191272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD1_ADDR\[13\]~17 " "Destination node Sdram_Control_4Port:u7\|rRD1_ADDR\[13\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[13]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 3593 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1421188191272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD1_ADDR\[13\]~20 " "Destination node Sdram_Control_4Port:u7\|rRD1_ADDR\[13\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[13]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 3598 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1421188191272 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1421188191272 ""}  } { { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 328 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SDRAM_RD_Load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 1636 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1421188191272 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1421188191718 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1421188191723 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1421188191724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1421188191731 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1421188191739 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1421188191744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1421188191902 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1421188191908 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1421188191908 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1421188192076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1421188193751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1421188195274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1421188195300 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1421188201190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1421188201190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1421188202238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X21_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } { { "loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} 11 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1421188205337 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1421188205337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1421188208951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1421188208955 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1421188208955 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1421188209054 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "74 " "Found 74 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1421188209150 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1421188209150 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1421188209674 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1421188209960 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1421188210605 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1421188211447 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "70 " "Following 70 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 325 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 326 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 327 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 328 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 329 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 330 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 331 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 332 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 333 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 334 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 335 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 336 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 337 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 338 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 339 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 340 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 341 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 342 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 343 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 344 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 308 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 309 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 310 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 196 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 197 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 205 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 206 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 207 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 208 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 201 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 202 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 203 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 204 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 212 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 211 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 210 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 209 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 220 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 219 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 218 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 217 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 216 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 215 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 214 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 213 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 228 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 227 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 226 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 225 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 224 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 223 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 222 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently enabled " "Pin GPIO_0\[32\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 221 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently enabled " "Pin GPIO_0\[33\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 200 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently enabled " "Pin GPIO_0\[34\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 40 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 199 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 311 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 312 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 313 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 314 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 315 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 316 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 317 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 318 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 319 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 320 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 321 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 229 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 322 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 323 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "experiment2.v" "" { Text "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.v" 42 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/" { { 0 { 0 ""} 0 230 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1421188211594 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1421188211594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.fit.smsg " "Generated suppressed messages file /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/experiment2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1421188211968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1421188212683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 17:30:12 2015 " "Processing ended: Tue Jan 13 17:30:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1421188212683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1421188212683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1421188212683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1421188212683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1421188215183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1421188215184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 17:30:14 2015 " "Processing started: Tue Jan 13 17:30:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1421188215184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1421188215184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta experiment2 -c experiment2 " "Command: quartus_sta experiment2 -c experiment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1421188215184 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1421188215227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1421188215390 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1421188215429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1421188215432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 17:30:14 2015 " "Processing started: Tue Jan 13 17:30:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1421188215432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1421188215432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off experiment2 -c experiment2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off experiment2 -c experiment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1421188215433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1421188215448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1421188215448 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_21m1 " "Entity dcfifo_21m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1421188215897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1421188215897 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1421188215897 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1421188215897 ""}
{ "Info" "ISTA_SDC_FOUND" "experiment2.sdc " "Reading SDC File: 'experiment2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1421188215911 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u7\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u7\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1421188215913 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u7\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -phase -126.00 -duty_cycle 50.00 -name \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u7\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -phase -126.00 -duty_cycle 50.00 -name \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} \{u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1421188215913 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1421188215913 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1421188215929 "|experiment2|GPIO_1[10]"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1421188215967 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1421188215984 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1421188216043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.082 " "Worst-case setup slack is -4.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.082      -270.501 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -4.082      -270.501 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.789         0.000 C_50MHz  " "   11.789         0.000 C_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1421188216044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 C_50MHz  " "    0.391         0.000 C_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1421188216060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.984 " "Worst-case recovery slack is -4.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.984     -1068.980 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -4.984     -1068.980 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.569         0.000 C_50MHz  " "    6.569         0.000 C_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1421188216066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.201 " "Worst-case removal slack is 3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.201         0.000 C_50MHz  " "    3.201         0.000 C_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.197         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    5.197         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1421188216071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.786 " "Worst-case minimum pulse width slack is 1.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.786         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    1.786         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 C_50MHz  " "    7.620         0.000 C_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1421188216074 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1421188216397 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1421188216400 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1421188216529 "|experiment2|GPIO_1[10]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1421188216571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.498 " "Worst-case setup slack is -1.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.498       -96.503 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -1.498       -96.503 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.352         0.000 C_50MHz  " "   16.352         0.000 C_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1421188216577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 C_50MHz  " "    0.215         0.000 C_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1421188216612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.785 " "Worst-case recovery slack is -2.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.785      -506.530 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "   -2.785      -506.530 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.988         0.000 C_50MHz  " "    7.988         0.000 C_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1421188216623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.892 " "Worst-case removal slack is 1.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.892         0.000 C_50MHz  " "    1.892         0.000 C_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.501         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    3.501         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1421188216649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.786 " "Worst-case minimum pulse width slack is 1.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.786         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\]  " "    1.786         0.000 u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 C_50MHz  " "    7.620         0.000 C_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1421188216656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1421188216656 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1421188217145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1421188217222 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1421188217225 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1421188217392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1421188217413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 17:30:17 2015 " "Processing ended: Tue Jan 13 17:30:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1421188217413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1421188217413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1421188217413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1421188217413 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1421188217488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1421188218251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 17:30:18 2015 " "Processing ended: Tue Jan 13 17:30:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1421188218251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1421188218251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1421188218251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1421188218251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1421188220548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1421188220551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 17:30:20 2015 " "Processing started: Tue Jan 13 17:30:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1421188220551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1421188220551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off experiment2 -c experiment2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off experiment2 -c experiment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1421188220551 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "experiment2.vho\", \"experiment2_fast.vho experiment2_vhd.sdo experiment2_vhd_fast.sdo /home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/simulation/modelsim/ simulation " "Generated files \"experiment2.vho\", \"experiment2_fast.vho\", \"experiment2_vhd.sdo\" and \"experiment2_vhd_fast.sdo\" in directory \"/home/ECE/puvanp/Desktop/coe4ds4_lab1_2015/experiment2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1421188222298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1421188222399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 17:30:22 2015 " "Processing ended: Tue Jan 13 17:30:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1421188222399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1421188222399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1421188222399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1421188222399 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1421188223073 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 210 s " "Quartus II Full Compilation was successful. 0 errors, 210 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1421188223074 ""}
