0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.gen/sources_1/ip/display_buffer_bram/sim/display_buffer_bram.v,1733819701,verilog,,,,display_buffer_bram,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/bram_tests.sv,1733796511,systemVerilog,,,,bram_tests,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller.sv,1733907635,systemVerilog,,C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv,,controller,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv,1733926983,systemVerilog,,,,controller_stllfrm_test_sim,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_testbench.sv,1733881940,systemVerilog,,,,tb1,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv,1733938259,systemVerilog,,C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv,,spi_slave,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv,1733937696,systemVerilog,,C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/controller_stllfrme_test_sim.sv,,sync_pdp_ram,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram_testbench.sv,1733778397,systemVerilog,,,,tb2,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/tb1_modified.sv,1733894329,systemVerilog,,,,tb1_modified,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/controller_stillframe_test.sv,1733860815,systemVerilog,,,,controller_stillframe_test,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/memory_initialization.sv,1733927296,systemVerilog,,C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/spi_slave.sv,,memory_initialization,,uvm,,,,,,
C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/new/posedge_det.sv,1733863958,systemVerilog,,C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sim_1/new/sync_pdp_ram.sv,,posedge_det,,uvm,,,,,,
