\doxysection{sc\+\_\+core\+::sc\+\_\+port\+\_\+base Class Reference}
\hypertarget{classsc__core_1_1sc__port__base}{}\label{classsc__core_1_1sc__port__base}\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}


{\ttfamily \#include $<$sc\+\_\+port.\+h$>$}



Inheritance diagram for sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classsc__core_1_1sc__port__base__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classsc__core_1_1sc__port__base__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{this\+\_\+type}}
\end{DoxyCompactItemize}
\doxysubsection*{Public Types inherited from \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+core\+::sc\+\_\+object}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{class_sysc_add__pv}{unsigned}} \mbox{\hyperlink{classsc__core_1_1sc__object_a38a53f30a8719f77e35df8965845819e}{phase\+\_\+cb\+\_\+mask}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
int \mbox{\hyperlink{classsc__core_1_1sc__port__base_a6448d53a209be65590b26e0547516aec}{bind\+\_\+count}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a2964e45fdfc6ac85ba3f475c85fb2b55}{get\+\_\+interface}} ()=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a9e71ebfd7731cb60e651b3c1dd099b88}{get\+\_\+interface}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__base_af14fd5f55b0a38ff984503bbf32cfeef}{kind}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__type__index}{sc\+\_\+type\+\_\+index}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a24e2007e8b41f1c58d34d585b081c8ee}{get\+\_\+interface\+\_\+type}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+core\+::sc\+\_\+object}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a4da9c6e99326cd2619958e049625bc58}{name}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a52a5e8ada0dccc09f2454f3e7c5034d8}{basename}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_a75778dff40cf1bf16fc4eb74346d923c}{print}} (\+::std\+::ostream \&\mbox{\hyperlink{class_sysc_add__pv}{os}}=\+::std\+::cout) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_aea8d11dcba6236902df7f099ac558b80}{dump}} (\+::std\+::ostream \&\mbox{\hyperlink{class_sysc_add__pv}{os}}=\+::std\+::cout) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_a8420debe6ce97f5b07e7dde92efe7cf1}{trace}} (\mbox{\hyperlink{classsc__core_1_1sc__trace__file}{sc\+\_\+trace\+\_\+file}} \texorpdfstring{$\ast$}{*}tf) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__simcontext}{sc\+\_\+simcontext}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a734fbb61f5d2b905a276ad0e463105a7}{simcontext}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__object_a65d95751bce0508ac71364fb6e6fe973}{add\+\_\+attribute}} (\mbox{\hyperlink{classsc__core_1_1sc__attr__base}{sc\+\_\+attr\+\_\+base}} \&)
\item 
\mbox{\hyperlink{classsc__core_1_1sc__attr__base}{sc\+\_\+attr\+\_\+base}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a86eeb5631e218151315dda30aa0065b2}{get\+\_\+attribute}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::string \&\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__attr__base}{sc\+\_\+attr\+\_\+base}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a67ab456d61770c4bad5f775c6935f248}{get\+\_\+attribute}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::string \&\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}}) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__attr__base}{sc\+\_\+attr\+\_\+base}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_aa98279f99eb9e3a80879fe158f7b5b02}{remove\+\_\+attribute}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::string \&\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_a812edfdd89e6536ff7e479bbe7296cc6}{remove\+\_\+all\+\_\+attributes}} ()
\item 
int \mbox{\hyperlink{classsc__core_1_1sc__object_a5a1213ba04041e8caa6140cac50f12e9}{num\+\_\+attributes}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__attr__cltn}{sc\+\_\+attr\+\_\+cltn}} \& \mbox{\hyperlink{classsc__core_1_1sc__object_abcf1bd476f7ca351105533686b17afc4}{attr\+\_\+cltn}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__attr__cltn}{sc\+\_\+attr\+\_\+cltn}} \& \mbox{\hyperlink{classsc__core_1_1sc__object_ad55e2b84c2e3216df4ac08929a2a6f46}{attr\+\_\+cltn}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::vector$<$ \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \texorpdfstring{$\ast$}{*} $>$ \& \mbox{\hyperlink{classsc__core_1_1sc__object_a01b26c4f85b8cdb37f9add5e8b6a983a}{get\+\_\+child\+\_\+events}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::vector$<$ \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \texorpdfstring{$\ast$}{*} $>$ \& \mbox{\hyperlink{classsc__core_1_1sc__object_aee37abd169adf3d7fd5ef3aea5e232f3}{get\+\_\+child\+\_\+objects}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a000b9b011b231abe61d52bc895a9863d}{get\+\_\+parent}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a07f34b1c9c8720e6b4b32ea98bacab09}{get\+\_\+parent\+\_\+object}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port__base_a49a2335e1b3f7058c1f9445151874d1e}{sc\+\_\+port\+\_\+base}} (int \mbox{\hyperlink{class_sysc_add__pv}{max\+\_\+size\+\_\+}}, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+port\+\_\+policy}} policy=\mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9ebae5eac58d624fbaafa84db6b644cdea0d}{SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port__base_a2128f4445171e7625633365906ab012c}{sc\+\_\+port\+\_\+base}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}}, int \mbox{\hyperlink{class_sysc_add__pv}{max\+\_\+size\+\_\+}}, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+port\+\_\+policy}} policy=\mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9ebae5eac58d624fbaafa84db6b644cdea0d}{SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a2b8424bc3b800e4ed426183fbbdb0d41}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+port\+\_\+base}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a0684ec254aaf508e1a265521e2adf489}{bind}} (\mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&\mbox{\hyperlink{class_sysc_add__pv}{interface\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_ad223e4f31a0d17731a7bc60423731ae0}{bind}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{this\+\_\+type}} \&\mbox{\hyperlink{class_sysc_add__pv}{parent\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} int \mbox{\hyperlink{classsc__core_1_1sc__port__base_ad48a2a91e5064dc5d5b733e7641db561}{vbind}} (\mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&)=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} int \mbox{\hyperlink{classsc__core_1_1sc__port__base_a5c3b274e098183ded49dddee80a60faa}{vbind}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&)=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_abd3794439fb67b489a57b95925c78a20}{before\+\_\+end\+\_\+of\+\_\+elaboration}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a6de92b3f34b64c853599c40d5a42a15a}{end\+\_\+of\+\_\+elaboration}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a262b9ec042009301a6a170b8258245e1}{start\+\_\+of\+\_\+simulation}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_aec39c7c931426fc6a5c4bb602e6a540c}{end\+\_\+of\+\_\+simulation}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a73bc9bb3eb8b6c58ac783394ff788b4a}{report\+\_\+error}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}id, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{add\+\_\+msg}}=0) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a9c60712c746ae37b2894b34c82d6e35f}{make\+\_\+sensitive}} (\mbox{\hyperlink{namespacesc__core_a624b4003393c71616779c6342b40c076}{sc\+\_\+thread\+\_\+handle}}, \mbox{\hyperlink{classsc__core_1_1sc__event__finder}{sc\+\_\+event\+\_\+finder}} \texorpdfstring{$\ast$}{*}=0) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a0077d5f3de15998cb0877bf117061b04}{make\+\_\+sensitive}} (\mbox{\hyperlink{namespacesc__core_a241f0ad0f913c222aa11123bdc0ec330}{sc\+\_\+method\+\_\+handle}}, \mbox{\hyperlink{classsc__core_1_1sc__event__finder}{sc\+\_\+event\+\_\+finder}} \texorpdfstring{$\ast$}{*}=0) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a59308809e967032b25e99964d39dfcb9}{add\+\_\+static\+\_\+event}} (\mbox{\hyperlink{namespacesc__core_a241f0ad0f913c222aa11123bdc0ec330}{sc\+\_\+method\+\_\+handle}} \mbox{\hyperlink{class_sysc_add__pv}{process\+\_\+p}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \&event) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_ae7f97fa6790c6ee01c6fedc56f52d404}{add\+\_\+static\+\_\+event}} (\mbox{\hyperlink{namespacesc__core_a624b4003393c71616779c6342b40c076}{sc\+\_\+thread\+\_\+handle}} \mbox{\hyperlink{class_sysc_add__pv}{process\+\_\+p}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \&event) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+core\+::sc\+\_\+object}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object_a3369d21ab73ffa0f2d27be6cf11b6759}{sc\+\_\+object}} ()
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object_ac094446cdc95b8606ace0c8e301af6b7}{sc\+\_\+object}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{nm}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object_a367fc3501af7bef3a11017a28a9fdcca}{sc\+\_\+object}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \&)
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \& \mbox{\hyperlink{classsc__core_1_1sc__object_a0e79bf80bc35065e23bef0d9ffb7e2ae}{operator=}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \&)
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__object_a5b861716606ce329ee9a16b6d8f13e28}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+object}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_a39ba1a14f5ce703758c2f982051981db}{add\+\_\+child\+\_\+event}} (\mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{event\+\_\+p}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_ac3e4e798ea9220a9cb9401542c43ab4c}{add\+\_\+child\+\_\+object}} (\mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{object\+\_\+p}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__object_a3e1c8fe2344ba4a074caf02038cc1745}{remove\+\_\+child\+\_\+event}} (\mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{event\+\_\+p}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__object_a79b493824069d6fccab14fc8d12f7648}{remove\+\_\+child\+\_\+object}} (\mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{object\+\_\+p}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object_a38a53f30a8719f77e35df8965845819e}{phase\+\_\+cb\+\_\+mask}} \mbox{\hyperlink{classsc__core_1_1sc__object_a98573c57438867b3373d5c09c5aefbc2}{register\+\_\+simulation\+\_\+phase\+\_\+callback}} (\mbox{\hyperlink{classsc__core_1_1sc__object_a38a53f30a8719f77e35df8965845819e}{phase\+\_\+cb\+\_\+mask}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object_a38a53f30a8719f77e35df8965845819e}{phase\+\_\+cb\+\_\+mask}} \mbox{\hyperlink{classsc__core_1_1sc__object_ab7e23f225ea242450a151b390d28c872}{unregister\+\_\+simulation\+\_\+phase\+\_\+callback}} (\mbox{\hyperlink{classsc__core_1_1sc__object_a38a53f30a8719f77e35df8965845819e}{phase\+\_\+cb\+\_\+mask}})
\end{DoxyCompactItemize}
\doxysubsubsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{sc\+\_\+bind\+\_\+info}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__base_aa8b1c991b599ac1fed5bdf1898ff51e5}{m\+\_\+bind\+\_\+info}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a6326f170f2b535a82a64d26881674e3d}{add\+\_\+interface}} (\mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \texorpdfstring{$\ast$}{*})=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} int \mbox{\hyperlink{classsc__core_1_1sc__port__base_aa99d96e46fa477bc7e22aa62f59a2784}{interface\+\_\+count}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a421c41191460c90b8a4b5ab74198f619}{if\+\_\+typename}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
int \mbox{\hyperlink{classsc__core_1_1sc__port__base_a2bdf1b45a291dd282f9d729b4b81ef13}{pbind}} (\mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&)
\item 
int \mbox{\hyperlink{classsc__core_1_1sc__port__base_a7973f19b742e495a50a1641166a3ae50}{pbind}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&)
\item 
int \mbox{\hyperlink{classsc__core_1_1sc__port__base_af9017bd89e0e89b890e8875d732d085e}{first\+\_\+parent}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_ab6a5e7789dfc62a8b70433d6c4470c6b}{insert\+\_\+parent}} (int)
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a433a37187f9315f7abb64d67e99da712}{construction\+\_\+done}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_acf560074f94bc09009b8d7b90b0ae267}{complete\+\_\+binding}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_aaf5b67c19e03c04c0aaf9df52e373e0a}{elaboration\+\_\+done}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a0a8ec8f3d277a58ca43a89f758d2da36}{start\+\_\+simulation}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a00e46de54c88752815d0a92cc5f15034}{simulation\+\_\+done}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a9a987c1857be113c5c965e7eec5856d9}{free\+\_\+binding}} ()
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port__base_a824df628e0dfcbad8acae177db803429}{sc\+\_\+port\+\_\+base}} ()
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port__base_a98ba1f868e1b03b745c523bb7a089cf4}{sc\+\_\+port\+\_\+base}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{this\+\_\+type}} \&)
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{this\+\_\+type}} \& \mbox{\hyperlink{classsc__core_1_1sc__port__base_ab783648a6816435b2e7802b7f4968d02}{operator=}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{this\+\_\+type}} \&)
\end{DoxyCompactItemize}
\doxysubsubsection*{Friends}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a460de50921ea4456ecaf395eb8594974}{sc\+\_\+module}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a9db64b27e3fa59526834c1244e6f20a3}{sc\+\_\+port\+\_\+registry}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_ad3d4027e6ef16484903fcd92f865519d}{sc\+\_\+sensitive}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a83751c37d469e63b83c9a1e209b7319b}{sc\+\_\+sensitive\+\_\+pos}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a98963a9ab02b155f3cb5061dcdbbb1b5}{sc\+\_\+sensitive\+\_\+neg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Typedef Documentation}
\Hypertarget{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}\label{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!this\_type@{this\_type}}
\index{this\_type@{this\_type}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{this\_type}{this\_type}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::this\+\_\+type}}}



\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classsc__core_1_1sc__port__base_a49a2335e1b3f7058c1f9445151874d1e}\label{classsc__core_1_1sc__port__base_a49a2335e1b3f7058c1f9445151874d1e} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!sc\_port\_base@{sc\_port\_base}}
\index{sc\_port\_base@{sc\_port\_base}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{sc\_port\_base()}{sc\_port\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::sc\+\_\+port\+\_\+base (\begin{DoxyParamCaption}\item[{int}]{max\+\_\+size\+\_\+,  }\item[{\mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+port\+\_\+policy}}}]{policy = {\ttfamily \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9ebae5eac58d624fbaafa84db6b644cdea0d}{SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}, {\ttfamily [protected]}}

\Hypertarget{classsc__core_1_1sc__port__base_a2128f4445171e7625633365906ab012c}\label{classsc__core_1_1sc__port__base_a2128f4445171e7625633365906ab012c} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!sc\_port\_base@{sc\_port\_base}}
\index{sc\_port\_base@{sc\_port\_base}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{sc\_port\_base()}{sc\_port\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::sc\+\_\+port\+\_\+base (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}}]{name\+\_\+,  }\item[{int}]{max\+\_\+size\+\_\+,  }\item[{\mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+port\+\_\+policy}}}]{policy = {\ttfamily \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9ebae5eac58d624fbaafa84db6b644cdea0d}{SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\Hypertarget{classsc__core_1_1sc__port__base_a2b8424bc3b800e4ed426183fbbdb0d41}\label{classsc__core_1_1sc__port__base_a2b8424bc3b800e4ed426183fbbdb0d41} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!````~sc\_port\_base@{\texorpdfstring{$\sim$}{\string~}sc\_port\_base}}
\index{````~sc\_port\_base@{\texorpdfstring{$\sim$}{\string~}sc\_port\_base}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{\texorpdfstring{$\sim$}{\string~}sc\_port\_base()}{\string~sc\_port\_base()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::\texorpdfstring{$\sim$}{\string~}sc\+\_\+port\+\_\+base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [virtual]}}

\Hypertarget{classsc__core_1_1sc__port__base_a824df628e0dfcbad8acae177db803429}\label{classsc__core_1_1sc__port__base_a824df628e0dfcbad8acae177db803429} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!sc\_port\_base@{sc\_port\_base}}
\index{sc\_port\_base@{sc\_port\_base}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{sc\_port\_base()}{sc\_port\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::sc\+\_\+port\+\_\+base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_a98ba1f868e1b03b745c523bb7a089cf4}\label{classsc__core_1_1sc__port__base_a98ba1f868e1b03b745c523bb7a089cf4} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!sc\_port\_base@{sc\_port\_base}}
\index{sc\_port\_base@{sc\_port\_base}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{sc\_port\_base()}{sc\_port\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::sc\+\_\+port\+\_\+base (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{this\+\_\+type}} \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



\doxysubsection{Member Function Documentation}
\Hypertarget{classsc__core_1_1sc__port__base_a6326f170f2b535a82a64d26881674e3d}\label{classsc__core_1_1sc__port__base_a6326f170f2b535a82a64d26881674e3d} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!add\_interface@{add\_interface}}
\index{add\_interface@{add\_interface}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{add\_interface()}{add\_interface()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::add\+\_\+interface (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \texorpdfstring{$\ast$}{*}}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ bw\+\_\+interface\+\_\+type $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+out\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+master\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+slave\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+transport\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ T $>$ $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa15aab4c2765060fc1d678f1a7e79db6}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ T $>$ $>$}}.

\Hypertarget{classsc__core_1_1sc__port__base_a59308809e967032b25e99964d39dfcb9}\label{classsc__core_1_1sc__port__base_a59308809e967032b25e99964d39dfcb9} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!add\_static\_event@{add\_static\_event}}
\index{add\_static\_event@{add\_static\_event}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{add\_static\_event()}{add\_static\_event()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::add\+\_\+static\+\_\+event (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacesc__core_a241f0ad0f913c222aa11123bdc0ec330}{sc\+\_\+method\+\_\+handle}}}]{process\+\_\+p,  }\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \&}]{event }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [protected]}}

\Hypertarget{classsc__core_1_1sc__port__base_ae7f97fa6790c6ee01c6fedc56f52d404}\label{classsc__core_1_1sc__port__base_ae7f97fa6790c6ee01c6fedc56f52d404} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!add\_static\_event@{add\_static\_event}}
\index{add\_static\_event@{add\_static\_event}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{add\_static\_event()}{add\_static\_event()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::add\+\_\+static\+\_\+event (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacesc__core_a624b4003393c71616779c6342b40c076}{sc\+\_\+thread\+\_\+handle}}}]{process\+\_\+p,  }\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \&}]{event }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [protected]}}

\Hypertarget{classsc__core_1_1sc__port__base_abd3794439fb67b489a57b95925c78a20}\label{classsc__core_1_1sc__port__base_abd3794439fb67b489a57b95925c78a20} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!before\_end\_of\_elaboration@{before\_end\_of\_elaboration}}
\index{before\_end\_of\_elaboration@{before\_end\_of\_elaboration}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{before\_end\_of\_elaboration()}{before\_end\_of\_elaboration()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::before\+\_\+end\+\_\+of\+\_\+elaboration (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [virtual]}}



Reimplemented in \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a6c55374f7d5e9b6c4b0f4c9ee4f7e456}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a6c55374f7d5e9b6c4b0f4c9ee4f7e456}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

\Hypertarget{classsc__core_1_1sc__port__base_a0684ec254aaf508e1a265521e2adf489}\label{classsc__core_1_1sc__port__base_a0684ec254aaf508e1a265521e2adf489} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!bind@{bind}}
\index{bind@{bind}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{bind()}{bind()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::bind (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&}]{interface\+\_\+ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classsc__core_1_1sc__port__base_a0684ec254aaf508e1a265521e2adf489_icgraph}
\end{center}
\end{figure}
\Hypertarget{classsc__core_1_1sc__port__base_ad223e4f31a0d17731a7bc60423731ae0}\label{classsc__core_1_1sc__port__base_ad223e4f31a0d17731a7bc60423731ae0} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!bind@{bind}}
\index{bind@{bind}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{bind()}{bind()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::bind (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{this\+\_\+type}} \&}]{parent\+\_\+ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\Hypertarget{classsc__core_1_1sc__port__base_a6448d53a209be65590b26e0547516aec}\label{classsc__core_1_1sc__port__base_a6448d53a209be65590b26e0547516aec} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!bind\_count@{bind\_count}}
\index{bind\_count@{bind\_count}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{bind\_count()}{bind\_count()}}
{\footnotesize\ttfamily int sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::bind\+\_\+count (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

\Hypertarget{classsc__core_1_1sc__port__base_acf560074f94bc09009b8d7b90b0ae267}\label{classsc__core_1_1sc__port__base_acf560074f94bc09009b8d7b90b0ae267} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!complete\_binding@{complete\_binding}}
\index{complete\_binding@{complete\_binding}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{complete\_binding()}{complete\_binding()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::complete\+\_\+binding (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_a433a37187f9315f7abb64d67e99da712}\label{classsc__core_1_1sc__port__base_a433a37187f9315f7abb64d67e99da712} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!construction\_done@{construction\_done}}
\index{construction\_done@{construction\_done}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{construction\_done()}{construction\_done()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::construction\+\_\+done (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_aaf5b67c19e03c04c0aaf9df52e373e0a}\label{classsc__core_1_1sc__port__base_aaf5b67c19e03c04c0aaf9df52e373e0a} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!elaboration\_done@{elaboration\_done}}
\index{elaboration\_done@{elaboration\_done}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{elaboration\_done()}{elaboration\_done()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::elaboration\+\_\+done (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_a6de92b3f34b64c853599c40d5a42a15a}\label{classsc__core_1_1sc__port__base_a6de92b3f34b64c853599c40d5a42a15a} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!end\_of\_elaboration@{end\_of\_elaboration}}
\index{end\_of\_elaboration@{end\_of\_elaboration}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{end\_of\_elaboration()}{end\_of\_elaboration()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::end\+\_\+of\+\_\+elaboration (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [virtual]}}



Reimplemented in \mbox{\hyperlink{classsc__core_1_1sc__in_af0a68f8f0a534dc7d6bdc411e8f86688}{sc\+\_\+core\+::sc\+\_\+in$<$ T $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_af0a68f8f0a534dc7d6bdc411e8f86688}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_af0a68f8f0a534dc7d6bdc411e8f86688}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_af0a68f8f0a534dc7d6bdc411e8f86688}{sc\+\_\+core\+::sc\+\_\+in$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_3_01bool_01_4_a42a375e15846ad8b83007761e2200738}{sc\+\_\+core\+::sc\+\_\+in$<$ bool $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4_ac89c08346e59beb6d38092a4a1170e09}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_aa33df1f4d84b077722d0ffa90d595b58}{sc\+\_\+core\+::sc\+\_\+inout$<$ T $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_aa33df1f4d84b077722d0ffa90d595b58}{sc\+\_\+core\+::sc\+\_\+inout$<$ bool $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_aa33df1f4d84b077722d0ffa90d595b58}{sc\+\_\+core\+::sc\+\_\+inout$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_aa33df1f4d84b077722d0ffa90d595b58}{sc\+\_\+core\+::sc\+\_\+inout$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_aa33df1f4d84b077722d0ffa90d595b58}{sc\+\_\+core\+::sc\+\_\+inout$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_3_01bool_01_4_ad49b203b94359ac71e7aa8cab5fce0c6}{sc\+\_\+core\+::sc\+\_\+inout$<$ bool $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__logic_01_4_a5df67f764af3effda458a95a91c6f128}{sc\+\_\+core\+::sc\+\_\+inout$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in__resolved_a35c6b559acf18a6075bfd549cc57e2ae}{sc\+\_\+core\+::sc\+\_\+in\+\_\+resolved}}, \mbox{\hyperlink{classsc__core_1_1sc__inout__resolved_a9287b5b8703e6ec108044eea8e708063}{sc\+\_\+core\+::sc\+\_\+inout\+\_\+resolved}}, \mbox{\hyperlink{classsc__core_1_1sc__in__rv_aeb11ecd847a36a6440f7c167ef87dd21}{sc\+\_\+core\+::sc\+\_\+in\+\_\+rv$<$ W $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__inout__rv_a5db5ed88a7767c334fda09eb65095a80}{sc\+\_\+core\+::sc\+\_\+inout\+\_\+rv$<$ W $>$}}.

\Hypertarget{classsc__core_1_1sc__port__base_aec39c7c931426fc6a5c4bb602e6a540c}\label{classsc__core_1_1sc__port__base_aec39c7c931426fc6a5c4bb602e6a540c} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!end\_of\_simulation@{end\_of\_simulation}}
\index{end\_of\_simulation@{end\_of\_simulation}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{end\_of\_simulation()}{end\_of\_simulation()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::end\+\_\+of\+\_\+simulation (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [virtual]}}

\Hypertarget{classsc__core_1_1sc__port__base_af9017bd89e0e89b890e8875d732d085e}\label{classsc__core_1_1sc__port__base_af9017bd89e0e89b890e8875d732d085e} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!first\_parent@{first\_parent}}
\index{first\_parent@{first\_parent}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{first\_parent()}{first\_parent()}}
{\footnotesize\ttfamily int sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::first\+\_\+parent (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_a9a987c1857be113c5c965e7eec5856d9}\label{classsc__core_1_1sc__port__base_a9a987c1857be113c5c965e7eec5856d9} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!free\_binding@{free\_binding}}
\index{free\_binding@{free\_binding}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{free\_binding()}{free\_binding()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::free\+\_\+binding (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_a9e71ebfd7731cb60e651b3c1dd099b88}\label{classsc__core_1_1sc__port__base_a9e71ebfd7731cb60e651b3c1dd099b88} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!get\_interface@{get\_interface}}
\index{get\_interface@{get\_interface}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{get\_interface()}{get\_interface()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \texorpdfstring{$\ast$}{*} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::get\+\_\+interface (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ bw\+\_\+interface\+\_\+type $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+out\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+master\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+slave\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+transport\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ T $>$ $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ T $>$ $>$}}.

\Hypertarget{classsc__core_1_1sc__port__base_a2964e45fdfc6ac85ba3f475c85fb2b55}\label{classsc__core_1_1sc__port__base_a2964e45fdfc6ac85ba3f475c85fb2b55} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!get\_interface@{get\_interface}}
\index{get\_interface@{get\_interface}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{get\_interface()}{get\_interface()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \texorpdfstring{$\ast$}{*} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::get\+\_\+interface (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ bw\+\_\+interface\+\_\+type $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+out\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+master\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+slave\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+transport\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ T $>$ $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ T $>$ $>$}}.

\Hypertarget{classsc__core_1_1sc__port__base_a24e2007e8b41f1c58d34d585b081c8ee}\label{classsc__core_1_1sc__port__base_a24e2007e8b41f1c58d34d585b081c8ee} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!get\_interface\_type@{get\_interface\_type}}
\index{get\_interface\_type@{get\_interface\_type}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{get\_interface\_type()}{get\_interface\_type()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__type__index}{sc\+\_\+type\+\_\+index}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::get\+\_\+interface\+\_\+type (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ bw\+\_\+interface\+\_\+type $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+out\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+master\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+slave\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+transport\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ T $>$ $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ T $>$ $>$}}.

\Hypertarget{classsc__core_1_1sc__port__base_a421c41191460c90b8a4b5ab74198f619}\label{classsc__core_1_1sc__port__base_a421c41191460c90b8a4b5ab74198f619} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!if\_typename@{if\_typename}}
\index{if\_typename@{if\_typename}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{if\_typename()}{if\_typename()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::if\+\_\+typename (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=330pt]{classsc__core_1_1sc__port__base_a421c41191460c90b8a4b5ab74198f619_cgraph}
\end{center}
\end{figure}
\Hypertarget{classsc__core_1_1sc__port__base_ab6a5e7789dfc62a8b70433d6c4470c6b}\label{classsc__core_1_1sc__port__base_ab6a5e7789dfc62a8b70433d6c4470c6b} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!insert\_parent@{insert\_parent}}
\index{insert\_parent@{insert\_parent}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{insert\_parent()}{insert\_parent()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::insert\+\_\+parent (\begin{DoxyParamCaption}\item[{int}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_aa99d96e46fa477bc7e22aa62f59a2784}\label{classsc__core_1_1sc__port__base_aa99d96e46fa477bc7e22aa62f59a2784} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!interface\_count@{interface\_count}}
\index{interface\_count@{interface\_count}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{interface\_count()}{interface\_count()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} int sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::interface\+\_\+count (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [private]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ bw\+\_\+interface\+\_\+type $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+out\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+master\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+slave\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+transport\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ T $>$ $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__port__b_a728efa3b1a4120ea6a9c9eb28bf15742}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ T $>$ $>$}}.

\Hypertarget{classsc__core_1_1sc__port__base_af14fd5f55b0a38ff984503bbf32cfeef}\label{classsc__core_1_1sc__port__base_af14fd5f55b0a38ff984503bbf32cfeef} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!kind@{kind}}
\index{kind@{kind}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{kind()}{kind()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::kind (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Reimplemented from \mbox{\hyperlink{classsc__core_1_1sc__object_af00b88c11734b5fd97914739fea83e82}{sc\+\_\+core\+::sc\+\_\+object}}.



Reimplemented in \mbox{\hyperlink{classsc__core_1_1sc__fifo__in_ad7d47bc8bf61f372128074ef6c948f6a}{sc\+\_\+core\+::sc\+\_\+fifo\+\_\+in$<$ T $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__fifo__out_ae4a2deddf3976d935f57e5bab4ff8bcb}{sc\+\_\+core\+::sc\+\_\+fifo\+\_\+out$<$ T $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ IF, N, P $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ bw\+\_\+interface\+\_\+type, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ bw\+\_\+interface\+\_\+type, N, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+fifo\+\_\+in\+\_\+if$<$ T $>$, 0, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+fifo\+\_\+out\+\_\+if$<$ T $>$, 0, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ T $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ bool $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ T $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ tlm\+::tlm\+\_\+master\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ tlm\+::tlm\+\_\+slave\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ tlm\+::tlm\+\_\+transport\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ T $>$, 1 $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ T $>$, 1 $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ T $>$, 1 $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a5fe59a6e0443be6c63717ed30980a616}{sc\+\_\+core\+::sc\+\_\+in$<$ T $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a5fe59a6e0443be6c63717ed30980a616}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a5fe59a6e0443be6c63717ed30980a616}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a5fe59a6e0443be6c63717ed30980a616}{sc\+\_\+core\+::sc\+\_\+in$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_3_01bool_01_4_a476dc6fc712fe74801e5375ef42e0327}{sc\+\_\+core\+::sc\+\_\+in$<$ bool $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4_a77eea9a11536194ae33f2d456b969011}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_a07de29402d2bf036b9aadb9c6e069720}{sc\+\_\+core\+::sc\+\_\+inout$<$ T $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_a07de29402d2bf036b9aadb9c6e069720}{sc\+\_\+core\+::sc\+\_\+inout$<$ bool $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_a07de29402d2bf036b9aadb9c6e069720}{sc\+\_\+core\+::sc\+\_\+inout$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_a07de29402d2bf036b9aadb9c6e069720}{sc\+\_\+core\+::sc\+\_\+inout$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_a07de29402d2bf036b9aadb9c6e069720}{sc\+\_\+core\+::sc\+\_\+inout$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_3_01bool_01_4_acc41ae9080cfe8b11940abdff22c706c}{sc\+\_\+core\+::sc\+\_\+inout$<$ bool $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__logic_01_4_a173921f3af8c367bd7874fedba480656}{sc\+\_\+core\+::sc\+\_\+inout$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__out_a95a66aac7d74c772e6f80ce458df2933}{sc\+\_\+core\+::sc\+\_\+out$<$ T $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__out_a95a66aac7d74c772e6f80ce458df2933}{sc\+\_\+core\+::sc\+\_\+out$<$ bool $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__out_a95a66aac7d74c772e6f80ce458df2933}{sc\+\_\+core\+::sc\+\_\+out$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__out_a95a66aac7d74c772e6f80ce458df2933}{sc\+\_\+core\+::sc\+\_\+out$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in__resolved_a301e23d634baadd626f32224e71edcb6}{sc\+\_\+core\+::sc\+\_\+in\+\_\+resolved}}, \mbox{\hyperlink{classsc__core_1_1sc__inout__resolved_a59638116368a3d585970d7163782733b}{sc\+\_\+core\+::sc\+\_\+inout\+\_\+resolved}}, \mbox{\hyperlink{classsc__core_1_1sc__out__resolved_a6fe5ea20e9020d804a9c3b79a4faf62c}{sc\+\_\+core\+::sc\+\_\+out\+\_\+resolved}}, \mbox{\hyperlink{classsc__core_1_1sc__in__rv_ad49c64c261b1572805f40ad766628ef9}{sc\+\_\+core\+::sc\+\_\+in\+\_\+rv$<$ W $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__inout__rv_a3ab67f8ad8ac0c66b11bda41affb56aa}{sc\+\_\+core\+::sc\+\_\+inout\+\_\+rv$<$ W $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__out__rv_aea340fe9dedc2bff27b9b648c450c37b}{sc\+\_\+core\+::sc\+\_\+out\+\_\+rv$<$ W $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_ad230a83fcba98bc6c004204b8b065736}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_ad230a83fcba98bc6c004204b8b065736}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_ad230a83fcba98bc6c004204b8b065736}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_ad230a83fcba98bc6c004204b8b065736}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, TYPES, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 1, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, N, POL $>$}}, and \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, TYPES, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

\Hypertarget{classsc__core_1_1sc__port__base_a0077d5f3de15998cb0877bf117061b04}\label{classsc__core_1_1sc__port__base_a0077d5f3de15998cb0877bf117061b04} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!make\_sensitive@{make\_sensitive}}
\index{make\_sensitive@{make\_sensitive}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{make\_sensitive()}{make\_sensitive()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::make\+\_\+sensitive (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacesc__core_a241f0ad0f913c222aa11123bdc0ec330}{sc\+\_\+method\+\_\+handle}}}]{,  }\item[{\mbox{\hyperlink{classsc__core_1_1sc__event__finder}{sc\+\_\+event\+\_\+finder}} \texorpdfstring{$\ast$}{*}}]{ = {\ttfamily 0} }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [virtual]}}



Reimplemented in \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ bw\+\_\+interface\+\_\+type $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+out\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+master\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+slave\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+transport\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ T $>$ $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ T $>$ $>$}}.

\Hypertarget{classsc__core_1_1sc__port__base_a9c60712c746ae37b2894b34c82d6e35f}\label{classsc__core_1_1sc__port__base_a9c60712c746ae37b2894b34c82d6e35f} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!make\_sensitive@{make\_sensitive}}
\index{make\_sensitive@{make\_sensitive}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{make\_sensitive()}{make\_sensitive()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::make\+\_\+sensitive (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacesc__core_a624b4003393c71616779c6342b40c076}{sc\+\_\+thread\+\_\+handle}}}]{,  }\item[{\mbox{\hyperlink{classsc__core_1_1sc__event__finder}{sc\+\_\+event\+\_\+finder}} \texorpdfstring{$\ast$}{*}}]{ = {\ttfamily 0} }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [virtual]}}



Reimplemented in \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ bw\+\_\+interface\+\_\+type $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+out\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+master\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+slave\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+transport\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ T $>$ $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ T $>$ $>$}}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=330pt]{classsc__core_1_1sc__port__base_a9c60712c746ae37b2894b34c82d6e35f_icgraph}
\end{center}
\end{figure}
\Hypertarget{classsc__core_1_1sc__port__base_ab783648a6816435b2e7802b7f4968d02}\label{classsc__core_1_1sc__port__base_ab783648a6816435b2e7802b7f4968d02} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!operator=@{operator=}}
\index{operator=@{operator=}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{operator=()}{operator=()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{this\+\_\+type}} \& sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::operator= (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{this\+\_\+type}} \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_a2bdf1b45a291dd282f9d729b4b81ef13}\label{classsc__core_1_1sc__port__base_a2bdf1b45a291dd282f9d729b4b81ef13} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!pbind@{pbind}}
\index{pbind@{pbind}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{pbind()}{pbind()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily int sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::pbind (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_a7973f19b742e495a50a1641166a3ae50}\label{classsc__core_1_1sc__port__base_a7973f19b742e495a50a1641166a3ae50} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!pbind@{pbind}}
\index{pbind@{pbind}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{pbind()}{pbind()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily int sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::pbind (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_a73bc9bb3eb8b6c58ac783394ff788b4a}\label{classsc__core_1_1sc__port__base_a73bc9bb3eb8b6c58ac783394ff788b4a} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!report\_error@{report\_error}}
\index{report\_error@{report\_error}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{report\_error()}{report\_error()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::report\+\_\+error (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}}]{id,  }\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}}]{add\+\_\+msg = {\ttfamily 0} }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [protected]}}

\Hypertarget{classsc__core_1_1sc__port__base_a00e46de54c88752815d0a92cc5f15034}\label{classsc__core_1_1sc__port__base_a00e46de54c88752815d0a92cc5f15034} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!simulation\_done@{simulation\_done}}
\index{simulation\_done@{simulation\_done}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{simulation\_done()}{simulation\_done()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::simulation\+\_\+done (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_a262b9ec042009301a6a170b8258245e1}\label{classsc__core_1_1sc__port__base_a262b9ec042009301a6a170b8258245e1} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!start\_of\_simulation@{start\_of\_simulation}}
\index{start\_of\_simulation@{start\_of\_simulation}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{start\_of\_simulation()}{start\_of\_simulation()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::start\+\_\+of\+\_\+simulation (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [virtual]}}

\Hypertarget{classsc__core_1_1sc__port__base_a0a8ec8f3d277a58ca43a89f758d2da36}\label{classsc__core_1_1sc__port__base_a0a8ec8f3d277a58ca43a89f758d2da36} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!start\_simulation@{start\_simulation}}
\index{start\_simulation@{start\_simulation}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{start\_simulation()}{start\_simulation()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::start\+\_\+simulation (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__port__base_ad48a2a91e5064dc5d5b733e7641db561}\label{classsc__core_1_1sc__port__base_ad48a2a91e5064dc5d5b733e7641db561} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!vbind@{vbind}}
\index{vbind@{vbind}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{vbind()}{vbind()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} int sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::vbind (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ bw\+\_\+interface\+\_\+type $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+out\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+master\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+slave\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+transport\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a499f7e36a19f32d7a693224e075861fa}{sc\+\_\+core\+::sc\+\_\+in$<$ T $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a499f7e36a19f32d7a693224e075861fa}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a499f7e36a19f32d7a693224e075861fa}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a499f7e36a19f32d7a693224e075861fa}{sc\+\_\+core\+::sc\+\_\+in$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_3_01bool_01_4_a7a106184a4919e1d94c5b24a3efbcd28}{sc\+\_\+core\+::sc\+\_\+in$<$ bool $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4_a513dd64c5058493bf7440565dca06326}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$}}.

\Hypertarget{classsc__core_1_1sc__port__base_a5c3b274e098183ded49dddee80a60faa}\label{classsc__core_1_1sc__port__base_a5c3b274e098183ded49dddee80a60faa} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!vbind@{vbind}}
\index{vbind@{vbind}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{vbind()}{vbind()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} int sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::vbind (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ bw\+\_\+interface\+\_\+type $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+fifo\+\_\+out\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ bool $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+master\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+slave\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+::tlm\+\_\+transport\+\_\+if$<$ REQ, RSP $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ T $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a0ab18a8f1e133af4bf697d02ecb3ad36}{sc\+\_\+core\+::sc\+\_\+in$<$ T $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a0ab18a8f1e133af4bf697d02ecb3ad36}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a0ab18a8f1e133af4bf697d02ecb3ad36}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_a0ab18a8f1e133af4bf697d02ecb3ad36}{sc\+\_\+core\+::sc\+\_\+in$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__in_3_01bool_01_4_ade5e5a017c4023f6b56e7ba0348e6b8a}{sc\+\_\+core\+::sc\+\_\+in$<$ bool $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4_a59b5cf9c6555c2429131ce4a4d035761}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$}}.



\doxysubsection{Friends And Related Symbol Documentation}
\Hypertarget{classsc__core_1_1sc__port__base_a460de50921ea4456ecaf395eb8594974}\label{classsc__core_1_1sc__port__base_a460de50921ea4456ecaf395eb8594974} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!sc\_module@{sc\_module}}
\index{sc\_module@{sc\_module}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{sc\_module}{sc\_module}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{friend}} \mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classsc__core_1_1sc__module}{sc\+\_\+module}}\hspace{0.3cm}{\ttfamily [friend]}}

\Hypertarget{classsc__core_1_1sc__port__base_a9db64b27e3fa59526834c1244e6f20a3}\label{classsc__core_1_1sc__port__base_a9db64b27e3fa59526834c1244e6f20a3} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!sc\_port\_registry@{sc\_port\_registry}}
\index{sc\_port\_registry@{sc\_port\_registry}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{sc\_port\_registry}{sc\_port\_registry}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{friend}} \mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classsc__core_1_1sc__port__registry}{sc\+\_\+port\+\_\+registry}}\hspace{0.3cm}{\ttfamily [friend]}}

\Hypertarget{classsc__core_1_1sc__port__base_ad3d4027e6ef16484903fcd92f865519d}\label{classsc__core_1_1sc__port__base_ad3d4027e6ef16484903fcd92f865519d} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!sc\_sensitive@{sc\_sensitive}}
\index{sc\_sensitive@{sc\_sensitive}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{sc\_sensitive}{sc\_sensitive}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{friend}} \mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classsc__core_1_1sc__sensitive}{sc\+\_\+sensitive}}\hspace{0.3cm}{\ttfamily [friend]}}

\Hypertarget{classsc__core_1_1sc__port__base_a98963a9ab02b155f3cb5061dcdbbb1b5}\label{classsc__core_1_1sc__port__base_a98963a9ab02b155f3cb5061dcdbbb1b5} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!sc\_sensitive\_neg@{sc\_sensitive\_neg}}
\index{sc\_sensitive\_neg@{sc\_sensitive\_neg}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{sc\_sensitive\_neg}{sc\_sensitive\_neg}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{friend}} \mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classsc__core_1_1sc__sensitive__neg}{sc\+\_\+sensitive\+\_\+neg}}\hspace{0.3cm}{\ttfamily [friend]}}

\Hypertarget{classsc__core_1_1sc__port__base_a83751c37d469e63b83c9a1e209b7319b}\label{classsc__core_1_1sc__port__base_a83751c37d469e63b83c9a1e209b7319b} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!sc\_sensitive\_pos@{sc\_sensitive\_pos}}
\index{sc\_sensitive\_pos@{sc\_sensitive\_pos}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{sc\_sensitive\_pos}{sc\_sensitive\_pos}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{friend}} \mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classsc__core_1_1sc__sensitive__pos}{sc\+\_\+sensitive\+\_\+pos}}\hspace{0.3cm}{\ttfamily [friend]}}



\doxysubsection{Member Data Documentation}
\Hypertarget{classsc__core_1_1sc__port__base_aa8b1c991b599ac1fed5bdf1898ff51e5}\label{classsc__core_1_1sc__port__base_aa8b1c991b599ac1fed5bdf1898ff51e5} 
\index{sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}!m\_bind\_info@{m\_bind\_info}}
\index{m\_bind\_info@{m\_bind\_info}!sc\_core::sc\_port\_base@{sc\_core::sc\_port\_base}}
\doxysubsubsection{\texorpdfstring{m\_bind\_info}{m\_bind\_info}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{sc\+\_\+bind\+\_\+info}}\texorpdfstring{$\ast$}{*} sc\+\_\+core\+::sc\+\_\+port\+\_\+base\+::m\+\_\+bind\+\_\+info\hspace{0.3cm}{\ttfamily [protected]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/sysc/communication/\mbox{\hyperlink{sc__port_8h}{sc\+\_\+port.\+h}}\end{DoxyCompactItemize}
