CAPI=2:
name: "u337mg096:ece337:PE_syn"

filesets:
    netlist:
        files:
            - "PE.v"
        file_type: systemVerilogSource

targets:
    default:
        filesets:
            - netlist
        toplevel: PE

