{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 11:54:32 2019 " "Info: Processing started: Mon Sep 30 11:54:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2cSlaveTopAltera -c i2cSlaveTopAltera " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off i2cSlaveTopAltera -c i2cSlaveTopAltera" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpld/cpld_co_dev/truck/rtl/timescale.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /cpld/cpld_co_dev/truck/rtl/timescale.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpld/cpld_co_dev/truck/rtl/t_ff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpld/cpld_co_dev/truck/rtl/t_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Info: Found entity 1: T_FF" {  } { { "../../rtl/T_FF.v" "" { Text "D:/cpld/cpld_co_dev/truck/rtl/T_FF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpld/cpld_co_dev/truck/rtl/ripple_carry_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpld/cpld_co_dev/truck/rtl/ripple_carry_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_counter " "Info: Found entity 1: ripple_carry_counter" {  } { { "../../rtl/ripple_carry_counter.v" "" { Text "D:/cpld/cpld_co_dev/truck/rtl/ripple_carry_counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpld/cpld_co_dev/truck/rtl/pwm.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /cpld/cpld_co_dev/truck/rtl/pwm.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpld/cpld_co_dev/truck/rtl/pulse.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpld/cpld_co_dev/truck/rtl/pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Info: Found entity 1: pulse" {  } { { "../../rtl/pulse.v" "" { Text "D:/cpld/cpld_co_dev/truck/rtl/pulse.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpld/cpld_co_dev/truck/rtl/d_ff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /cpld/cpld_co_dev/truck/rtl/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Info: Found entity 1: D_FF" {  } { { "../../rtl/D_FF.v" "" { Text "D:/cpld/cpld_co_dev/truck/rtl/D_FF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testharness.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testharness.v" { { "Info" "ISGN_ENTITY_NAME" "1 testHarness " "Info: Found entity 1: testHarness" {  } { { "testHarness.v" "" { Text "D:/cpld/cpld_co_dev/truck/syn/Altera/testHarness.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "testHarness " "Info: Elaborating entity \"testHarness\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse pulse:u1_pulse " "Info: Elaborating entity \"pulse\" for hierarchy \"pulse:u1_pulse\"" {  } { { "testHarness.v" "u1_pulse" { Text "D:/cpld/cpld_co_dev/truck/syn/Altera/testHarness.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pulse.v(22) " "Warning (10230): Verilog HDL assignment warning at pulse.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/pulse.v" "" { Text "D:/cpld/cpld_co_dev/truck/rtl/pulse.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_counter ripple_carry_counter:u1_carry_counter " "Info: Elaborating entity \"ripple_carry_counter\" for hierarchy \"ripple_carry_counter:u1_carry_counter\"" {  } { { "testHarness.v" "u1_carry_counter" { Text "D:/cpld/cpld_co_dev/truck/syn/Altera/testHarness.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FF ripple_carry_counter:u1_carry_counter\|T_FF:tff0 " "Info: Elaborating entity \"T_FF\" for hierarchy \"ripple_carry_counter:u1_carry_counter\|T_FF:tff0\"" {  } { { "../../rtl/ripple_carry_counter.v" "tff0" { Text "D:/cpld/cpld_co_dev/truck/rtl/ripple_carry_counter.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF ripple_carry_counter:u1_carry_counter\|T_FF:tff0\|D_FF:u_DFF " "Info: Elaborating entity \"D_FF\" for hierarchy \"ripple_carry_counter:u1_carry_counter\|T_FF:tff0\|D_FF:u_DFF\"" {  } { { "../../rtl/T_FF.v" "u_DFF" { Text "D:/cpld/cpld_co_dev/truck/rtl/T_FF.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 11:54:33 2019 " "Info: Processing ended: Mon Sep 30 11:54:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
