
dual_motor_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d938  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008f0  0800dac8  0800dac8  0001dac8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e3b8  0800e3b8  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800e3b8  0800e3b8  0001e3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e3c0  0800e3c0  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e3c0  0800e3c0  0001e3c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e3c4  0800e3c4  0001e3c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800e3c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000158ac  2000008c  0800e454  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20015938  0800e454  00025938  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021d9b  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004a78  00000000  00000000  00041e57  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018d0  00000000  00000000  000468d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001718  00000000  00000000  000481a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000258ee  00000000  00000000  000498b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015818  00000000  00000000  0006f1a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000db463  00000000  00000000  000849be  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  0015fe21  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006904  00000000  00000000  0015ff0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000016e  00000000  00000000  00166810  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dab0 	.word	0x0800dab0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	0800dab0 	.word	0x0800dab0

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bac:	f000 b972 	b.w	8000e94 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9e08      	ldr	r6, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4688      	mov	r8, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14b      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4615      	mov	r5, r2
 8000bda:	d967      	bls.n	8000cac <__udivmoddi4+0xe4>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b14a      	cbz	r2, 8000bf6 <__udivmoddi4+0x2e>
 8000be2:	f1c2 0720 	rsb	r7, r2, #32
 8000be6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bea:	fa20 f707 	lsr.w	r7, r0, r7
 8000bee:	4095      	lsls	r5, r2
 8000bf0:	ea47 0803 	orr.w	r8, r7, r3
 8000bf4:	4094      	lsls	r4, r2
 8000bf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bfa:	0c23      	lsrs	r3, r4, #16
 8000bfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c00:	fa1f fc85 	uxth.w	ip, r5
 8000c04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c10:	4299      	cmp	r1, r3
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x60>
 8000c14:	18eb      	adds	r3, r5, r3
 8000c16:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c1a:	f080 811b 	bcs.w	8000e54 <__udivmoddi4+0x28c>
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	f240 8118 	bls.w	8000e54 <__udivmoddi4+0x28c>
 8000c24:	3f02      	subs	r7, #2
 8000c26:	442b      	add	r3, r5
 8000c28:	1a5b      	subs	r3, r3, r1
 8000c2a:	b2a4      	uxth	r4, r4
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c3c:	45a4      	cmp	ip, r4
 8000c3e:	d909      	bls.n	8000c54 <__udivmoddi4+0x8c>
 8000c40:	192c      	adds	r4, r5, r4
 8000c42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c46:	f080 8107 	bcs.w	8000e58 <__udivmoddi4+0x290>
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	f240 8104 	bls.w	8000e58 <__udivmoddi4+0x290>
 8000c50:	3802      	subs	r0, #2
 8000c52:	442c      	add	r4, r5
 8000c54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c58:	eba4 040c 	sub.w	r4, r4, ip
 8000c5c:	2700      	movs	r7, #0
 8000c5e:	b11e      	cbz	r6, 8000c68 <__udivmoddi4+0xa0>
 8000c60:	40d4      	lsrs	r4, r2
 8000c62:	2300      	movs	r3, #0
 8000c64:	e9c6 4300 	strd	r4, r3, [r6]
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0xbe>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	f000 80eb 	beq.w	8000e4e <__udivmoddi4+0x286>
 8000c78:	2700      	movs	r7, #0
 8000c7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c7e:	4638      	mov	r0, r7
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f783 	clz	r7, r3
 8000c8a:	2f00      	cmp	r7, #0
 8000c8c:	d147      	bne.n	8000d1e <__udivmoddi4+0x156>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xd0>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80fa 	bhi.w	8000e8c <__udivmoddi4+0x2c4>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	4698      	mov	r8, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0e0      	beq.n	8000c68 <__udivmoddi4+0xa0>
 8000ca6:	e9c6 4800 	strd	r4, r8, [r6]
 8000caa:	e7dd      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000cac:	b902      	cbnz	r2, 8000cb0 <__udivmoddi4+0xe8>
 8000cae:	deff      	udf	#255	; 0xff
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f040 808f 	bne.w	8000dd8 <__udivmoddi4+0x210>
 8000cba:	1b49      	subs	r1, r1, r5
 8000cbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc0:	fa1f f885 	uxth.w	r8, r5
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cd8:	4299      	cmp	r1, r3
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0x124>
 8000cdc:	18eb      	adds	r3, r5, r3
 8000cde:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x122>
 8000ce4:	4299      	cmp	r1, r3
 8000ce6:	f200 80cd 	bhi.w	8000e84 <__udivmoddi4+0x2bc>
 8000cea:	4684      	mov	ip, r0
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	b2a3      	uxth	r3, r4
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cf8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cfc:	fb08 f800 	mul.w	r8, r8, r0
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x14c>
 8000d04:	192c      	adds	r4, r5, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x14a>
 8000d0c:	45a0      	cmp	r8, r4
 8000d0e:	f200 80b6 	bhi.w	8000e7e <__udivmoddi4+0x2b6>
 8000d12:	4618      	mov	r0, r3
 8000d14:	eba4 0408 	sub.w	r4, r4, r8
 8000d18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d1c:	e79f      	b.n	8000c5e <__udivmoddi4+0x96>
 8000d1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d22:	40bb      	lsls	r3, r7
 8000d24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d3c:	4325      	orrs	r5, r4
 8000d3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d42:	0c2c      	lsrs	r4, r5, #16
 8000d44:	fb08 3319 	mls	r3, r8, r9, r3
 8000d48:	fa1f fa8e 	uxth.w	sl, lr
 8000d4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d50:	fb09 f40a 	mul.w	r4, r9, sl
 8000d54:	429c      	cmp	r4, r3
 8000d56:	fa02 f207 	lsl.w	r2, r2, r7
 8000d5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b0>
 8000d60:	eb1e 0303 	adds.w	r3, lr, r3
 8000d64:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d68:	f080 8087 	bcs.w	8000e7a <__udivmoddi4+0x2b2>
 8000d6c:	429c      	cmp	r4, r3
 8000d6e:	f240 8084 	bls.w	8000e7a <__udivmoddi4+0x2b2>
 8000d72:	f1a9 0902 	sub.w	r9, r9, #2
 8000d76:	4473      	add	r3, lr
 8000d78:	1b1b      	subs	r3, r3, r4
 8000d7a:	b2ad      	uxth	r5, r5
 8000d7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d80:	fb08 3310 	mls	r3, r8, r0, r3
 8000d84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d8c:	45a2      	cmp	sl, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x1da>
 8000d90:	eb1e 0404 	adds.w	r4, lr, r4
 8000d94:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d98:	d26b      	bcs.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9a:	45a2      	cmp	sl, r4
 8000d9c:	d969      	bls.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9e:	3802      	subs	r0, #2
 8000da0:	4474      	add	r4, lr
 8000da2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000da6:	fba0 8902 	umull	r8, r9, r0, r2
 8000daa:	eba4 040a 	sub.w	r4, r4, sl
 8000dae:	454c      	cmp	r4, r9
 8000db0:	46c2      	mov	sl, r8
 8000db2:	464b      	mov	r3, r9
 8000db4:	d354      	bcc.n	8000e60 <__udivmoddi4+0x298>
 8000db6:	d051      	beq.n	8000e5c <__udivmoddi4+0x294>
 8000db8:	2e00      	cmp	r6, #0
 8000dba:	d069      	beq.n	8000e90 <__udivmoddi4+0x2c8>
 8000dbc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dc0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dc4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dc8:	40fd      	lsrs	r5, r7
 8000dca:	40fc      	lsrs	r4, r7
 8000dcc:	ea4c 0505 	orr.w	r5, ip, r5
 8000dd0:	e9c6 5400 	strd	r5, r4, [r6]
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000dd8:	f1c2 0320 	rsb	r3, r2, #32
 8000ddc:	fa20 f703 	lsr.w	r7, r0, r3
 8000de0:	4095      	lsls	r5, r2
 8000de2:	fa01 f002 	lsl.w	r0, r1, r2
 8000de6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dee:	4338      	orrs	r0, r7
 8000df0:	0c01      	lsrs	r1, r0, #16
 8000df2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000df6:	fa1f f885 	uxth.w	r8, r5
 8000dfa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb07 f308 	mul.w	r3, r7, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0c:	d907      	bls.n	8000e1e <__udivmoddi4+0x256>
 8000e0e:	1869      	adds	r1, r5, r1
 8000e10:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e14:	d22f      	bcs.n	8000e76 <__udivmoddi4+0x2ae>
 8000e16:	428b      	cmp	r3, r1
 8000e18:	d92d      	bls.n	8000e76 <__udivmoddi4+0x2ae>
 8000e1a:	3f02      	subs	r7, #2
 8000e1c:	4429      	add	r1, r5
 8000e1e:	1acb      	subs	r3, r1, r3
 8000e20:	b281      	uxth	r1, r0
 8000e22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e2e:	fb00 f308 	mul.w	r3, r0, r8
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d907      	bls.n	8000e46 <__udivmoddi4+0x27e>
 8000e36:	1869      	adds	r1, r5, r1
 8000e38:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e3c:	d217      	bcs.n	8000e6e <__udivmoddi4+0x2a6>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d915      	bls.n	8000e6e <__udivmoddi4+0x2a6>
 8000e42:	3802      	subs	r0, #2
 8000e44:	4429      	add	r1, r5
 8000e46:	1ac9      	subs	r1, r1, r3
 8000e48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e4c:	e73b      	b.n	8000cc6 <__udivmoddi4+0xfe>
 8000e4e:	4637      	mov	r7, r6
 8000e50:	4630      	mov	r0, r6
 8000e52:	e709      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e54:	4607      	mov	r7, r0
 8000e56:	e6e7      	b.n	8000c28 <__udivmoddi4+0x60>
 8000e58:	4618      	mov	r0, r3
 8000e5a:	e6fb      	b.n	8000c54 <__udivmoddi4+0x8c>
 8000e5c:	4541      	cmp	r1, r8
 8000e5e:	d2ab      	bcs.n	8000db8 <__udivmoddi4+0x1f0>
 8000e60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e64:	eb69 020e 	sbc.w	r2, r9, lr
 8000e68:	3801      	subs	r0, #1
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	e7a4      	b.n	8000db8 <__udivmoddi4+0x1f0>
 8000e6e:	4660      	mov	r0, ip
 8000e70:	e7e9      	b.n	8000e46 <__udivmoddi4+0x27e>
 8000e72:	4618      	mov	r0, r3
 8000e74:	e795      	b.n	8000da2 <__udivmoddi4+0x1da>
 8000e76:	4667      	mov	r7, ip
 8000e78:	e7d1      	b.n	8000e1e <__udivmoddi4+0x256>
 8000e7a:	4681      	mov	r9, r0
 8000e7c:	e77c      	b.n	8000d78 <__udivmoddi4+0x1b0>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	442c      	add	r4, r5
 8000e82:	e747      	b.n	8000d14 <__udivmoddi4+0x14c>
 8000e84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e88:	442b      	add	r3, r5
 8000e8a:	e72f      	b.n	8000cec <__udivmoddi4+0x124>
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	e708      	b.n	8000ca2 <__udivmoddi4+0xda>
 8000e90:	4637      	mov	r7, r6
 8000e92:	e6e9      	b.n	8000c68 <__udivmoddi4+0xa0>

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <HAL_CAN_RxFifo0MsgPendingCallback>:

 static uint32_t this_device = 1;
 static CAN_HandleTypeDef can_h;

 void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *_hcan)
 {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08e      	sub	sp, #56	; 0x38
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
	 // ISR
	 CAN_RxHeaderTypeDef header;
	 canbus_frame_t can_frame;
	 HAL_CAN_GetRxMessage(_hcan, 0, &header, can_frame.data);
 8000ea0:	f107 030c 	add.w	r3, r7, #12
 8000ea4:	3305      	adds	r3, #5
 8000ea6:	f107 021c 	add.w	r2, r7, #28
 8000eaa:	2100      	movs	r1, #0
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f004 f866 	bl	8004f7e <HAL_CAN_GetRxMessage>
	 can_frame.id = header.StdId;
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	60fb      	str	r3, [r7, #12]
	 can_frame.length = header.DLC;
 8000eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	743b      	strb	r3, [r7, #16]
	 add_can_frame_to_rx_queue_from_isr(can_frame);
 8000ebc:	f107 030c 	add.w	r3, r7, #12
 8000ec0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ec2:	f000 fc6b 	bl	800179c <add_can_frame_to_rx_queue_from_isr>
 }
 8000ec6:	bf00      	nop
 8000ec8:	3738      	adds	r7, #56	; 0x38
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
	...

08000ed0 <canbus_task_init>:

void canbus_task_init(CAN_HandleTypeDef can_handle)
{
 8000ed0:	b084      	sub	sp, #16
 8000ed2:	b5b0      	push	{r4, r5, r7, lr}
 8000ed4:	b08a      	sub	sp, #40	; 0x28
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000edc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//this_device = ((ioport_get_pin_level(INDEX_0_GPIO) ? 0 : 1) << 0);
	//this_device |= ((ioport_get_pin_level(INDEX_1_GPIO) ? 0 : 1) << 1);
	//this_device |= ((ioport_get_pin_level(INDEX_2_GPIO) ? 0 : 1) << 2);
	//this_device += 1; // Always offset by 1, the main controller is 0

	canbus_queue_set = xQueueCreateSet( 2 * CAN_QUEUE_LENGTH );
 8000ee0:	201e      	movs	r0, #30
 8000ee2:	f007 fa7b 	bl	80083dc <xQueueCreateSet>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	4b2b      	ldr	r3, [pc, #172]	; (8000f98 <canbus_task_init+0xc8>)
 8000eea:	601a      	str	r2, [r3, #0]
	canbus_rx_queue = xQueueCreate( CAN_QUEUE_LENGTH, sizeof(canbus_frame_t) );
 8000eec:	2200      	movs	r2, #0
 8000eee:	2110      	movs	r1, #16
 8000ef0:	200f      	movs	r0, #15
 8000ef2:	f006 fdfe 	bl	8007af2 <xQueueGenericCreate>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	4b28      	ldr	r3, [pc, #160]	; (8000f9c <canbus_task_init+0xcc>)
 8000efa:	601a      	str	r2, [r3, #0]
	canbus_tx_queue = xQueueCreate( CAN_QUEUE_LENGTH, sizeof(canbus_frame_t) );
 8000efc:	2200      	movs	r2, #0
 8000efe:	2110      	movs	r1, #16
 8000f00:	200f      	movs	r0, #15
 8000f02:	f006 fdf6 	bl	8007af2 <xQueueGenericCreate>
 8000f06:	4602      	mov	r2, r0
 8000f08:	4b25      	ldr	r3, [pc, #148]	; (8000fa0 <canbus_task_init+0xd0>)
 8000f0a:	601a      	str	r2, [r3, #0]

	xQueueAddToSet( canbus_rx_queue, canbus_queue_set );
 8000f0c:	4b23      	ldr	r3, [pc, #140]	; (8000f9c <canbus_task_init+0xcc>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b21      	ldr	r3, [pc, #132]	; (8000f98 <canbus_task_init+0xc8>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4619      	mov	r1, r3
 8000f16:	4610      	mov	r0, r2
 8000f18:	f007 fa6f 	bl	80083fa <xQueueAddToSet>
	xQueueAddToSet( canbus_tx_queue, canbus_queue_set );
 8000f1c:	4b20      	ldr	r3, [pc, #128]	; (8000fa0 <canbus_task_init+0xd0>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	4b1d      	ldr	r3, [pc, #116]	; (8000f98 <canbus_task_init+0xc8>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4619      	mov	r1, r3
 8000f26:	4610      	mov	r0, r2
 8000f28:	f007 fa67 	bl	80083fa <xQueueAddToSet>

	can_h = can_handle;
 8000f2c:	4b1d      	ldr	r3, [pc, #116]	; (8000fa4 <canbus_task_init+0xd4>)
 8000f2e:	461c      	mov	r4, r3
 8000f30:	f107 0538 	add.w	r5, r7, #56	; 0x38
 8000f34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f3c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f40:	e884 0003 	stmia.w	r4, {r0, r1}

	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;
 8000f44:	2300      	movs	r3, #0
 8000f46:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterIdHigh=0;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow=0;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh=0;
 8000f50:	2300      	movs	r3, #0
 8000f52:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow=0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //set filter scale
 8000f58:	2301      	movs	r3, #1
 8000f5a:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterActivation=ENABLE;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	623b      	str	r3, [r7, #32]

	HAL_CAN_ConfigFilter(&can_h, &sFilterConfig); //configure CAN filter
 8000f60:	463b      	mov	r3, r7
 8000f62:	4619      	mov	r1, r3
 8000f64:	480f      	ldr	r0, [pc, #60]	; (8000fa4 <canbus_task_init+0xd4>)
 8000f66:	f003 fe0b 	bl	8004b80 <HAL_CAN_ConfigFilter>

	HAL_CAN_Start(&can_h);
 8000f6a:	480e      	ldr	r0, [pc, #56]	; (8000fa4 <canbus_task_init+0xd4>)
 8000f6c:	f003 fee8 	bl	8004d40 <HAL_CAN_Start>

	HAL_CAN_ActivateNotification(&can_h, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000f70:	2102      	movs	r1, #2
 8000f72:	480c      	ldr	r0, [pc, #48]	; (8000fa4 <canbus_task_init+0xd4>)
 8000f74:	f004 f915 	bl	80051a2 <HAL_CAN_ActivateNotification>
	HAL_CAN_ActivateNotification(&can_h, CAN_IT_RX_FIFO1_MSG_PENDING );
 8000f78:	2110      	movs	r1, #16
 8000f7a:	480a      	ldr	r0, [pc, #40]	; (8000fa4 <canbus_task_init+0xd4>)
 8000f7c:	f004 f911 	bl	80051a2 <HAL_CAN_ActivateNotification>
	HAL_CAN_ActivateNotification(&can_h, CAN_IT_TX_MAILBOX_EMPTY);
 8000f80:	2101      	movs	r1, #1
 8000f82:	4808      	ldr	r0, [pc, #32]	; (8000fa4 <canbus_task_init+0xd4>)
 8000f84:	f004 f90d 	bl	80051a2 <HAL_CAN_ActivateNotification>
}
 8000f88:	bf00      	nop
 8000f8a:	3728      	adds	r7, #40	; 0x28
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000f92:	b004      	add	sp, #16
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	200000b0 	.word	0x200000b0
 8000f9c:	200000a8 	.word	0x200000a8
 8000fa0:	200000ac 	.word	0x200000ac
 8000fa4:	200000b4 	.word	0x200000b4

08000fa8 <canbus_task>:

void canbus_task(void)
{
 8000fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000faa:	b0b1      	sub	sp, #196	; 0xc4
 8000fac:	af00      	add	r7, sp, #0
	QueueSetMemberHandle_t xActivatedMember;
	canbus_frame_t can_frame;

	xActivatedMember = xQueueSelectFromSet( canbus_queue_set, portMAX_DELAY);
 8000fae:	4bb0      	ldr	r3, [pc, #704]	; (8001270 <canbus_task+0x2c8>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f007 fa40 	bl	800843c <xQueueSelectFromSet>
 8000fbc:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0

	if(xActivatedMember == canbus_rx_queue)
 8000fc0:	4bac      	ldr	r3, [pc, #688]	; (8001274 <canbus_task+0x2cc>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	f040 8399 	bne.w	8001700 <canbus_task+0x758>
	{
		xQueueReceive( xActivatedMember, &can_frame, 0 );
 8000fce:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8000fda:	f006 ffa9 	bl	8007f30 <xQueueReceive>
		can_message_id_t msg;
		msg.raw_id = can_frame.id;
 8000fde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000fe0:	65bb      	str	r3, [r7, #88]	; 0x58
		unpack_can_message(&msg);
 8000fe2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f009 fb28 	bl	800a63c <unpack_can_message>

		if(msg.can_device == this_device)
 8000fec:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000fee:	4ba2      	ldr	r3, [pc, #648]	; (8001278 <canbus_task+0x2d0>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	f040 83ac 	bne.w	8001750 <canbus_task+0x7a8>
		{
			if(msg.can_msg_type == CAN_MSG_TYPE_CMD)
 8000ff8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	f040 83a8 	bne.w	8001750 <canbus_task+0x7a8>
			{
				if(msg.can_class == CAN_MSG_CLASS_CMD_CONTROL)
 8001000:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001002:	2b00      	cmp	r3, #0
 8001004:	f040 813a 	bne.w	800127c <canbus_task+0x2d4>
				{
					if(msg.can_index == CAN_MSG_INDEX_CMD_POSITION)
 8001008:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800100a:	2b00      	cmp	r3, #0
 800100c:	d11c      	bne.n	8001048 <canbus_task+0xa0>
					{
						uint8_t motor_index = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						float position = 0;
 8001014:	f04f 0300 	mov.w	r3, #0
 8001018:	657b      	str	r3, [r7, #84]	; 0x54
						motor_index = can_frame.data[0];
 800101a:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 800101e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						memcpy(&position, &can_frame.data[1], 4);
 8001022:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 8001026:	657b      	str	r3, [r7, #84]	; 0x54
						set_control_mode(POSITION, motor_index);
 8001028:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800102c:	4619      	mov	r1, r3
 800102e:	2000      	movs	r0, #0
 8001030:	f002 f846 	bl	80030c0 <set_control_mode>
						set_motor_position(position, motor_index);
 8001034:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001038:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800103c:	4618      	mov	r0, r3
 800103e:	eeb0 0a67 	vmov.f32	s0, s15
 8001042:	f002 f855 	bl	80030f0 <set_motor_position>
			header.TransmitGlobalTime = DISABLE;
			uint32_t mailbox = 0;
			HAL_CAN_AddTxMessage(&can_h, &header, can_frame.data, &mailbox);
		}
	}
}
 8001046:	e383      	b.n	8001750 <canbus_task+0x7a8>
					else if(msg.can_index == CAN_MSG_INDEX_CMD_SPEED)
 8001048:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800104a:	2b01      	cmp	r3, #1
 800104c:	d119      	bne.n	8001082 <canbus_task+0xda>
						uint8_t motor_index = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
						int32_t speed = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	653b      	str	r3, [r7, #80]	; 0x50
						motor_index = can_frame.data[0];
 8001058:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 800105c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
						memcpy(&speed, &can_frame.data[1], 4);
 8001060:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 8001064:	653b      	str	r3, [r7, #80]	; 0x50
						set_control_mode(SPEED, motor_index);
 8001066:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800106a:	4619      	mov	r1, r3
 800106c:	2001      	movs	r0, #1
 800106e:	f002 f827 	bl	80030c0 <set_control_mode>
						set_motor_speed(speed, motor_index);
 8001072:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001074:	f897 2080 	ldrb.w	r2, [r7, #128]	; 0x80
 8001078:	4611      	mov	r1, r2
 800107a:	4618      	mov	r0, r3
 800107c:	f002 f8ce 	bl	800321c <set_motor_speed>
}
 8001080:	e366      	b.n	8001750 <canbus_task+0x7a8>
					else if(msg.can_index == CAN_MSG_INDEX_CMD_DUTY)
 8001082:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001084:	2b04      	cmp	r3, #4
 8001086:	d11c      	bne.n	80010c2 <canbus_task+0x11a>
						uint8_t motor_index = 0;
 8001088:	2300      	movs	r3, #0
 800108a:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
						float duty = 0;
 800108e:	f04f 0300 	mov.w	r3, #0
 8001092:	64fb      	str	r3, [r7, #76]	; 0x4c
						motor_index = can_frame.data[0];
 8001094:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001098:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
						memcpy(&duty, &can_frame.data[1], 4);
 800109c:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 80010a0:	64fb      	str	r3, [r7, #76]	; 0x4c
						set_control_mode(DUTY, motor_index);
 80010a2:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80010a6:	4619      	mov	r1, r3
 80010a8:	2003      	movs	r0, #3
 80010aa:	f002 f809 	bl	80030c0 <set_control_mode>
						set_motor_duty(duty, motor_index);
 80010ae:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80010b2:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80010b6:	4618      	mov	r0, r3
 80010b8:	eeb0 0a67 	vmov.f32	s0, s15
 80010bc:	f002 f8ca 	bl	8003254 <set_motor_duty>
}
 80010c0:	e346      	b.n	8001750 <canbus_task+0x7a8>
					else if(msg.can_index == CAN_MSG_INDEX_CMD_PRIMITIVE)
 80010c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010c4:	2b03      	cmp	r3, #3
 80010c6:	d164      	bne.n	8001192 <canbus_task+0x1ea>
						int16_t tau_ms = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
						int16_t t_offset_ms = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
						uint8_t primitive_index = can_frame.data[0];
 80010d4:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80010d8:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
						if(primitive_index < NUMBER_PRIMITIVES)
 80010dc:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80010e0:	2b07      	cmp	r3, #7
 80010e2:	f200 8335 	bhi.w	8001750 <canbus_task+0x7a8>
							memcpy(&tau_ms, &can_frame.data[1], 2);
 80010e6:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 80010ea:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
							memcpy(&t_offset_ms, &can_frame.data[3], 2);
 80010ee:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 80010f2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
							uint8_t invert = can_frame.data[5];
 80010f6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80010fa:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
							uint8_t time_reverse = can_frame.data[6];
 80010fe:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001102:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
							motion_primitive_set_index(primitive_index);
 8001106:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800110a:	4618      	mov	r0, r3
 800110c:	f00a fc6c 	bl	800b9e8 <motion_primitive_set_index>
							motion_primitive_set_timing(primitive_index, (float) tau_ms * 0.001, (float) t_offset_ms * 0.001, invert, time_reverse);
 8001110:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8001114:	ee07 3a90 	vmov	s15, r3
 8001118:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800111c:	ee17 0a90 	vmov	r0, s15
 8001120:	f7ff f9ba 	bl	8000498 <__aeabi_f2d>
 8001124:	a350      	add	r3, pc, #320	; (adr r3, 8001268 <canbus_task+0x2c0>)
 8001126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112a:	f7ff fa0d 	bl	8000548 <__aeabi_dmul>
 800112e:	4603      	mov	r3, r0
 8001130:	460c      	mov	r4, r1
 8001132:	4618      	mov	r0, r3
 8001134:	4621      	mov	r1, r4
 8001136:	f7ff fcdf 	bl	8000af8 <__aeabi_d2f>
 800113a:	4605      	mov	r5, r0
 800113c:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 8001140:	ee07 3a90 	vmov	s15, r3
 8001144:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001148:	ee17 0a90 	vmov	r0, s15
 800114c:	f7ff f9a4 	bl	8000498 <__aeabi_f2d>
 8001150:	a345      	add	r3, pc, #276	; (adr r3, 8001268 <canbus_task+0x2c0>)
 8001152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001156:	f7ff f9f7 	bl	8000548 <__aeabi_dmul>
 800115a:	4603      	mov	r3, r0
 800115c:	460c      	mov	r4, r1
 800115e:	4618      	mov	r0, r3
 8001160:	4621      	mov	r1, r4
 8001162:	f7ff fcc9 	bl	8000af8 <__aeabi_d2f>
 8001166:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800116a:	f897 1083 	ldrb.w	r1, [r7, #131]	; 0x83
 800116e:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8001172:	ee00 0a90 	vmov	s1, r0
 8001176:	ee00 5a10 	vmov	s0, r5
 800117a:	4618      	mov	r0, r3
 800117c:	f00a fc48 	bl	800ba10 <motion_primitive_set_timing>
							set_control_mode(PRIMITIVE, 0);
 8001180:	2100      	movs	r1, #0
 8001182:	2004      	movs	r0, #4
 8001184:	f001 ff9c 	bl	80030c0 <set_control_mode>
							set_control_mode(PRIMITIVE, 1);
 8001188:	2101      	movs	r1, #1
 800118a:	2004      	movs	r0, #4
 800118c:	f001 ff98 	bl	80030c0 <set_control_mode>
}
 8001190:	e2de      	b.n	8001750 <canbus_task+0x7a8>
					else if(msg.can_index == CAN_MSG_INDEX_CMD_PROPRIOCEPTIVE_PRIMITIVE)
 8001192:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001194:	2b05      	cmp	r3, #5
 8001196:	f040 82db 	bne.w	8001750 <canbus_task+0x7a8>
						int16_t tau_ms = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
						int16_t t_offset_ms = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
						uint8_t primitive_index = can_frame.data[0];
 80011a6:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80011aa:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
						if(primitive_index < NUMBER_PRIMITIVES)
 80011ae:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80011b2:	2b07      	cmp	r3, #7
 80011b4:	f200 82cc 	bhi.w	8001750 <canbus_task+0x7a8>
							memcpy(&tau_ms, &can_frame.data[1], 2);
 80011b8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 80011bc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
							memcpy(&t_offset_ms, &can_frame.data[3], 2);
 80011c0:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 80011c4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
							uint8_t invert = can_frame.data[5];
 80011c8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80011cc:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
							uint8_t time_reverse = can_frame.data[6];
 80011d0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80011d4:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
							motion_primitive_set_index(primitive_index);
 80011d8:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80011dc:	4618      	mov	r0, r3
 80011de:	f00a fc03 	bl	800b9e8 <motion_primitive_set_index>
							motion_primitive_set_timing(primitive_index, (float) tau_ms * 0.001, (float) t_offset_ms * 0.001, invert, time_reverse);
 80011e2:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 80011e6:	ee07 3a90 	vmov	s15, r3
 80011ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ee:	ee17 0a90 	vmov	r0, s15
 80011f2:	f7ff f951 	bl	8000498 <__aeabi_f2d>
 80011f6:	a31c      	add	r3, pc, #112	; (adr r3, 8001268 <canbus_task+0x2c0>)
 80011f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fc:	f7ff f9a4 	bl	8000548 <__aeabi_dmul>
 8001200:	4603      	mov	r3, r0
 8001202:	460c      	mov	r4, r1
 8001204:	4618      	mov	r0, r3
 8001206:	4621      	mov	r1, r4
 8001208:	f7ff fc76 	bl	8000af8 <__aeabi_d2f>
 800120c:	4605      	mov	r5, r0
 800120e:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8001212:	ee07 3a90 	vmov	s15, r3
 8001216:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800121a:	ee17 0a90 	vmov	r0, s15
 800121e:	f7ff f93b 	bl	8000498 <__aeabi_f2d>
 8001222:	a311      	add	r3, pc, #68	; (adr r3, 8001268 <canbus_task+0x2c0>)
 8001224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001228:	f7ff f98e 	bl	8000548 <__aeabi_dmul>
 800122c:	4603      	mov	r3, r0
 800122e:	460c      	mov	r4, r1
 8001230:	4618      	mov	r0, r3
 8001232:	4621      	mov	r1, r4
 8001234:	f7ff fc60 	bl	8000af8 <__aeabi_d2f>
 8001238:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 800123c:	f897 1086 	ldrb.w	r1, [r7, #134]	; 0x86
 8001240:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001244:	ee00 0a90 	vmov	s1, r0
 8001248:	ee00 5a10 	vmov	s0, r5
 800124c:	4618      	mov	r0, r3
 800124e:	f00a fbdf 	bl	800ba10 <motion_primitive_set_timing>
							set_control_mode(PROPRIOCEPTIVE_PRIMITIVE, 0);
 8001252:	2100      	movs	r1, #0
 8001254:	2005      	movs	r0, #5
 8001256:	f001 ff33 	bl	80030c0 <set_control_mode>
							set_control_mode(PROPRIOCEPTIVE_PRIMITIVE, 1);
 800125a:	2101      	movs	r1, #1
 800125c:	2005      	movs	r0, #5
 800125e:	f001 ff2f 	bl	80030c0 <set_control_mode>
}
 8001262:	e275      	b.n	8001750 <canbus_task+0x7a8>
 8001264:	f3af 8000 	nop.w
 8001268:	d2f1a9fc 	.word	0xd2f1a9fc
 800126c:	3f50624d 	.word	0x3f50624d
 8001270:	200000b0 	.word	0x200000b0
 8001274:	200000a8 	.word	0x200000a8
 8001278:	20000000 	.word	0x20000000
				else if(msg.can_class == CAN_MSG_CLASS_CMD_SET_PARAM)
 800127c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800127e:	2b02      	cmp	r3, #2
 8001280:	f040 8223 	bne.w	80016ca <canbus_task+0x722>
					if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_PRIM_SCALE)
 8001284:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001286:	2b00      	cmp	r3, #0
 8001288:	d165      	bne.n	8001356 <canbus_task+0x3ae>
						uint8_t primitive_index = can_frame.data[0];
 800128a:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 800128e:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
						memcpy(&x_off, &can_frame.data[1], 1);
 8001292:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 8001296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
						memcpy(&y_off, &can_frame.data[2], 1);
 800129a:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800129e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
						float x_scale = 0.01 *  can_frame.data[3];
 80012a2:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff f8e4 	bl	8000474 <__aeabi_i2d>
 80012ac:	f20f 43c4 	addw	r3, pc, #1220	; 0x4c4
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff f948 	bl	8000548 <__aeabi_dmul>
 80012b8:	4603      	mov	r3, r0
 80012ba:	460c      	mov	r4, r1
 80012bc:	4618      	mov	r0, r3
 80012be:	4621      	mov	r1, r4
 80012c0:	f7ff fc1a 	bl	8000af8 <__aeabi_d2f>
 80012c4:	4603      	mov	r3, r0
 80012c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
						float y_scale = 0.01 *  can_frame.data[4];
 80012ca:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f8d0 	bl	8000474 <__aeabi_i2d>
 80012d4:	f20f 439c 	addw	r3, pc, #1180	; 0x49c
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	f7ff f934 	bl	8000548 <__aeabi_dmul>
 80012e0:	4603      	mov	r3, r0
 80012e2:	460c      	mov	r4, r1
 80012e4:	4618      	mov	r0, r3
 80012e6:	4621      	mov	r1, r4
 80012e8:	f7ff fc06 	bl	8000af8 <__aeabi_d2f>
 80012ec:	4603      	mov	r3, r0
 80012ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
						motion_primitive_set_scaling(primitive_index, 0.001*x_off,0.001*y_off, x_scale, y_scale);
 80012f2:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f8bc 	bl	8000474 <__aeabi_i2d>
 80012fc:	f20f 4358 	addw	r3, pc, #1112	; 0x458
 8001300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001304:	f7ff f920 	bl	8000548 <__aeabi_dmul>
 8001308:	4603      	mov	r3, r0
 800130a:	460c      	mov	r4, r1
 800130c:	4618      	mov	r0, r3
 800130e:	4621      	mov	r1, r4
 8001310:	f7ff fbf2 	bl	8000af8 <__aeabi_d2f>
 8001314:	4605      	mov	r5, r0
 8001316:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff f8aa 	bl	8000474 <__aeabi_i2d>
 8001320:	f20f 4334 	addw	r3, pc, #1076	; 0x434
 8001324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001328:	f7ff f90e 	bl	8000548 <__aeabi_dmul>
 800132c:	4603      	mov	r3, r0
 800132e:	460c      	mov	r4, r1
 8001330:	4618      	mov	r0, r3
 8001332:	4621      	mov	r1, r4
 8001334:	f7ff fbe0 	bl	8000af8 <__aeabi_d2f>
 8001338:	4602      	mov	r2, r0
 800133a:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 800133e:	edd7 1a22 	vldr	s3, [r7, #136]	; 0x88
 8001342:	ed97 1a23 	vldr	s2, [r7, #140]	; 0x8c
 8001346:	ee00 2a90 	vmov	s1, r2
 800134a:	ee00 5a10 	vmov	s0, r5
 800134e:	4618      	mov	r0, r3
 8001350:	f00a fb9c 	bl	800ba8c <motion_primitive_set_scaling>
}
 8001354:	e1fc      	b.n	8001750 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_PD_MINMAX)
 8001356:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001358:	2b01      	cmp	r3, #1
 800135a:	f040 80dc 	bne.w	8001516 <canbus_task+0x56e>
						uint8_t index_type = can_frame.data[0];
 800135e:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001362:	f887 30a2 	strb.w	r3, [r7, #162]	; 0xa2
						uint8_t index = (index_type & 0x01);
 8001366:	f897 30a2 	ldrb.w	r3, [r7, #162]	; 0xa2
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	f887 30a1 	strb.w	r3, [r7, #161]	; 0xa1
						uint8_t ctrl_type = ((index_type & 0x06) >> 0x01);
 8001372:	f897 30a2 	ldrb.w	r3, [r7, #162]	; 0xa2
 8001376:	105b      	asrs	r3, r3, #1
 8001378:	b2db      	uxtb	r3, r3
 800137a:	f003 0303 	and.w	r3, r3, #3
 800137e:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
						memcpy(&kp_temp, &can_frame.data[1], 2);
 8001382:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001386:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
						memcpy(&kd_temp, &can_frame.data[3], 2);
 800138a:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800138e:	87fb      	strh	r3, [r7, #62]	; 0x3e
						uint8_t speed_filt_pct = can_frame.data[5];
 8001390:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001394:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
						uint8_t cmd_max_pct = can_frame.data[6];
 8001398:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800139c:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
						uint8_t cmd_min_pct = can_frame.data[7];
 80013a0:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 80013a4:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
						float kp = kp_temp * 0.01;
 80013a8:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff f861 	bl	8000474 <__aeabi_i2d>
 80013b2:	a3f0      	add	r3, pc, #960	; (adr r3, 8001774 <canbus_task+0x7cc>)
 80013b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b8:	f7ff f8c6 	bl	8000548 <__aeabi_dmul>
 80013bc:	4603      	mov	r3, r0
 80013be:	460c      	mov	r4, r1
 80013c0:	4618      	mov	r0, r3
 80013c2:	4621      	mov	r1, r4
 80013c4:	f7ff fb98 	bl	8000af8 <__aeabi_d2f>
 80013c8:	4603      	mov	r3, r0
 80013ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						float kd = kd_temp * 1.0;
 80013ce:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff f84e 	bl	8000474 <__aeabi_i2d>
 80013d8:	4603      	mov	r3, r0
 80013da:	460c      	mov	r4, r1
 80013dc:	4618      	mov	r0, r3
 80013de:	4621      	mov	r1, r4
 80013e0:	f7ff fb8a 	bl	8000af8 <__aeabi_d2f>
 80013e4:	4603      	mov	r3, r0
 80013e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
						float alpha = speed_filt_pct * 0.01;
 80013ea:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff f840 	bl	8000474 <__aeabi_i2d>
 80013f4:	a3df      	add	r3, pc, #892	; (adr r3, 8001774 <canbus_task+0x7cc>)
 80013f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fa:	f7ff f8a5 	bl	8000548 <__aeabi_dmul>
 80013fe:	4603      	mov	r3, r0
 8001400:	460c      	mov	r4, r1
 8001402:	4618      	mov	r0, r3
 8001404:	4621      	mov	r1, r4
 8001406:	f7ff fb77 	bl	8000af8 <__aeabi_d2f>
 800140a:	4603      	mov	r3, r0
 800140c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
						float cmd_max = cmd_max_pct * 0.01;
 8001410:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff f82d 	bl	8000474 <__aeabi_i2d>
 800141a:	a3d6      	add	r3, pc, #856	; (adr r3, 8001774 <canbus_task+0x7cc>)
 800141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001420:	f7ff f892 	bl	8000548 <__aeabi_dmul>
 8001424:	4603      	mov	r3, r0
 8001426:	460c      	mov	r4, r1
 8001428:	4618      	mov	r0, r3
 800142a:	4621      	mov	r1, r4
 800142c:	f7ff fb64 	bl	8000af8 <__aeabi_d2f>
 8001430:	4603      	mov	r3, r0
 8001432:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
						float cmd_min = cmd_min_pct * 0.01;
 8001436:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff f81a 	bl	8000474 <__aeabi_i2d>
 8001440:	a3cc      	add	r3, pc, #816	; (adr r3, 8001774 <canbus_task+0x7cc>)
 8001442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001446:	f7ff f87f 	bl	8000548 <__aeabi_dmul>
 800144a:	4603      	mov	r3, r0
 800144c:	460c      	mov	r4, r1
 800144e:	4618      	mov	r0, r3
 8001450:	4621      	mov	r1, r4
 8001452:	f7ff fb51 	bl	8000af8 <__aeabi_d2f>
 8001456:	4603      	mov	r3, r0
 8001458:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						if(alpha > 0.99)
 800145c:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8001460:	f7ff f81a 	bl	8000498 <__aeabi_f2d>
 8001464:	a3c5      	add	r3, pc, #788	; (adr r3, 800177c <canbus_task+0x7d4>)
 8001466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146a:	f7ff fafd 	bl	8000a68 <__aeabi_dcmpgt>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d002      	beq.n	800147a <canbus_task+0x4d2>
							alpha = 0.99;
 8001474:	4bbc      	ldr	r3, [pc, #752]	; (8001768 <canbus_task+0x7c0>)
 8001476:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
						if(alpha < 0.0)
 800147a:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 800147e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001486:	d503      	bpl.n	8001490 <canbus_task+0x4e8>
							alpha = 0.0;
 8001488:	f04f 0300 	mov.w	r3, #0
 800148c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
						if(cmd_max > 1.0)
 8001490:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8001494:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001498:	eef4 7ac7 	vcmpe.f32	s15, s14
 800149c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a0:	dd03      	ble.n	80014aa <canbus_task+0x502>
							cmd_max = 1.0;
 80014a2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80014a6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
						if(cmd_max < 0.0)
 80014aa:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80014ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b6:	d503      	bpl.n	80014c0 <canbus_task+0x518>
							cmd_max = 0.0;
 80014b8:	f04f 0300 	mov.w	r3, #0
 80014bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
						if(cmd_min > 1.0)
 80014c0:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80014c4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80014c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d0:	dd03      	ble.n	80014da <canbus_task+0x532>
							cmd_min = 1.0;
 80014d2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80014d6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						if(cmd_min < 0.0)
 80014da:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80014de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e6:	d503      	bpl.n	80014f0 <canbus_task+0x548>
							cmd_min = 0.0;
 80014e8:	f04f 0300 	mov.w	r3, #0
 80014ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						set_control_params_kp_min_max(index, ctrl_type, kp, kd, alpha, cmd_min, cmd_max);
 80014f0:	f897 20a0 	ldrb.w	r2, [r7, #160]	; 0xa0
 80014f4:	f897 30a1 	ldrb.w	r3, [r7, #161]	; 0xa1
 80014f8:	ed97 2a2e 	vldr	s4, [r7, #184]	; 0xb8
 80014fc:	edd7 1a2d 	vldr	s3, [r7, #180]	; 0xb4
 8001500:	ed97 1a2f 	vldr	s2, [r7, #188]	; 0xbc
 8001504:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 8001508:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 800150c:	4611      	mov	r1, r2
 800150e:	4618      	mov	r0, r3
 8001510:	f001 fed6 	bl	80032c0 <set_control_params_kp_min_max>
}
 8001514:	e11c      	b.n	8001750 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_KI)
 8001516:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001518:	2b02      	cmp	r3, #2
 800151a:	d121      	bne.n	8001560 <canbus_task+0x5b8>
						uint8_t index_type = can_frame.data[0];
 800151c:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001520:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
						uint8_t index = (index_type & 0x01);
 8001524:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8001528:	f003 0301 	and.w	r3, r3, #1
 800152c:	f887 30a4 	strb.w	r3, [r7, #164]	; 0xa4
						uint8_t ctrl_type = ((index_type & 0x06) >> 0x01);
 8001530:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8001534:	105b      	asrs	r3, r3, #1
 8001536:	b2db      	uxtb	r3, r3
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
						memcpy(&ki, &can_frame.data[1], 4);
 8001540:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 8001544:	63bb      	str	r3, [r7, #56]	; 0x38
						set_control_params_ki(index, ctrl_type, ki);
 8001546:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800154a:	f897 20a3 	ldrb.w	r2, [r7, #163]	; 0xa3
 800154e:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8001552:	eeb0 0a67 	vmov.f32	s0, s15
 8001556:	4611      	mov	r1, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f001 ffa7 	bl	80034ac <set_control_params_ki>
}
 800155e:	e0f7      	b.n	8001750 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_MAX_INTEGRAL)
 8001560:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001562:	2b03      	cmp	r3, #3
 8001564:	d121      	bne.n	80015aa <canbus_task+0x602>
						uint8_t index_type = can_frame.data[0];
 8001566:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 800156a:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
						uint8_t index = (index_type & 0x01);
 800156e:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 8001572:	f003 0301 	and.w	r3, r3, #1
 8001576:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
						uint8_t ctrl_type = ((index_type & 0x06) >> 0x01);
 800157a:	f897 30a8 	ldrb.w	r3, [r7, #168]	; 0xa8
 800157e:	105b      	asrs	r3, r3, #1
 8001580:	b2db      	uxtb	r3, r3
 8001582:	f003 0303 	and.w	r3, r3, #3
 8001586:	f887 30a6 	strb.w	r3, [r7, #166]	; 0xa6
						memcpy(&int_max, &can_frame.data[1], 4);
 800158a:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 800158e:	637b      	str	r3, [r7, #52]	; 0x34
						set_control_params_int_max(index, ctrl_type, int_max);
 8001590:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001594:	f897 20a6 	ldrb.w	r2, [r7, #166]	; 0xa6
 8001598:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800159c:	eeb0 0a67 	vmov.f32	s0, s15
 80015a0:	4611      	mov	r1, r2
 80015a2:	4618      	mov	r0, r3
 80015a4:	f001 ffca 	bl	800353c <set_control_params_int_max>
}
 80015a8:	e0d2      	b.n	8001750 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_MIN_INTEGRAL)
 80015aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80015ac:	2b04      	cmp	r3, #4
 80015ae:	d121      	bne.n	80015f4 <canbus_task+0x64c>
						uint8_t index_type = can_frame.data[0];
 80015b0:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80015b4:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
						uint8_t index = (index_type & 0x01);
 80015b8:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 80015bc:	f003 0301 	and.w	r3, r3, #1
 80015c0:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
						uint8_t ctrl_type = ((index_type & 0x06) >> 0x01);
 80015c4:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 80015c8:	105b      	asrs	r3, r3, #1
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	f003 0303 	and.w	r3, r3, #3
 80015d0:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
						memcpy(&int_min, &can_frame.data[1], 4);
 80015d4:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 80015d8:	633b      	str	r3, [r7, #48]	; 0x30
						set_control_params_int_min(index, ctrl_type, int_min);
 80015da:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80015de:	f897 20a9 	ldrb.w	r2, [r7, #169]	; 0xa9
 80015e2:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 80015e6:	eeb0 0a67 	vmov.f32	s0, s15
 80015ea:	4611      	mov	r1, r2
 80015ec:	4618      	mov	r0, r3
 80015ee:	f001 ffed 	bl	80035cc <set_control_params_int_min>
}
 80015f2:	e0ad      	b.n	8001750 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_TICKS_PER_REV)
 80015f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80015f6:	2b05      	cmp	r3, #5
 80015f8:	d10e      	bne.n	8001618 <canbus_task+0x670>
						uint8_t index = can_frame.data[0];
 80015fa:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80015fe:	f887 30ac 	strb.w	r3, [r7, #172]	; 0xac
						memcpy(&ticks_per_rev, &can_frame.data[1], 4);
 8001602:	f8d7 3072 	ldr.w	r3, [r7, #114]	; 0x72
 8001606:	62fb      	str	r3, [r7, #44]	; 0x2c
						set_motor_ticks_per_rev(ticks_per_rev, index);
 8001608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800160a:	f897 20ac 	ldrb.w	r2, [r7, #172]	; 0xac
 800160e:	4611      	mov	r1, r2
 8001610:	4618      	mov	r0, r3
 8001612:	f002 f823 	bl	800365c <set_motor_ticks_per_rev>
}
 8001616:	e09b      	b.n	8001750 <canbus_task+0x7a8>
					} else if(msg.can_index == CAN_MSG_INDEX_CMD_PARAM_PRIM_KEYFRAME)
 8001618:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800161a:	2b06      	cmp	r3, #6
 800161c:	f040 8098 	bne.w	8001750 <canbus_task+0x7a8>
						uint8_t prim_index = can_frame.data[0];
 8001620:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 8001624:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
						uint8_t keyframe_index = can_frame.data[1];
 8001628:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800162c:	f887 30ad 	strb.w	r3, [r7, #173]	; 0xad
						memcpy(&x_temp, &can_frame.data[2], 2);
 8001630:	f8b7 3073 	ldrh.w	r3, [r7, #115]	; 0x73
 8001634:	b29b      	uxth	r3, r3
 8001636:	857b      	strh	r3, [r7, #42]	; 0x2a
						memcpy(&y_temp, &can_frame.data[4], 2);
 8001638:	f8b7 3075 	ldrh.w	r3, [r7, #117]	; 0x75
 800163c:	b29b      	uxth	r3, r3
 800163e:	853b      	strh	r3, [r7, #40]	; 0x28
						memcpy(&t_part_temp, &can_frame.data[6], 2);
 8001640:	f8b7 3077 	ldrh.w	r3, [r7, #119]	; 0x77
 8001644:	b29b      	uxth	r3, r3
 8001646:	84fb      	strh	r3, [r7, #38]	; 0x26
						motion_primitive_set_keyframe(prim_index, keyframe_index, x_temp * 0.001, y_temp * 0.001, t_part_temp * 1.5259e-5);
 8001648:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe ff11 	bl	8000474 <__aeabi_i2d>
 8001652:	a341      	add	r3, pc, #260	; (adr r3, 8001758 <canbus_task+0x7b0>)
 8001654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001658:	f7fe ff76 	bl	8000548 <__aeabi_dmul>
 800165c:	4603      	mov	r3, r0
 800165e:	460c      	mov	r4, r1
 8001660:	4618      	mov	r0, r3
 8001662:	4621      	mov	r1, r4
 8001664:	f7ff fa48 	bl	8000af8 <__aeabi_d2f>
 8001668:	4605      	mov	r5, r0
 800166a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800166e:	4618      	mov	r0, r3
 8001670:	f7fe ff00 	bl	8000474 <__aeabi_i2d>
 8001674:	a338      	add	r3, pc, #224	; (adr r3, 8001758 <canbus_task+0x7b0>)
 8001676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167a:	f7fe ff65 	bl	8000548 <__aeabi_dmul>
 800167e:	4603      	mov	r3, r0
 8001680:	460c      	mov	r4, r1
 8001682:	4618      	mov	r0, r3
 8001684:	4621      	mov	r1, r4
 8001686:	f7ff fa37 	bl	8000af8 <__aeabi_d2f>
 800168a:	4606      	mov	r6, r0
 800168c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800168e:	4618      	mov	r0, r3
 8001690:	f7fe fef0 	bl	8000474 <__aeabi_i2d>
 8001694:	a332      	add	r3, pc, #200	; (adr r3, 8001760 <canbus_task+0x7b8>)
 8001696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169a:	f7fe ff55 	bl	8000548 <__aeabi_dmul>
 800169e:	4603      	mov	r3, r0
 80016a0:	460c      	mov	r4, r1
 80016a2:	4618      	mov	r0, r3
 80016a4:	4621      	mov	r1, r4
 80016a6:	f7ff fa27 	bl	8000af8 <__aeabi_d2f>
 80016aa:	4601      	mov	r1, r0
 80016ac:	f897 20ad 	ldrb.w	r2, [r7, #173]	; 0xad
 80016b0:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 80016b4:	ee01 1a10 	vmov	s2, r1
 80016b8:	ee00 6a90 	vmov	s1, r6
 80016bc:	ee00 5a10 	vmov	s0, r5
 80016c0:	4611      	mov	r1, r2
 80016c2:	4618      	mov	r0, r3
 80016c4:	f00b f98e 	bl	800c9e4 <motion_primitive_set_keyframe>
}
 80016c8:	e042      	b.n	8001750 <canbus_task+0x7a8>
				else if(msg.can_class == CAN_MSG_CLASS_CMD_ZERO_POS)
 80016ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80016cc:	2b03      	cmp	r3, #3
 80016ce:	d10a      	bne.n	80016e6 <canbus_task+0x73e>
					uint8_t motor_index = can_frame.data[0];
 80016d0:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80016d4:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
					set_motor_encoder_ticks(motor_index, 0);
 80016d8:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 80016dc:	2100      	movs	r1, #0
 80016de:	4618      	mov	r0, r3
 80016e0:	f009 f8ac 	bl	800a83c <set_motor_encoder_ticks>
}
 80016e4:	e034      	b.n	8001750 <canbus_task+0x7a8>
				else if(msg.can_class == CAN_MSG_CLASS_CMD_TIME)
 80016e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d131      	bne.n	8001750 <canbus_task+0x7a8>
					uint32_t external_time = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	623b      	str	r3, [r7, #32]
					memcpy(&external_time, &can_frame.data[0], 4);
 80016f0:	f8d7 3071 	ldr.w	r3, [r7, #113]	; 0x71
 80016f4:	623b      	str	r3, [r7, #32]
					motion_primitive_time_sync(external_time);
 80016f6:	6a3b      	ldr	r3, [r7, #32]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f00a f963 	bl	800b9c4 <motion_primitive_time_sync>
}
 80016fe:	e027      	b.n	8001750 <canbus_task+0x7a8>
	else if(xActivatedMember == canbus_tx_queue)
 8001700:	4b1a      	ldr	r3, [pc, #104]	; (800176c <canbus_task+0x7c4>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001708:	429a      	cmp	r2, r3
 800170a:	d121      	bne.n	8001750 <canbus_task+0x7a8>
		if(xQueueReceive( xActivatedMember, &can_frame, 0 ) == pdTRUE)
 800170c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001710:	2200      	movs	r2, #0
 8001712:	4619      	mov	r1, r3
 8001714:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8001718:	f006 fc0a 	bl	8007f30 <xQueueReceive>
 800171c:	4603      	mov	r3, r0
 800171e:	2b01      	cmp	r3, #1
 8001720:	d116      	bne.n	8001750 <canbus_task+0x7a8>
			header.DLC = can_frame.length;
 8001722:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8001726:	61bb      	str	r3, [r7, #24]
			header.StdId = can_frame.id;
 8001728:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800172a:	60bb      	str	r3, [r7, #8]
			header.RTR = 0;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
			header.IDE = CAN_ID_STD;
 8001730:	2300      	movs	r3, #0
 8001732:	613b      	str	r3, [r7, #16]
			header.TransmitGlobalTime = DISABLE;
 8001734:	2300      	movs	r3, #0
 8001736:	773b      	strb	r3, [r7, #28]
			uint32_t mailbox = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	607b      	str	r3, [r7, #4]
			HAL_CAN_AddTxMessage(&can_h, &header, can_frame.data, &mailbox);
 800173c:	1d38      	adds	r0, r7, #4
 800173e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001742:	1d5a      	adds	r2, r3, #5
 8001744:	f107 0108 	add.w	r1, r7, #8
 8001748:	4603      	mov	r3, r0
 800174a:	4809      	ldr	r0, [pc, #36]	; (8001770 <canbus_task+0x7c8>)
 800174c:	f003 fb3c 	bl	8004dc8 <HAL_CAN_AddTxMessage>
}
 8001750:	bf00      	nop
 8001752:	37c4      	adds	r7, #196	; 0xc4
 8001754:	46bd      	mov	sp, r7
 8001756:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001758:	d2f1a9fc 	.word	0xd2f1a9fc
 800175c:	3f50624d 	.word	0x3f50624d
 8001760:	7eda0be1 	.word	0x7eda0be1
 8001764:	3ef0000e 	.word	0x3ef0000e
 8001768:	3f7d70a4 	.word	0x3f7d70a4
 800176c:	200000ac 	.word	0x200000ac
 8001770:	200000b4 	.word	0x200000b4
 8001774:	47ae147b 	.word	0x47ae147b
 8001778:	3f847ae1 	.word	0x3f847ae1
 800177c:	7ae147ae 	.word	0x7ae147ae
 8001780:	3fefae14 	.word	0x3fefae14

08001784 <get_device_index>:

/*
*	\brief Gets the device index
*/
uint32_t get_device_index(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
	return this_device;
 8001788:	4b03      	ldr	r3, [pc, #12]	; (8001798 <get_device_index+0x14>)
 800178a:	681b      	ldr	r3, [r3, #0]
}
 800178c:	4618      	mov	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	20000000 	.word	0x20000000

0800179c <add_can_frame_to_rx_queue_from_isr>:
*	\param frame The frame to process
*
*	\return True if added to queue, false otherwise
*/
bool add_can_frame_to_rx_queue_from_isr(canbus_frame_t frame)
{
 800179c:	b590      	push	{r4, r7, lr}
 800179e:	b087      	sub	sp, #28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	463c      	mov	r4, r7
 80017a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	bool success = false;
 80017a8:	2300      	movs	r3, #0
 80017aa:	75fb      	strb	r3, [r7, #23]
	if(canbus_rx_queue)
 80017ac:	4b0a      	ldr	r3, [pc, #40]	; (80017d8 <add_can_frame_to_rx_queue_from_isr+0x3c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d00c      	beq.n	80017ce <add_can_frame_to_rx_queue_from_isr+0x32>
	{
		success = (xQueueSendFromISR(canbus_rx_queue, &frame, NULL) == pdTRUE);
 80017b4:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <add_can_frame_to_rx_queue_from_isr+0x3c>)
 80017b6:	6818      	ldr	r0, [r3, #0]
 80017b8:	4639      	mov	r1, r7
 80017ba:	2300      	movs	r3, #0
 80017bc:	2200      	movs	r2, #0
 80017be:	f006 fb11 	bl	8007de4 <xQueueGenericSendFromISR>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	bf0c      	ite	eq
 80017c8:	2301      	moveq	r3, #1
 80017ca:	2300      	movne	r3, #0
 80017cc:	75fb      	strb	r3, [r7, #23]
	}
	return success;
 80017ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	371c      	adds	r7, #28
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd90      	pop	{r4, r7, pc}
 80017d8:	200000a8 	.word	0x200000a8

080017dc <add_can_frame_to_tx_queue>:
*	\param frame The frame to send
*
*	\return True if added to queue, false otherwise
*/
bool add_can_frame_to_tx_queue(canbus_frame_t frame)
{
 80017dc:	b590      	push	{r4, r7, lr}
 80017de:	b087      	sub	sp, #28
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	463c      	mov	r4, r7
 80017e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	bool success = false;
 80017e8:	2300      	movs	r3, #0
 80017ea:	75fb      	strb	r3, [r7, #23]
	if(canbus_tx_queue)
 80017ec:	4b0a      	ldr	r3, [pc, #40]	; (8001818 <add_can_frame_to_tx_queue+0x3c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d00c      	beq.n	800180e <add_can_frame_to_tx_queue+0x32>
	{
		success = (xQueueSend(canbus_tx_queue, &frame, 0) == pdTRUE);
 80017f4:	4b08      	ldr	r3, [pc, #32]	; (8001818 <add_can_frame_to_tx_queue+0x3c>)
 80017f6:	6818      	ldr	r0, [r3, #0]
 80017f8:	4639      	mov	r1, r7
 80017fa:	2300      	movs	r3, #0
 80017fc:	2200      	movs	r2, #0
 80017fe:	f006 f9d9 	bl	8007bb4 <xQueueGenericSend>
 8001802:	4603      	mov	r3, r0
 8001804:	2b01      	cmp	r3, #1
 8001806:	bf0c      	ite	eq
 8001808:	2301      	moveq	r3, #1
 800180a:	2300      	movne	r3, #0
 800180c:	75fb      	strb	r3, [r7, #23]
	}
	return success;
 800180e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001810:	4618      	mov	r0, r3
 8001812:	371c      	adds	r7, #28
 8001814:	46bd      	mov	sp, r7
 8001816:	bd90      	pop	{r4, r7, pc}
 8001818:	200000ac 	.word	0x200000ac

0800181c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	4a07      	ldr	r2, [pc, #28]	; (8001848 <vApplicationGetIdleTaskMemory+0x2c>)
 800182c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	4a06      	ldr	r2, [pc, #24]	; (800184c <vApplicationGetIdleTaskMemory+0x30>)
 8001832:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f44f 7280 	mov.w	r2, #256	; 0x100
 800183a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800183c:	bf00      	nop
 800183e:	3714      	adds	r7, #20
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	200000dc 	.word	0x200000dc
 800184c:	20000130 	.word	0x20000130

08001850 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];
  
void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )  
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	4a07      	ldr	r2, [pc, #28]	; (800187c <vApplicationGetTimerTaskMemory+0x2c>)
 8001860:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	4a06      	ldr	r2, [pc, #24]	; (8001880 <vApplicationGetTimerTaskMemory+0x30>)
 8001866:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800186e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8001870:	bf00      	nop
 8001872:	3714      	adds	r7, #20
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	20000530 	.word	0x20000530
 8001880:	20000584 	.word	0x20000584

08001884 <enable_motor_task_from_isr>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void enable_motor_task_from_isr(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
	if(motor_taskHandle)
 800188a:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <enable_motor_task_from_isr+0x40>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d013      	beq.n	80018ba <enable_motor_task_from_isr+0x36>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001892:	2300      	movs	r3, #0
 8001894:	607b      	str	r3, [r7, #4]
		vTaskNotifyGiveFromISR( motor_taskHandle, &xHigherPriorityTaskWoken);
 8001896:	4b0b      	ldr	r3, [pc, #44]	; (80018c4 <enable_motor_task_from_isr+0x40>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	1d3a      	adds	r2, r7, #4
 800189c:	4611      	mov	r1, r2
 800189e:	4618      	mov	r0, r3
 80018a0:	f007 fd18 	bl	80092d4 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d007      	beq.n	80018ba <enable_motor_task_from_isr+0x36>
 80018aa:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <enable_motor_task_from_isr+0x44>)
 80018ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	f3bf 8f4f 	dsb	sy
 80018b6:	f3bf 8f6f 	isb	sy
	}
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	200156bc 	.word	0x200156bc
 80018c8:	e000ed04 	.word	0xe000ed04

080018cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ce:	b0af      	sub	sp, #188	; 0xbc
 80018d0:	af20      	add	r7, sp, #128	; 0x80
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018d2:	f002 faf5 	bl	8003ec0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018d6:	f000 f865 	bl	80019a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018da:	f000 fc67 	bl	80021ac <MX_GPIO_Init>
  MX_ADC1_Init();
 80018de:	f000 f8cb 	bl	8001a78 <MX_ADC1_Init>
  MX_CAN1_Init();
 80018e2:	f000 f96d 	bl	8001bc0 <MX_CAN1_Init>
  MX_SPI2_Init();
 80018e6:	f000 f9a1 	bl	8001c2c <MX_SPI2_Init>
  MX_TIM1_Init();
 80018ea:	f000 f9d5 	bl	8001c98 <MX_TIM1_Init>
  MX_TIM2_Init();
 80018ee:	f000 fa2b 	bl	8001d48 <MX_TIM2_Init>
  MX_TIM3_Init();
 80018f2:	f000 fab5 	bl	8001e60 <MX_TIM3_Init>
  MX_TIM13_Init();
 80018f6:	f000 fbbd 	bl	8002074 <MX_TIM13_Init>
  MX_TIM14_Init();
 80018fa:	f000 fc09 	bl	8002110 <MX_TIM14_Init>
  MX_ADC2_Init();
 80018fe:	f000 f90d 	bl	8001b1c <MX_ADC2_Init>
  MX_TIM4_Init();
 8001902:	f000 fb01 	bl	8001f08 <MX_TIM4_Init>
  MX_TIM9_Init();
 8001906:	f000 fb73 	bl	8001ff0 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  adc_interface_init(hadc1, hadc2);
 800190a:	4e20      	ldr	r6, [pc, #128]	; (800198c <main+0xc0>)
 800190c:	4a20      	ldr	r2, [pc, #128]	; (8001990 <main+0xc4>)
 800190e:	ab0e      	add	r3, sp, #56	; 0x38
 8001910:	4611      	mov	r1, r2
 8001912:	2248      	movs	r2, #72	; 0x48
 8001914:	4618      	mov	r0, r3
 8001916:	f00b fa27 	bl	800cd68 <memcpy>
 800191a:	466d      	mov	r5, sp
 800191c:	f106 0410 	add.w	r4, r6, #16
 8001920:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001922:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001924:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001926:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001928:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800192a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800192c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001930:	e885 0003 	stmia.w	r5, {r0, r1}
 8001934:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001938:	f008 fd60 	bl	800a3fc <adc_interface_init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of canbus_task */
  osThreadDef(canbus_task, start_canbus_task, osPriorityNormal, 0, 1024);
 800193c:	4b15      	ldr	r3, [pc, #84]	; (8001994 <main+0xc8>)
 800193e:	f107 041c 	add.w	r4, r7, #28
 8001942:	461d      	mov	r5, r3
 8001944:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001946:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001948:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800194c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  canbus_taskHandle = osThreadCreate(osThread(canbus_task), NULL);
 8001950:	f107 031c 	add.w	r3, r7, #28
 8001954:	2100      	movs	r1, #0
 8001956:	4618      	mov	r0, r3
 8001958:	f005 feef 	bl	800773a <osThreadCreate>
 800195c:	4602      	mov	r2, r0
 800195e:	4b0e      	ldr	r3, [pc, #56]	; (8001998 <main+0xcc>)
 8001960:	601a      	str	r2, [r3, #0]

  /* definition and creation of motor_task */
  osThreadDef(motor_task, start_motor_task, osPriorityHigh, 0, 2048);
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <main+0xd0>)
 8001964:	463c      	mov	r4, r7
 8001966:	461d      	mov	r5, r3
 8001968:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800196a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800196c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001970:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  motor_taskHandle = osThreadCreate(osThread(motor_task), NULL);
 8001974:	463b      	mov	r3, r7
 8001976:	2100      	movs	r1, #0
 8001978:	4618      	mov	r0, r3
 800197a:	f005 fede 	bl	800773a <osThreadCreate>
 800197e:	4602      	mov	r2, r0
 8001980:	4b07      	ldr	r3, [pc, #28]	; (80019a0 <main+0xd4>)
 8001982:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001984:	f005 fed2 	bl	800772c <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001988:	e7fe      	b.n	8001988 <main+0xbc>
 800198a:	bf00      	nop
 800198c:	20015704 	.word	0x20015704
 8001990:	20015674 	.word	0x20015674
 8001994:	0800dad4 	.word	0x0800dad4
 8001998:	20015700 	.word	0x20015700
 800199c:	0800dafc 	.word	0x0800dafc
 80019a0:	200156bc 	.word	0x200156bc

080019a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b094      	sub	sp, #80	; 0x50
 80019a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019aa:	f107 0320 	add.w	r3, r7, #32
 80019ae:	2230      	movs	r2, #48	; 0x30
 80019b0:	2100      	movs	r1, #0
 80019b2:	4618      	mov	r0, r3
 80019b4:	f00b f9e3 	bl	800cd7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019b8:	f107 030c 	add.w	r3, r7, #12
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019c8:	2300      	movs	r3, #0
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	4b28      	ldr	r3, [pc, #160]	; (8001a70 <SystemClock_Config+0xcc>)
 80019ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d0:	4a27      	ldr	r2, [pc, #156]	; (8001a70 <SystemClock_Config+0xcc>)
 80019d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019d6:	6413      	str	r3, [r2, #64]	; 0x40
 80019d8:	4b25      	ldr	r3, [pc, #148]	; (8001a70 <SystemClock_Config+0xcc>)
 80019da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e0:	60bb      	str	r3, [r7, #8]
 80019e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019e4:	2300      	movs	r3, #0
 80019e6:	607b      	str	r3, [r7, #4]
 80019e8:	4b22      	ldr	r3, [pc, #136]	; (8001a74 <SystemClock_Config+0xd0>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a21      	ldr	r2, [pc, #132]	; (8001a74 <SystemClock_Config+0xd0>)
 80019ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019f2:	6013      	str	r3, [r2, #0]
 80019f4:	4b1f      	ldr	r3, [pc, #124]	; (8001a74 <SystemClock_Config+0xd0>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019fc:	607b      	str	r3, [r7, #4]
 80019fe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a00:	2302      	movs	r3, #2
 8001a02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a04:	2301      	movs	r3, #1
 8001a06:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a08:	2310      	movs	r3, #16
 8001a0a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a10:	2300      	movs	r3, #0
 8001a12:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a14:	2308      	movs	r3, #8
 8001a16:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a18:	23a8      	movs	r3, #168	; 0xa8
 8001a1a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a20:	2304      	movs	r3, #4
 8001a22:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a24:	f107 0320 	add.w	r3, r7, #32
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f004 f8c1 	bl	8005bb0 <HAL_RCC_OscConfig>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a34:	f000 fc8e 	bl	8002354 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a38:	230f      	movs	r3, #15
 8001a3a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a44:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a4e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a50:	f107 030c 	add.w	r3, r7, #12
 8001a54:	2105      	movs	r1, #5
 8001a56:	4618      	mov	r0, r3
 8001a58:	f004 fb1a 	bl	8006090 <HAL_RCC_ClockConfig>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a62:	f000 fc77 	bl	8002354 <Error_Handler>
  }
}
 8001a66:	bf00      	nop
 8001a68:	3750      	adds	r7, #80	; 0x50
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40007000 	.word	0x40007000

08001a78 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a7e:	463b      	mov	r3, r7
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8001a8a:	4b21      	ldr	r3, [pc, #132]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001a8c:	4a21      	ldr	r2, [pc, #132]	; (8001b14 <MX_ADC1_Init+0x9c>)
 8001a8e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001a90:	4b1f      	ldr	r3, [pc, #124]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001a92:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001a96:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a98:	4b1d      	ldr	r3, [pc, #116]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001a9e:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001aa4:	4b1a      	ldr	r3, [pc, #104]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001aaa:	4b19      	ldr	r3, [pc, #100]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ab2:	4b17      	ldr	r3, [pc, #92]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ab8:	4b15      	ldr	r3, [pc, #84]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001aba:	4a17      	ldr	r2, [pc, #92]	; (8001b18 <MX_ADC1_Init+0xa0>)
 8001abc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001abe:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ac4:	4b12      	ldr	r3, [pc, #72]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001aca:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001ad2:	4b0f      	ldr	r3, [pc, #60]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ad8:	480d      	ldr	r0, [pc, #52]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001ada:	f002 fa33 	bl	8003f44 <HAL_ADC_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001ae4:	f000 fc36 	bl	8002354 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001ae8:	2304      	movs	r3, #4
 8001aea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001aec:	2301      	movs	r3, #1
 8001aee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001af0:	2300      	movs	r3, #0
 8001af2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001af4:	463b      	mov	r3, r7
 8001af6:	4619      	mov	r1, r3
 8001af8:	4805      	ldr	r0, [pc, #20]	; (8001b10 <MX_ADC1_Init+0x98>)
 8001afa:	f002 fd1d 	bl	8004538 <HAL_ADC_ConfigChannel>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001b04:	f000 fc26 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b08:	bf00      	nop
 8001b0a:	3710      	adds	r7, #16
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20015704 	.word	0x20015704
 8001b14:	40012000 	.word	0x40012000
 8001b18:	0f000001 	.word	0x0f000001

08001b1c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b22:	463b      	mov	r3, r7
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 8001b2e:	4b21      	ldr	r3, [pc, #132]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b30:	4a21      	ldr	r2, [pc, #132]	; (8001bb8 <MX_ADC2_Init+0x9c>)
 8001b32:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001b34:	4b1f      	ldr	r3, [pc, #124]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b36:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001b3a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001b3c:	4b1d      	ldr	r3, [pc, #116]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001b42:	4b1c      	ldr	r3, [pc, #112]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001b48:	4b1a      	ldr	r3, [pc, #104]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001b4e:	4b19      	ldr	r3, [pc, #100]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b56:	4b17      	ldr	r3, [pc, #92]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b5c:	4b15      	ldr	r3, [pc, #84]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b5e:	4a17      	ldr	r2, [pc, #92]	; (8001bbc <MX_ADC2_Init+0xa0>)
 8001b60:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b62:	4b14      	ldr	r3, [pc, #80]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001b68:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001b6e:	4b11      	ldr	r3, [pc, #68]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001b76:	4b0f      	ldr	r3, [pc, #60]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001b7c:	480d      	ldr	r0, [pc, #52]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b7e:	f002 f9e1 	bl	8003f44 <HAL_ADC_Init>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001b88:	f000 fbe4 	bl	8002354 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001b8c:	2305      	movs	r3, #5
 8001b8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b90:	2301      	movs	r3, #1
 8001b92:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b94:	2300      	movs	r3, #0
 8001b96:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001b98:	463b      	mov	r3, r7
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4805      	ldr	r0, [pc, #20]	; (8001bb4 <MX_ADC2_Init+0x98>)
 8001b9e:	f002 fccb 	bl	8004538 <HAL_ADC_ConfigChannel>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001ba8:	f000 fbd4 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001bac:	bf00      	nop
 8001bae:	3710      	adds	r7, #16
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20015674 	.word	0x20015674
 8001bb8:	40012100 	.word	0x40012100
 8001bbc:	0f000001 	.word	0x0f000001

08001bc0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001bc4:	4b17      	ldr	r3, [pc, #92]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001bc6:	4a18      	ldr	r2, [pc, #96]	; (8001c28 <MX_CAN1_Init+0x68>)
 8001bc8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8001bca:	4b16      	ldr	r3, [pc, #88]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001bcc:	2202      	movs	r2, #2
 8001bce:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001bd0:	4b14      	ldr	r3, [pc, #80]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001bd6:	4b13      	ldr	r3, [pc, #76]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001bdc:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001bde:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8001be2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_7TQ;
 8001be4:	4b0f      	ldr	r3, [pc, #60]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001be6:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 8001bea:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001bec:	4b0d      	ldr	r3, [pc, #52]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001bf2:	4b0c      	ldr	r3, [pc, #48]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001bf8:	4b0a      	ldr	r3, [pc, #40]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001bfe:	4b09      	ldr	r3, [pc, #36]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001c04:	4b07      	ldr	r3, [pc, #28]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001c0a:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001c10:	4804      	ldr	r0, [pc, #16]	; (8001c24 <MX_CAN1_Init+0x64>)
 8001c12:	f002 feb9 	bl	8004988 <HAL_CAN_Init>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001c1c:	f000 fb9a 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001c20:	bf00      	nop
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	2001584c 	.word	0x2001584c
 8001c28:	40006400 	.word	0x40006400

08001c2c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001c30:	4b17      	ldr	r3, [pc, #92]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c32:	4a18      	ldr	r2, [pc, #96]	; (8001c94 <MX_SPI2_Init+0x68>)
 8001c34:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c36:	4b16      	ldr	r3, [pc, #88]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c38:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c3c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c3e:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c4a:	4b11      	ldr	r3, [pc, #68]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c50:	4b0f      	ldr	r3, [pc, #60]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001c56:	4b0e      	ldr	r3, [pc, #56]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c58:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001c5c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c5e:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c64:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c6a:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c70:	4b07      	ldr	r3, [pc, #28]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001c76:	4b06      	ldr	r3, [pc, #24]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c78:	220a      	movs	r2, #10
 8001c7a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c7c:	4804      	ldr	r0, [pc, #16]	; (8001c90 <MX_SPI2_Init+0x64>)
 8001c7e:	f004 fbf1 	bl	8006464 <HAL_SPI_Init>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001c88:	f000 fb64 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001c8c:	bf00      	nop
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	200155dc 	.word	0x200155dc
 8001c94:	40003800 	.word	0x40003800

08001c98 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08c      	sub	sp, #48	; 0x30
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c9e:	f107 030c 	add.w	r3, r7, #12
 8001ca2:	2224      	movs	r2, #36	; 0x24
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f00b f869 	bl	800cd7e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cac:	1d3b      	adds	r3, r7, #4
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cb4:	4b22      	ldr	r3, [pc, #136]	; (8001d40 <MX_TIM1_Init+0xa8>)
 8001cb6:	4a23      	ldr	r2, [pc, #140]	; (8001d44 <MX_TIM1_Init+0xac>)
 8001cb8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001cba:	4b21      	ldr	r3, [pc, #132]	; (8001d40 <MX_TIM1_Init+0xa8>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc0:	4b1f      	ldr	r3, [pc, #124]	; (8001d40 <MX_TIM1_Init+0xa8>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001cc6:	4b1e      	ldr	r3, [pc, #120]	; (8001d40 <MX_TIM1_Init+0xa8>)
 8001cc8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ccc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cce:	4b1c      	ldr	r3, [pc, #112]	; (8001d40 <MX_TIM1_Init+0xa8>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cd4:	4b1a      	ldr	r3, [pc, #104]	; (8001d40 <MX_TIM1_Init+0xa8>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cda:	4b19      	ldr	r3, [pc, #100]	; (8001d40 <MX_TIM1_Init+0xa8>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001d04:	f107 030c 	add.w	r3, r7, #12
 8001d08:	4619      	mov	r1, r3
 8001d0a:	480d      	ldr	r0, [pc, #52]	; (8001d40 <MX_TIM1_Init+0xa8>)
 8001d0c:	f004 fddb 	bl	80068c6 <HAL_TIM_Encoder_Init>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001d16:	f000 fb1d 	bl	8002354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001d1e:	2380      	movs	r3, #128	; 0x80
 8001d20:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d22:	1d3b      	adds	r3, r7, #4
 8001d24:	4619      	mov	r1, r3
 8001d26:	4806      	ldr	r0, [pc, #24]	; (8001d40 <MX_TIM1_Init+0xa8>)
 8001d28:	f005 fc58 	bl	80075dc <HAL_TIMEx_MasterConfigSynchronization>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001d32:	f000 fb0f 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001d36:	bf00      	nop
 8001d38:	3730      	adds	r7, #48	; 0x30
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	2001578c 	.word	0x2001578c
 8001d44:	40010000 	.word	0x40010000

08001d48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08e      	sub	sp, #56	; 0x38
 8001d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d5c:	f107 0320 	add.w	r3, r7, #32
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d66:	1d3b      	adds	r3, r7, #4
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
 8001d74:	615a      	str	r2, [r3, #20]
 8001d76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d78:	4b38      	ldr	r3, [pc, #224]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001d7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d80:	4b36      	ldr	r3, [pc, #216]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d86:	4b35      	ldr	r3, [pc, #212]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8001d8c:	4b33      	ldr	r3, [pc, #204]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001d8e:	f242 7210 	movw	r2, #10000	; 0x2710
 8001d92:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d94:	4b31      	ldr	r3, [pc, #196]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d9a:	4b30      	ldr	r3, [pc, #192]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001da0:	482e      	ldr	r0, [pc, #184]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001da2:	f004 fce1 	bl	8006768 <HAL_TIM_Base_Init>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001dac:	f000 fad2 	bl	8002354 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001db0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001db4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001db6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4827      	ldr	r0, [pc, #156]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001dbe:	f005 f843 	bl	8006e48 <HAL_TIM_ConfigClockSource>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001dc8:	f000 fac4 	bl	8002354 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001dcc:	4823      	ldr	r0, [pc, #140]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001dce:	f004 fd45 	bl	800685c <HAL_TIM_PWM_Init>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001dd8:	f000 fabc 	bl	8002354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de0:	2300      	movs	r3, #0
 8001de2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001de4:	f107 0320 	add.w	r3, r7, #32
 8001de8:	4619      	mov	r1, r3
 8001dea:	481c      	ldr	r0, [pc, #112]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001dec:	f005 fbf6 	bl	80075dc <HAL_TIMEx_MasterConfigSynchronization>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001df6:	f000 faad 	bl	8002354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dfa:	2360      	movs	r3, #96	; 0x60
 8001dfc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e0a:	1d3b      	adds	r3, r7, #4
 8001e0c:	2204      	movs	r2, #4
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4812      	ldr	r0, [pc, #72]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001e12:	f004 ff53 	bl	8006cbc <HAL_TIM_PWM_ConfigChannel>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001e1c:	f000 fa9a 	bl	8002354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e20:	1d3b      	adds	r3, r7, #4
 8001e22:	2208      	movs	r2, #8
 8001e24:	4619      	mov	r1, r3
 8001e26:	480d      	ldr	r0, [pc, #52]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001e28:	f004 ff48 	bl	8006cbc <HAL_TIM_PWM_ConfigChannel>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001e32:	f000 fa8f 	bl	8002354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e36:	1d3b      	adds	r3, r7, #4
 8001e38:	220c      	movs	r2, #12
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4807      	ldr	r0, [pc, #28]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001e3e:	f004 ff3d 	bl	8006cbc <HAL_TIM_PWM_ConfigChannel>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8001e48:	f000 fa84 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e4c:	4803      	ldr	r0, [pc, #12]	; (8001e5c <MX_TIM2_Init+0x114>)
 8001e4e:	f001 fe9f 	bl	8003b90 <HAL_TIM_MspPostInit>

}
 8001e52:	bf00      	nop
 8001e54:	3738      	adds	r7, #56	; 0x38
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	2001580c 	.word	0x2001580c

08001e60 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b08c      	sub	sp, #48	; 0x30
 8001e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e66:	f107 030c 	add.w	r3, r7, #12
 8001e6a:	2224      	movs	r2, #36	; 0x24
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f00a ff85 	bl	800cd7e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e74:	1d3b      	adds	r3, r7, #4
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e7c:	4b20      	ldr	r3, [pc, #128]	; (8001f00 <MX_TIM3_Init+0xa0>)
 8001e7e:	4a21      	ldr	r2, [pc, #132]	; (8001f04 <MX_TIM3_Init+0xa4>)
 8001e80:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001e82:	4b1f      	ldr	r3, [pc, #124]	; (8001f00 <MX_TIM3_Init+0xa0>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e88:	4b1d      	ldr	r3, [pc, #116]	; (8001f00 <MX_TIM3_Init+0xa0>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001e8e:	4b1c      	ldr	r3, [pc, #112]	; (8001f00 <MX_TIM3_Init+0xa0>)
 8001e90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e94:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e96:	4b1a      	ldr	r3, [pc, #104]	; (8001f00 <MX_TIM3_Init+0xa0>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e9c:	4b18      	ldr	r3, [pc, #96]	; (8001f00 <MX_TIM3_Init+0xa0>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001ec6:	f107 030c 	add.w	r3, r7, #12
 8001eca:	4619      	mov	r1, r3
 8001ecc:	480c      	ldr	r0, [pc, #48]	; (8001f00 <MX_TIM3_Init+0xa0>)
 8001ece:	f004 fcfa 	bl	80068c6 <HAL_TIM_Encoder_Init>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001ed8:	f000 fa3c 	bl	8002354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001edc:	2300      	movs	r3, #0
 8001ede:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ee4:	1d3b      	adds	r3, r7, #4
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4805      	ldr	r0, [pc, #20]	; (8001f00 <MX_TIM3_Init+0xa0>)
 8001eea:	f005 fb77 	bl	80075dc <HAL_TIMEx_MasterConfigSynchronization>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001ef4:	f000 fa2e 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ef8:	bf00      	nop
 8001efa:	3730      	adds	r7, #48	; 0x30
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	200156c0 	.word	0x200156c0
 8001f04:	40000400 	.word	0x40000400

08001f08 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08e      	sub	sp, #56	; 0x38
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	605a      	str	r2, [r3, #4]
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f1c:	f107 0320 	add.w	r3, r7, #32
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f26:	1d3b      	adds	r3, r7, #4
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]
 8001f32:	611a      	str	r2, [r3, #16]
 8001f34:	615a      	str	r2, [r3, #20]
 8001f36:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f38:	4b2b      	ldr	r3, [pc, #172]	; (8001fe8 <MX_TIM4_Init+0xe0>)
 8001f3a:	4a2c      	ldr	r2, [pc, #176]	; (8001fec <MX_TIM4_Init+0xe4>)
 8001f3c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 42-1;
 8001f3e:	4b2a      	ldr	r3, [pc, #168]	; (8001fe8 <MX_TIM4_Init+0xe0>)
 8001f40:	2229      	movs	r2, #41	; 0x29
 8001f42:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f44:	4b28      	ldr	r3, [pc, #160]	; (8001fe8 <MX_TIM4_Init+0xe0>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 500;
 8001f4a:	4b27      	ldr	r3, [pc, #156]	; (8001fe8 <MX_TIM4_Init+0xe0>)
 8001f4c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f50:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f52:	4b25      	ldr	r3, [pc, #148]	; (8001fe8 <MX_TIM4_Init+0xe0>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f58:	4b23      	ldr	r3, [pc, #140]	; (8001fe8 <MX_TIM4_Init+0xe0>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f5e:	4822      	ldr	r0, [pc, #136]	; (8001fe8 <MX_TIM4_Init+0xe0>)
 8001f60:	f004 fc02 	bl	8006768 <HAL_TIM_Base_Init>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001f6a:	f000 f9f3 	bl	8002354 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f72:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f78:	4619      	mov	r1, r3
 8001f7a:	481b      	ldr	r0, [pc, #108]	; (8001fe8 <MX_TIM4_Init+0xe0>)
 8001f7c:	f004 ff64 	bl	8006e48 <HAL_TIM_ConfigClockSource>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001f86:	f000 f9e5 	bl	8002354 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001f8a:	4817      	ldr	r0, [pc, #92]	; (8001fe8 <MX_TIM4_Init+0xe0>)
 8001f8c:	f004 fc3b 	bl	8006806 <HAL_TIM_OC_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001f96:	f000 f9dd 	bl	8002354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001fa2:	f107 0320 	add.w	r3, r7, #32
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	480f      	ldr	r0, [pc, #60]	; (8001fe8 <MX_TIM4_Init+0xe0>)
 8001faa:	f005 fb17 	bl	80075dc <HAL_TIMEx_MasterConfigSynchronization>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001fb4:	f000 f9ce 	bl	8002354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fc8:	1d3b      	adds	r3, r7, #4
 8001fca:	2200      	movs	r2, #0
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4806      	ldr	r0, [pc, #24]	; (8001fe8 <MX_TIM4_Init+0xe0>)
 8001fd0:	f004 fe14 	bl	8006bfc <HAL_TIM_OC_ConfigChannel>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001fda:	f000 f9bb 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001fde:	bf00      	nop
 8001fe0:	3738      	adds	r7, #56	; 0x38
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20015634 	.word	0x20015634
 8001fec:	40000800 	.word	0x40000800

08001ff0 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ff6:	1d3b      	adds	r3, r7, #4
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
 8002000:	60da      	str	r2, [r3, #12]
 8002002:	611a      	str	r2, [r3, #16]
 8002004:	615a      	str	r2, [r3, #20]
 8002006:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002008:	4b18      	ldr	r3, [pc, #96]	; (800206c <MX_TIM9_Init+0x7c>)
 800200a:	4a19      	ldr	r2, [pc, #100]	; (8002070 <MX_TIM9_Init+0x80>)
 800200c:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 800200e:	4b17      	ldr	r3, [pc, #92]	; (800206c <MX_TIM9_Init+0x7c>)
 8002010:	22a7      	movs	r2, #167	; 0xa7
 8002012:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002014:	4b15      	ldr	r3, [pc, #84]	; (800206c <MX_TIM9_Init+0x7c>)
 8002016:	2200      	movs	r2, #0
 8002018:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 50;
 800201a:	4b14      	ldr	r3, [pc, #80]	; (800206c <MX_TIM9_Init+0x7c>)
 800201c:	2232      	movs	r2, #50	; 0x32
 800201e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002020:	4b12      	ldr	r3, [pc, #72]	; (800206c <MX_TIM9_Init+0x7c>)
 8002022:	2200      	movs	r2, #0
 8002024:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002026:	4b11      	ldr	r3, [pc, #68]	; (800206c <MX_TIM9_Init+0x7c>)
 8002028:	2200      	movs	r2, #0
 800202a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 800202c:	480f      	ldr	r0, [pc, #60]	; (800206c <MX_TIM9_Init+0x7c>)
 800202e:	f004 fbea 	bl	8006806 <HAL_TIM_OC_Init>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_TIM9_Init+0x4c>
  {
    Error_Handler();
 8002038:	f000 f98c 	bl	8002354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800203c:	2300      	movs	r3, #0
 800203e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002040:	2300      	movs	r3, #0
 8002042:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002044:	2300      	movs	r3, #0
 8002046:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800204c:	1d3b      	adds	r3, r7, #4
 800204e:	2200      	movs	r2, #0
 8002050:	4619      	mov	r1, r3
 8002052:	4806      	ldr	r0, [pc, #24]	; (800206c <MX_TIM9_Init+0x7c>)
 8002054:	f004 fdd2 	bl	8006bfc <HAL_TIM_OC_ConfigChannel>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM9_Init+0x72>
  {
    Error_Handler();
 800205e:	f000 f979 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002062:	bf00      	nop
 8002064:	3720      	adds	r7, #32
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	200157cc 	.word	0x200157cc
 8002070:	40014000 	.word	0x40014000

08002074 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b088      	sub	sp, #32
 8002078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800207a:	1d3b      	adds	r3, r7, #4
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	60da      	str	r2, [r3, #12]
 8002086:	611a      	str	r2, [r3, #16]
 8002088:	615a      	str	r2, [r3, #20]
 800208a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800208c:	4b1e      	ldr	r3, [pc, #120]	; (8002108 <MX_TIM13_Init+0x94>)
 800208e:	4a1f      	ldr	r2, [pc, #124]	; (800210c <MX_TIM13_Init+0x98>)
 8002090:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8002092:	4b1d      	ldr	r3, [pc, #116]	; (8002108 <MX_TIM13_Init+0x94>)
 8002094:	2200      	movs	r2, #0
 8002096:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002098:	4b1b      	ldr	r3, [pc, #108]	; (8002108 <MX_TIM13_Init+0x94>)
 800209a:	2200      	movs	r2, #0
 800209c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 10000;
 800209e:	4b1a      	ldr	r3, [pc, #104]	; (8002108 <MX_TIM13_Init+0x94>)
 80020a0:	f242 7210 	movw	r2, #10000	; 0x2710
 80020a4:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020a6:	4b18      	ldr	r3, [pc, #96]	; (8002108 <MX_TIM13_Init+0x94>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ac:	4b16      	ldr	r3, [pc, #88]	; (8002108 <MX_TIM13_Init+0x94>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80020b2:	4815      	ldr	r0, [pc, #84]	; (8002108 <MX_TIM13_Init+0x94>)
 80020b4:	f004 fb58 	bl	8006768 <HAL_TIM_Base_Init>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80020be:	f000 f949 	bl	8002354 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80020c2:	4811      	ldr	r0, [pc, #68]	; (8002108 <MX_TIM13_Init+0x94>)
 80020c4:	f004 fbca 	bl	800685c <HAL_TIM_PWM_Init>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80020ce:	f000 f941 	bl	8002354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020d2:	2360      	movs	r3, #96	; 0x60
 80020d4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020d6:	2300      	movs	r3, #0
 80020d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020da:	2300      	movs	r3, #0
 80020dc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020de:	2300      	movs	r3, #0
 80020e0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020e2:	1d3b      	adds	r3, r7, #4
 80020e4:	2200      	movs	r2, #0
 80020e6:	4619      	mov	r1, r3
 80020e8:	4807      	ldr	r0, [pc, #28]	; (8002108 <MX_TIM13_Init+0x94>)
 80020ea:	f004 fde7 	bl	8006cbc <HAL_TIM_PWM_ConfigChannel>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80020f4:	f000 f92e 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80020f8:	4803      	ldr	r0, [pc, #12]	; (8002108 <MX_TIM13_Init+0x94>)
 80020fa:	f001 fd49 	bl	8003b90 <HAL_TIM_MspPostInit>

}
 80020fe:	bf00      	nop
 8002100:	3720      	adds	r7, #32
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	2001574c 	.word	0x2001574c
 800210c:	40001c00 	.word	0x40001c00

08002110 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b088      	sub	sp, #32
 8002114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002116:	1d3b      	adds	r3, r7, #4
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
 8002124:	615a      	str	r2, [r3, #20]
 8002126:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002128:	4b1e      	ldr	r3, [pc, #120]	; (80021a4 <MX_TIM14_Init+0x94>)
 800212a:	4a1f      	ldr	r2, [pc, #124]	; (80021a8 <MX_TIM14_Init+0x98>)
 800212c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 800212e:	4b1d      	ldr	r3, [pc, #116]	; (80021a4 <MX_TIM14_Init+0x94>)
 8002130:	2200      	movs	r2, #0
 8002132:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002134:	4b1b      	ldr	r3, [pc, #108]	; (80021a4 <MX_TIM14_Init+0x94>)
 8002136:	2200      	movs	r2, #0
 8002138:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000;
 800213a:	4b1a      	ldr	r3, [pc, #104]	; (80021a4 <MX_TIM14_Init+0x94>)
 800213c:	f242 7210 	movw	r2, #10000	; 0x2710
 8002140:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002142:	4b18      	ldr	r3, [pc, #96]	; (80021a4 <MX_TIM14_Init+0x94>)
 8002144:	2200      	movs	r2, #0
 8002146:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002148:	4b16      	ldr	r3, [pc, #88]	; (80021a4 <MX_TIM14_Init+0x94>)
 800214a:	2200      	movs	r2, #0
 800214c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800214e:	4815      	ldr	r0, [pc, #84]	; (80021a4 <MX_TIM14_Init+0x94>)
 8002150:	f004 fb0a 	bl	8006768 <HAL_TIM_Base_Init>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 800215a:	f000 f8fb 	bl	8002354 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800215e:	4811      	ldr	r0, [pc, #68]	; (80021a4 <MX_TIM14_Init+0x94>)
 8002160:	f004 fb7c 	bl	800685c <HAL_TIM_PWM_Init>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 800216a:	f000 f8f3 	bl	8002354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800216e:	2360      	movs	r3, #96	; 0x60
 8002170:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002172:	2300      	movs	r3, #0
 8002174:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800217e:	1d3b      	adds	r3, r7, #4
 8002180:	2200      	movs	r2, #0
 8002182:	4619      	mov	r1, r3
 8002184:	4807      	ldr	r0, [pc, #28]	; (80021a4 <MX_TIM14_Init+0x94>)
 8002186:	f004 fd99 	bl	8006cbc <HAL_TIM_PWM_ConfigChannel>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8002190:	f000 f8e0 	bl	8002354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8002194:	4803      	ldr	r0, [pc, #12]	; (80021a4 <MX_TIM14_Init+0x94>)
 8002196:	f001 fcfb 	bl	8003b90 <HAL_TIM_MspPostInit>

}
 800219a:	bf00      	nop
 800219c:	3720      	adds	r7, #32
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	20015874 	.word	0x20015874
 80021a8:	40002000 	.word	0x40002000

080021ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b08a      	sub	sp, #40	; 0x28
 80021b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b2:	f107 0314 	add.w	r3, r7, #20
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	605a      	str	r2, [r3, #4]
 80021bc:	609a      	str	r2, [r3, #8]
 80021be:	60da      	str	r2, [r3, #12]
 80021c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	613b      	str	r3, [r7, #16]
 80021c6:	4b3d      	ldr	r3, [pc, #244]	; (80022bc <MX_GPIO_Init+0x110>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	4a3c      	ldr	r2, [pc, #240]	; (80022bc <MX_GPIO_Init+0x110>)
 80021cc:	f043 0301 	orr.w	r3, r3, #1
 80021d0:	6313      	str	r3, [r2, #48]	; 0x30
 80021d2:	4b3a      	ldr	r3, [pc, #232]	; (80022bc <MX_GPIO_Init+0x110>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	613b      	str	r3, [r7, #16]
 80021dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	60fb      	str	r3, [r7, #12]
 80021e2:	4b36      	ldr	r3, [pc, #216]	; (80022bc <MX_GPIO_Init+0x110>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	4a35      	ldr	r2, [pc, #212]	; (80022bc <MX_GPIO_Init+0x110>)
 80021e8:	f043 0310 	orr.w	r3, r3, #16
 80021ec:	6313      	str	r3, [r2, #48]	; 0x30
 80021ee:	4b33      	ldr	r3, [pc, #204]	; (80022bc <MX_GPIO_Init+0x110>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	f003 0310 	and.w	r3, r3, #16
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	60bb      	str	r3, [r7, #8]
 80021fe:	4b2f      	ldr	r3, [pc, #188]	; (80022bc <MX_GPIO_Init+0x110>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002202:	4a2e      	ldr	r2, [pc, #184]	; (80022bc <MX_GPIO_Init+0x110>)
 8002204:	f043 0302 	orr.w	r3, r3, #2
 8002208:	6313      	str	r3, [r2, #48]	; 0x30
 800220a:	4b2c      	ldr	r3, [pc, #176]	; (80022bc <MX_GPIO_Init+0x110>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	60bb      	str	r3, [r7, #8]
 8002214:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	607b      	str	r3, [r7, #4]
 800221a:	4b28      	ldr	r3, [pc, #160]	; (80022bc <MX_GPIO_Init+0x110>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221e:	4a27      	ldr	r2, [pc, #156]	; (80022bc <MX_GPIO_Init+0x110>)
 8002220:	f043 0304 	orr.w	r3, r3, #4
 8002224:	6313      	str	r3, [r2, #48]	; 0x30
 8002226:	4b25      	ldr	r3, [pc, #148]	; (80022bc <MX_GPIO_Init+0x110>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	f003 0304 	and.w	r3, r3, #4
 800222e:	607b      	str	r3, [r7, #4]
 8002230:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	603b      	str	r3, [r7, #0]
 8002236:	4b21      	ldr	r3, [pc, #132]	; (80022bc <MX_GPIO_Init+0x110>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	4a20      	ldr	r2, [pc, #128]	; (80022bc <MX_GPIO_Init+0x110>)
 800223c:	f043 0308 	orr.w	r3, r3, #8
 8002240:	6313      	str	r3, [r2, #48]	; 0x30
 8002242:	4b1e      	ldr	r3, [pc, #120]	; (80022bc <MX_GPIO_Init+0x110>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	603b      	str	r3, [r7, #0]
 800224c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800224e:	2200      	movs	r2, #0
 8002250:	2101      	movs	r1, #1
 8002252:	481b      	ldr	r0, [pc, #108]	; (80022c0 <MX_GPIO_Init+0x114>)
 8002254:	f003 fc92 	bl	8005b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_RS_GPIO_Port, CAN_RS_Pin, GPIO_PIN_RESET);
 8002258:	2200      	movs	r2, #0
 800225a:	2104      	movs	r1, #4
 800225c:	4819      	ldr	r0, [pc, #100]	; (80022c4 <MX_GPIO_Init+0x118>)
 800225e:	f003 fc8d 	bl	8005b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8002262:	2301      	movs	r3, #1
 8002264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002266:	2301      	movs	r3, #1
 8002268:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226a:	2300      	movs	r3, #0
 800226c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800226e:	2302      	movs	r3, #2
 8002270:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8002272:	f107 0314 	add.w	r3, r7, #20
 8002276:	4619      	mov	r1, r3
 8002278:	4811      	ldr	r0, [pc, #68]	; (80022c0 <MX_GPIO_Init+0x114>)
 800227a:	f003 fae5 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pin : FL1_Pin */
  GPIO_InitStruct.Pin = FL1_Pin;
 800227e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002282:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002284:	2300      	movs	r3, #0
 8002286:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002288:	2301      	movs	r3, #1
 800228a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(FL1_GPIO_Port, &GPIO_InitStruct);
 800228c:	f107 0314 	add.w	r3, r7, #20
 8002290:	4619      	mov	r1, r3
 8002292:	480d      	ldr	r0, [pc, #52]	; (80022c8 <MX_GPIO_Init+0x11c>)
 8002294:	f003 fad8 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_RS_Pin */
  GPIO_InitStruct.Pin = CAN_RS_Pin;
 8002298:	2304      	movs	r3, #4
 800229a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800229c:	2301      	movs	r3, #1
 800229e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a4:	2300      	movs	r3, #0
 80022a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_RS_GPIO_Port, &GPIO_InitStruct);
 80022a8:	f107 0314 	add.w	r3, r7, #20
 80022ac:	4619      	mov	r1, r3
 80022ae:	4805      	ldr	r0, [pc, #20]	; (80022c4 <MX_GPIO_Init+0x118>)
 80022b0:	f003 faca 	bl	8005848 <HAL_GPIO_Init>

}
 80022b4:	bf00      	nop
 80022b6:	3728      	adds	r7, #40	; 0x28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40023800 	.word	0x40023800
 80022c0:	40020000 	.word	0x40020000
 80022c4:	40020c00 	.word	0x40020c00
 80022c8:	40021000 	.word	0x40021000

080022cc <start_canbus_task>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_start_canbus_task */
void start_canbus_task(void const * argument)
{
 80022cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ce:	b089      	sub	sp, #36	; 0x24
 80022d0:	af06      	add	r7, sp, #24
 80022d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  canbus_task_init(hcan1);
 80022d4:	4e08      	ldr	r6, [pc, #32]	; (80022f8 <start_canbus_task+0x2c>)
 80022d6:	466d      	mov	r5, sp
 80022d8:	f106 0410 	add.w	r4, r6, #16
 80022dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80022e8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80022ec:	f7fe fdf0 	bl	8000ed0 <canbus_task_init>
  for(;;)
  {
	  canbus_task();
 80022f0:	f7fe fe5a 	bl	8000fa8 <canbus_task>
 80022f4:	e7fc      	b.n	80022f0 <start_canbus_task+0x24>
 80022f6:	bf00      	nop
 80022f8:	2001584c 	.word	0x2001584c

080022fc <start_motor_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_motor_task */
void start_motor_task(void const * argument)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_motor_task */
  motor_task_init();
 8002304:	f000 fcd0 	bl	8002ca8 <motor_task_init>
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8002308:	2201      	movs	r2, #1
 800230a:	2101      	movs	r1, #1
 800230c:	4807      	ldr	r0, [pc, #28]	; (800232c <start_motor_task+0x30>)
 800230e:	f003 fc35 	bl	8005b7c <HAL_GPIO_WritePin>
	  motor_task();
 8002312:	f000 fecf 	bl	80030b4 <motor_task>
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8002316:	2200      	movs	r2, #0
 8002318:	2101      	movs	r1, #1
 800231a:	4804      	ldr	r0, [pc, #16]	; (800232c <start_motor_task+0x30>)
 800231c:	f003 fc2e 	bl	8005b7c <HAL_GPIO_WritePin>
	  ulTaskNotifyTake( pdTRUE, portMAX_DELAY);
 8002320:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002324:	2001      	movs	r0, #1
 8002326:	f006 ff8d 	bl	8009244 <ulTaskNotifyTake>
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800232a:	e7ed      	b.n	8002308 <start_motor_task+0xc>
 800232c:	40020000 	.word	0x40020000

08002330 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM8) {
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a04      	ldr	r2, [pc, #16]	; (8002350 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d101      	bne.n	8002346 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002342:	f001 fddf 	bl	8003f04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002346:	bf00      	nop
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40010400 	.word	0x40010400

08002354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
	...

08002364 <drive_motor>:

 static impedance_control_params_t ic_params; // TODO different per motor?
 static leg_ik_t leg;

 static drive_motor(uint8_t index, float cmd)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	4603      	mov	r3, r0
 800236c:	ed87 0a00 	vstr	s0, [r7]
 8002370:	71fb      	strb	r3, [r7, #7]
	 motors[index].duty = (cmd / PWM_PERIOD);
 8002372:	79fa      	ldrb	r2, [r7, #7]
 8002374:	ed97 7a00 	vldr	s14, [r7]
 8002378:	eddf 6a67 	vldr	s13, [pc, #412]	; 8002518 <drive_motor+0x1b4>
 800237c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002380:	4966      	ldr	r1, [pc, #408]	; (800251c <drive_motor+0x1b8>)
 8002382:	4613      	mov	r3, r2
 8002384:	005b      	lsls	r3, r3, #1
 8002386:	4413      	add	r3, r2
 8002388:	011b      	lsls	r3, r3, #4
 800238a:	440b      	add	r3, r1
 800238c:	330c      	adds	r3, #12
 800238e:	edc3 7a00 	vstr	s15, [r3]
	 if(index == 0)
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d15e      	bne.n	8002456 <drive_motor+0xf2>
	 {
		 // IN1 and IN2, TIM2_CH3/4
	 	 if(cmd > 0)
 8002398:	edd7 7a00 	vldr	s15, [r7]
 800239c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a4:	dd29      	ble.n	80023fa <drive_motor+0x96>
	 	 {
	 		if(motors[index].reverse_direction)
 80023a6:	79fa      	ldrb	r2, [r7, #7]
 80023a8:	495c      	ldr	r1, [pc, #368]	; (800251c <drive_motor+0x1b8>)
 80023aa:	4613      	mov	r3, r2
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	4413      	add	r3, r2
 80023b0:	011b      	lsls	r3, r3, #4
 80023b2:	440b      	add	r3, r1
 80023b4:	332c      	adds	r3, #44	; 0x2c
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00e      	beq.n	80023dc <drive_motor+0x78>
	 		{
	 			TIM2->CCR4 = 0;
 80023be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80023c2:	2200      	movs	r2, #0
 80023c4:	641a      	str	r2, [r3, #64]	; 0x40
	 			TIM2->CCR3 = (uint16_t) cmd;
 80023c6:	edd7 7a00 	vldr	s15, [r7]
 80023ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023ce:	ee17 3a90 	vmov	r3, s15
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80023d8:	63da      	str	r2, [r3, #60]	; 0x3c
 80023da:	e095      	b.n	8002508 <drive_motor+0x1a4>
	 		}
	 		else
	 		{
	 			TIM2->CCR4 = (uint16_t) cmd;
 80023dc:	edd7 7a00 	vldr	s15, [r7]
 80023e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023e4:	ee17 3a90 	vmov	r3, s15
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80023ee:	641a      	str	r2, [r3, #64]	; 0x40
	 			TIM2->CCR3 = 0;
 80023f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80023f4:	2200      	movs	r2, #0
 80023f6:	63da      	str	r2, [r3, #60]	; 0x3c
 80023f8:	e086      	b.n	8002508 <drive_motor+0x1a4>
	 		}
	 	 }
	 	 else
	 	 {
	 		 if(motors[index].reverse_direction)
 80023fa:	79fa      	ldrb	r2, [r7, #7]
 80023fc:	4947      	ldr	r1, [pc, #284]	; (800251c <drive_motor+0x1b8>)
 80023fe:	4613      	mov	r3, r2
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	4413      	add	r3, r2
 8002404:	011b      	lsls	r3, r3, #4
 8002406:	440b      	add	r3, r1
 8002408:	332c      	adds	r3, #44	; 0x2c
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d010      	beq.n	8002434 <drive_motor+0xd0>
	 		 {
	 		 	TIM2->CCR3 = 0;
 8002412:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002416:	2200      	movs	r2, #0
 8002418:	63da      	str	r2, [r3, #60]	; 0x3c
	 		 	TIM2->CCR4 = (uint16_t) -cmd;
 800241a:	edd7 7a00 	vldr	s15, [r7]
 800241e:	eef1 7a67 	vneg.f32	s15, s15
 8002422:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002426:	ee17 3a90 	vmov	r3, s15
 800242a:	b29a      	uxth	r2, r3
 800242c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002430:	641a      	str	r2, [r3, #64]	; 0x40
 8002432:	e069      	b.n	8002508 <drive_motor+0x1a4>
	 		 }
	 		 else
	 		 {
	 		 	TIM2->CCR3 = (uint16_t) -cmd;
 8002434:	edd7 7a00 	vldr	s15, [r7]
 8002438:	eef1 7a67 	vneg.f32	s15, s15
 800243c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002440:	ee17 3a90 	vmov	r3, s15
 8002444:	b29a      	uxth	r2, r3
 8002446:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800244a:	63da      	str	r2, [r3, #60]	; 0x3c
	 		 	TIM2->CCR4 = 0;
 800244c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002450:	2200      	movs	r2, #0
 8002452:	641a      	str	r2, [r3, #64]	; 0x40
 8002454:	e058      	b.n	8002508 <drive_motor+0x1a4>
	 		 }
	 	 }
	  }
	 else if(index == 1)
 8002456:	79fb      	ldrb	r3, [r7, #7]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d155      	bne.n	8002508 <drive_motor+0x1a4>
	 {
		 // IN3 - TIM13_CH1
		 // IN4 - TIM14_CH1
		 if(cmd > 0)
 800245c:	edd7 7a00 	vldr	s15, [r7]
 8002460:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002468:	dd25      	ble.n	80024b6 <drive_motor+0x152>
		 {
			 if(motors[index].reverse_direction)
 800246a:	79fa      	ldrb	r2, [r7, #7]
 800246c:	492b      	ldr	r1, [pc, #172]	; (800251c <drive_motor+0x1b8>)
 800246e:	4613      	mov	r3, r2
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	4413      	add	r3, r2
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	440b      	add	r3, r1
 8002478:	332c      	adds	r3, #44	; 0x2c
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00c      	beq.n	800249c <drive_motor+0x138>
		 	{
		 		TIM14->CCR1 = 0;
 8002482:	4b27      	ldr	r3, [pc, #156]	; (8002520 <drive_motor+0x1bc>)
 8002484:	2200      	movs	r2, #0
 8002486:	635a      	str	r2, [r3, #52]	; 0x34
		 		TIM13->CCR1 = (uint16_t) cmd;
 8002488:	edd7 7a00 	vldr	s15, [r7]
 800248c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002490:	ee17 3a90 	vmov	r3, s15
 8002494:	b29a      	uxth	r2, r3
 8002496:	4b23      	ldr	r3, [pc, #140]	; (8002524 <drive_motor+0x1c0>)
 8002498:	635a      	str	r2, [r3, #52]	; 0x34
 800249a:	e035      	b.n	8002508 <drive_motor+0x1a4>
		 	}
		 	else
		 	{
		 		TIM14->CCR1 = (uint16_t) cmd;
 800249c:	edd7 7a00 	vldr	s15, [r7]
 80024a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024a4:	ee17 3a90 	vmov	r3, s15
 80024a8:	b29a      	uxth	r2, r3
 80024aa:	4b1d      	ldr	r3, [pc, #116]	; (8002520 <drive_motor+0x1bc>)
 80024ac:	635a      	str	r2, [r3, #52]	; 0x34
		 		TIM13->CCR1 = 0;
 80024ae:	4b1d      	ldr	r3, [pc, #116]	; (8002524 <drive_motor+0x1c0>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	635a      	str	r2, [r3, #52]	; 0x34
 80024b4:	e028      	b.n	8002508 <drive_motor+0x1a4>
		 	}
		 }
		 else
		 {
		 	 if(motors[index].reverse_direction)
 80024b6:	79fa      	ldrb	r2, [r7, #7]
 80024b8:	4918      	ldr	r1, [pc, #96]	; (800251c <drive_motor+0x1b8>)
 80024ba:	4613      	mov	r3, r2
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	4413      	add	r3, r2
 80024c0:	011b      	lsls	r3, r3, #4
 80024c2:	440b      	add	r3, r1
 80024c4:	332c      	adds	r3, #44	; 0x2c
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00e      	beq.n	80024ec <drive_motor+0x188>
		 	 {
		 	 	TIM13->CCR1 = 0;
 80024ce:	4b15      	ldr	r3, [pc, #84]	; (8002524 <drive_motor+0x1c0>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	635a      	str	r2, [r3, #52]	; 0x34
		 	 	TIM14->CCR1 = (uint16_t) -cmd;
 80024d4:	edd7 7a00 	vldr	s15, [r7]
 80024d8:	eef1 7a67 	vneg.f32	s15, s15
 80024dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024e0:	ee17 3a90 	vmov	r3, s15
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	4b0e      	ldr	r3, [pc, #56]	; (8002520 <drive_motor+0x1bc>)
 80024e8:	635a      	str	r2, [r3, #52]	; 0x34
 80024ea:	e00d      	b.n	8002508 <drive_motor+0x1a4>
		 	 }
		 	 else
		 	 {
		 	 	TIM13->CCR1 = (uint16_t) -cmd;
 80024ec:	edd7 7a00 	vldr	s15, [r7]
 80024f0:	eef1 7a67 	vneg.f32	s15, s15
 80024f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024f8:	ee17 3a90 	vmov	r3, s15
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	4b09      	ldr	r3, [pc, #36]	; (8002524 <drive_motor+0x1c0>)
 8002500:	635a      	str	r2, [r3, #52]	; 0x34
		 	 	TIM14->CCR1 = 0;
 8002502:	4b07      	ldr	r3, [pc, #28]	; (8002520 <drive_motor+0x1bc>)
 8002504:	2200      	movs	r2, #0
 8002506:	635a      	str	r2, [r3, #52]	; 0x34
		 	 }
		 }
	 }
}
 8002508:	bf00      	nop
 800250a:	4618      	mov	r0, r3
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	461c4000 	.word	0x461c4000
 800251c:	20000d8c 	.word	0x20000d8c
 8002520:	40002000 	.word	0x40002000
 8002524:	40001c00 	.word	0x40001c00

08002528 <vMotorTelemetryTimerCallback>:

 static void vMotorTelemetryTimerCallback( TimerHandle_t xTimer )
  {
 8002528:	b580      	push	{r7, lr}
 800252a:	b08c      	sub	sp, #48	; 0x30
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 	 canbus_frame_t frame;
 	 can_message_id_t id_helper;

 	 id_helper.can_msg_type = CAN_MSG_TYPE_INFO;
 8002530:	2301      	movs	r3, #1
 8002532:	613b      	str	r3, [r7, #16]
 	 id_helper.can_class = CAN_MSG_CLASS_INFO_TELEMETRY;
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]
 	 id_helper.can_device = get_device_index();
 8002538:	f7ff f924 	bl	8001784 <get_device_index>
 800253c:	4603      	mov	r3, r0
 800253e:	61fb      	str	r3, [r7, #28]


 	id_helper.can_index = CAN_MSG_INDEX_INFO_POSITION;
 8002540:	2300      	movs	r3, #0
 8002542:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 8002544:	f107 030c 	add.w	r3, r7, #12
 8002548:	4618      	mov	r0, r3
 800254a:	f008 f89c 	bl	800a686 <pack_can_message>

 	frame.id = id_helper.raw_id;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 8002552:	2308      	movs	r3, #8
 8002554:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].ticks_count, 4);
 8002558:	4b46      	ldr	r3, [pc, #280]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].ticks_count, 4);
 8002560:	4b44      	ldr	r3, [pc, #272]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 8002562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002564:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 8002568:	f107 0320 	add.w	r3, r7, #32
 800256c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800256e:	f7ff f935 	bl	80017dc <add_can_frame_to_tx_queue>

 	id_helper.can_index = CAN_MSG_INDEX_INFO_CURRENT;
 8002572:	2301      	movs	r3, #1
 8002574:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 8002576:	f107 030c 	add.w	r3, r7, #12
 800257a:	4618      	mov	r0, r3
 800257c:	f008 f883 	bl	800a686 <pack_can_message>

 	frame.id = id_helper.raw_id;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 8002584:	2308      	movs	r3, #8
 8002586:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].current_mA, 4);
 800258a:	4b3a      	ldr	r3, [pc, #232]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].current_mA, 4);
 8002592:	4b38      	ldr	r3, [pc, #224]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 8002594:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002596:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 800259a:	f107 0320 	add.w	r3, r7, #32
 800259e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025a0:	f7ff f91c 	bl	80017dc <add_can_frame_to_tx_queue>

 	id_helper.can_index = CAN_MSG_INDEX_INFO_SPEED;
 80025a4:	2302      	movs	r3, #2
 80025a6:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 80025a8:	f107 030c 	add.w	r3, r7, #12
 80025ac:	4618      	mov	r0, r3
 80025ae:	f008 f86a 	bl	800a686 <pack_can_message>

 	frame.id = id_helper.raw_id;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 80025b6:	2308      	movs	r3, #8
 80025b8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].speed, 4);
 80025bc:	4b2d      	ldr	r3, [pc, #180]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 80025be:	691b      	ldr	r3, [r3, #16]
 80025c0:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].speed, 4);
 80025c4:	4b2b      	ldr	r3, [pc, #172]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 80025cc:	f107 0320 	add.w	r3, r7, #32
 80025d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025d2:	f7ff f903 	bl	80017dc <add_can_frame_to_tx_queue>

 	id_helper.can_index = CAN_MSG_INDEX_INFO_POSITION_SETPOINT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 80025da:	f107 030c 	add.w	r3, r7, #12
 80025de:	4618      	mov	r0, r3
 80025e0:	f008 f851 	bl	800a686 <pack_can_message>

 	frame.id = id_helper.raw_id;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 80025e8:	2308      	movs	r3, #8
 80025ea:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].ticks_setpoint, 4);
 80025ee:	4b21      	ldr	r3, [pc, #132]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 80025f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f2:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].ticks_setpoint, 4);
 80025f6:	4b1f      	ldr	r3, [pc, #124]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 80025f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025fa:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 80025fe:	f107 0320 	add.w	r3, r7, #32
 8002602:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002604:	f7ff f8ea 	bl	80017dc <add_can_frame_to_tx_queue>

 	id_helper.can_index = CAN_MSG_INDEX_INFO_CURRENT_SETPOINT;
 8002608:	2304      	movs	r3, #4
 800260a:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 800260c:	f107 030c 	add.w	r3, r7, #12
 8002610:	4618      	mov	r0, r3
 8002612:	f008 f838 	bl	800a686 <pack_can_message>

 	frame.id = id_helper.raw_id;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 800261a:	2308      	movs	r3, #8
 800261c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].current_ma_setpoint, 4);
 8002620:	4b14      	ldr	r3, [pc, #80]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].current_ma_setpoint, 4);
 8002628:	4b12      	ldr	r3, [pc, #72]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 800262a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262c:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 8002630:	f107 0320 	add.w	r3, r7, #32
 8002634:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002636:	f7ff f8d1 	bl	80017dc <add_can_frame_to_tx_queue>

 	id_helper.can_index = CAN_MSG_INDEX_INFO_DUTY;
 800263a:	2307      	movs	r3, #7
 800263c:	61bb      	str	r3, [r7, #24]
 	pack_can_message(&id_helper);
 800263e:	f107 030c 	add.w	r3, r7, #12
 8002642:	4618      	mov	r0, r3
 8002644:	f008 f81f 	bl	800a686 <pack_can_message>

 	frame.id = id_helper.raw_id;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	623b      	str	r3, [r7, #32]
 	frame.length = 8;
 800264c:	2308      	movs	r3, #8
 800264e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 	memcpy(&frame.data[0], &motors[0].duty, 4);
 8002652:	4b08      	ldr	r3, [pc, #32]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
 	memcpy(&frame.data[4], &motors[1].duty, 4);
 800265a:	4b06      	ldr	r3, [pc, #24]	; (8002674 <vMotorTelemetryTimerCallback+0x14c>)
 800265c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800265e:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
 	add_can_frame_to_tx_queue(frame);
 8002662:	f107 0320 	add.w	r3, r7, #32
 8002666:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002668:	f7ff f8b8 	bl	80017dc <add_can_frame_to_tx_queue>

 		// TODO other telemetry
  }
 800266c:	bf00      	nop
 800266e:	3730      	adds	r7, #48	; 0x30
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	20000d8c 	.word	0x20000d8c

08002678 <vPrimitivesCalculation>:

 static void vPrimitivesCalculation(void)
  {
 8002678:	b590      	push	{r4, r7, lr}
 800267a:	b095      	sub	sp, #84	; 0x54
 800267c:	af04      	add	r7, sp, #16
	 static uint32_t prim_count = 0;
	int32_t i;
	// Only calculate if all primitive or current primitive
	for(i=0; i < NUMBER_MOTORS; i++)
 800267e:	2300      	movs	r3, #0
 8002680:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002682:	e011      	b.n	80026a8 <vPrimitivesCalculation+0x30>
	{
		if(control_type[i] != PRIMITIVE && control_type[i] != PROPRIOCEPTIVE_PRIMITIVE)
 8002684:	4a8e      	ldr	r2, [pc, #568]	; (80028c0 <vPrimitivesCalculation+0x248>)
 8002686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002688:	4413      	add	r3, r2
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b04      	cmp	r3, #4
 8002690:	d007      	beq.n	80026a2 <vPrimitivesCalculation+0x2a>
 8002692:	4a8b      	ldr	r2, [pc, #556]	; (80028c0 <vPrimitivesCalculation+0x248>)
 8002694:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002696:	4413      	add	r3, r2
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b05      	cmp	r3, #5
 800269e:	f040 8102 	bne.w	80028a6 <vPrimitivesCalculation+0x22e>
	for(i=0; i < NUMBER_MOTORS; i++)
 80026a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026a4:	3301      	adds	r3, #1
 80026a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	ddea      	ble.n	8002684 <vPrimitivesCalculation+0xc>
	}

	pos_cartesian_t cart_pos;
	pos_joint_space_t js_pos;

	if(get_motion_primitive() < NUMBER_LINEAR_PRIMITIVES)
 80026ae:	f00a f9e5 	bl	800ca7c <get_motion_primitive>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b03      	cmp	r3, #3
 80026b6:	d809      	bhi.n	80026cc <vPrimitivesCalculation+0x54>
	{
		motion_primitive_get_position(&cart_pos.x, &cart_pos.y);
 80026b8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80026bc:	1d1a      	adds	r2, r3, #4
 80026be:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80026c2:	4611      	mov	r1, r2
 80026c4:	4618      	mov	r0, r3
 80026c6:	f009 fa1f 	bl	800bb08 <motion_primitive_get_position>
 80026ca:	e008      	b.n	80026de <vPrimitivesCalculation+0x66>
	}
	else
	{
		motion_primitive_get_position_bezier_quadratic(&cart_pos.x, &cart_pos.y);
 80026cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80026d0:	1d1a      	adds	r2, r3, #4
 80026d2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80026d6:	4611      	mov	r1, r2
 80026d8:	4618      	mov	r0, r3
 80026da:	f009 fd55 	bl	800c188 <motion_primitive_get_position_bezier_quadratic>
	}

	prim_count++;
 80026de:	4b79      	ldr	r3, [pc, #484]	; (80028c4 <vPrimitivesCalculation+0x24c>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	3301      	adds	r3, #1
 80026e4:	4a77      	ldr	r2, [pc, #476]	; (80028c4 <vPrimitivesCalculation+0x24c>)
 80026e6:	6013      	str	r3, [r2, #0]

	if(prim_count % 20 == 0)
 80026e8:	4b76      	ldr	r3, [pc, #472]	; (80028c4 <vPrimitivesCalculation+0x24c>)
 80026ea:	6819      	ldr	r1, [r3, #0]
 80026ec:	4b76      	ldr	r3, [pc, #472]	; (80028c8 <vPrimitivesCalculation+0x250>)
 80026ee:	fba3 2301 	umull	r2, r3, r3, r1
 80026f2:	091a      	lsrs	r2, r3, #4
 80026f4:	4613      	mov	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	4413      	add	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	1aca      	subs	r2, r1, r3
 80026fe:	2a00      	cmp	r2, #0
 8002700:	d11e      	bne.n	8002740 <vPrimitivesCalculation+0xc8>
	{
		// 200 Hz output
		canbus_frame_t frame;
		can_message_id_t id_helper;

		id_helper.can_msg_type = CAN_MSG_TYPE_INFO;
 8002702:	2301      	movs	r3, #1
 8002704:	60fb      	str	r3, [r7, #12]
		id_helper.can_class = CAN_MSG_CLASS_INFO_TELEMETRY;
 8002706:	2300      	movs	r3, #0
 8002708:	613b      	str	r3, [r7, #16]
		id_helper.can_device = get_device_index();
 800270a:	f7ff f83b 	bl	8001784 <get_device_index>
 800270e:	4603      	mov	r3, r0
 8002710:	61bb      	str	r3, [r7, #24]

		id_helper.can_index = CAN_MSG_INDEX_INFO_PRIMITIVE_SETPOINT;
 8002712:	2305      	movs	r3, #5
 8002714:	617b      	str	r3, [r7, #20]
		pack_can_message(&id_helper);
 8002716:	f107 0308 	add.w	r3, r7, #8
 800271a:	4618      	mov	r0, r3
 800271c:	f007 ffb3 	bl	800a686 <pack_can_message>

		frame.id = id_helper.raw_id;
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	61fb      	str	r3, [r7, #28]
		frame.length = 8;
 8002724:	2308      	movs	r3, #8
 8002726:	f887 3020 	strb.w	r3, [r7, #32]
		memcpy(&frame.data[0], &cart_pos.x, 4);
 800272a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800272c:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
		memcpy(&frame.data[4], &cart_pos.y, 4);
 8002730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002732:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25
		add_can_frame_to_tx_queue(frame);
 8002736:	f107 031c 	add.w	r3, r7, #28
 800273a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800273c:	f7ff f84e 	bl	80017dc <add_can_frame_to_tx_queue>
	}

	if(control_type[0] == PRIMITIVE)
 8002740:	4b5f      	ldr	r3, [pc, #380]	; (80028c0 <vPrimitivesCalculation+0x248>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b04      	cmp	r3, #4
 8002748:	d149      	bne.n	80027de <vPrimitivesCalculation+0x166>
	{
		calculate_ik(&leg, &js_pos, cart_pos);
 800274a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800274e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002752:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002756:	eeb0 0a47 	vmov.f32	s0, s14
 800275a:	eef0 0a67 	vmov.f32	s1, s15
 800275e:	4619      	mov	r1, r3
 8002760:	485a      	ldr	r0, [pc, #360]	; (80028cc <vPrimitivesCalculation+0x254>)
 8002762:	f008 fc69 	bl	800b038 <calculate_ik>

		if(motion_primitive_is_inverted())
 8002766:	f00a f921 	bl	800c9ac <motion_primitive_is_inverted>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d00b      	beq.n	8002788 <vPrimitivesCalculation+0x110>
		{
			js_pos.thigh_angle_rad = -js_pos.thigh_angle_rad;
 8002770:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002774:	eef1 7a67 	vneg.f32	s15, s15
 8002778:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
			js_pos.knee_angle_rad = -js_pos.knee_angle_rad;
 800277c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002780:	eef1 7a67 	vneg.f32	s15, s15
 8002784:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		}

		set_motor_position(RAD_TO_DEG * js_pos.thigh_angle_rad, 0);
 8002788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800278a:	4618      	mov	r0, r3
 800278c:	f7fd fe84 	bl	8000498 <__aeabi_f2d>
 8002790:	a347      	add	r3, pc, #284	; (adr r3, 80028b0 <vPrimitivesCalculation+0x238>)
 8002792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002796:	f7fd fed7 	bl	8000548 <__aeabi_dmul>
 800279a:	4603      	mov	r3, r0
 800279c:	460c      	mov	r4, r1
 800279e:	4618      	mov	r0, r3
 80027a0:	4621      	mov	r1, r4
 80027a2:	f7fe f9a9 	bl	8000af8 <__aeabi_d2f>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2000      	movs	r0, #0
 80027aa:	ee00 3a10 	vmov	s0, r3
 80027ae:	f000 fc9f 	bl	80030f0 <set_motor_position>
		set_motor_position(RAD_TO_DEG * js_pos.knee_angle_rad, 1);
 80027b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7fd fe6f 	bl	8000498 <__aeabi_f2d>
 80027ba:	a33d      	add	r3, pc, #244	; (adr r3, 80028b0 <vPrimitivesCalculation+0x238>)
 80027bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c0:	f7fd fec2 	bl	8000548 <__aeabi_dmul>
 80027c4:	4603      	mov	r3, r0
 80027c6:	460c      	mov	r4, r1
 80027c8:	4618      	mov	r0, r3
 80027ca:	4621      	mov	r1, r4
 80027cc:	f7fe f994 	bl	8000af8 <__aeabi_d2f>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2001      	movs	r0, #1
 80027d4:	ee00 3a10 	vmov	s0, r3
 80027d8:	f000 fc8a 	bl	80030f0 <set_motor_position>
 80027dc:	e064      	b.n	80028a8 <vPrimitivesCalculation+0x230>
	} else if(control_type[0] == PROPRIOCEPTIVE_PRIMITIVE)
 80027de:	4b38      	ldr	r3, [pc, #224]	; (80028c0 <vPrimitivesCalculation+0x248>)
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b05      	cmp	r3, #5
 80027e6:	d15f      	bne.n	80028a8 <vPrimitivesCalculation+0x230>
	{
		impedance_control_cmds_t ic_cmds;
		js_pos.thigh_angle_rad = DEG_TO_RAD * get_motor_position(0);
 80027e8:	2000      	movs	r0, #0
 80027ea:	f000 fccd 	bl	8003188 <get_motor_position>
 80027ee:	ee10 3a10 	vmov	r3, s0
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7fd fe50 	bl	8000498 <__aeabi_f2d>
 80027f8:	a32f      	add	r3, pc, #188	; (adr r3, 80028b8 <vPrimitivesCalculation+0x240>)
 80027fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027fe:	f7fd fea3 	bl	8000548 <__aeabi_dmul>
 8002802:	4603      	mov	r3, r0
 8002804:	460c      	mov	r4, r1
 8002806:	4618      	mov	r0, r3
 8002808:	4621      	mov	r1, r4
 800280a:	f7fe f975 	bl	8000af8 <__aeabi_d2f>
 800280e:	4603      	mov	r3, r0
 8002810:	62fb      	str	r3, [r7, #44]	; 0x2c
		js_pos.knee_angle_rad = DEG_TO_RAD * get_motor_position(1);
 8002812:	2001      	movs	r0, #1
 8002814:	f000 fcb8 	bl	8003188 <get_motor_position>
 8002818:	ee10 3a10 	vmov	r3, s0
 800281c:	4618      	mov	r0, r3
 800281e:	f7fd fe3b 	bl	8000498 <__aeabi_f2d>
 8002822:	a325      	add	r3, pc, #148	; (adr r3, 80028b8 <vPrimitivesCalculation+0x240>)
 8002824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002828:	f7fd fe8e 	bl	8000548 <__aeabi_dmul>
 800282c:	4603      	mov	r3, r0
 800282e:	460c      	mov	r4, r1
 8002830:	4618      	mov	r0, r3
 8002832:	4621      	mov	r1, r4
 8002834:	f7fe f960 	bl	8000af8 <__aeabi_d2f>
 8002838:	4603      	mov	r3, r0
 800283a:	633b      	str	r3, [r7, #48]	; 0x30
		calculate_impedance_control(ic_params, leg, js_pos, cart_pos, &ic_cmds);
 800283c:	ed97 4a0d 	vldr	s8, [r7, #52]	; 0x34
 8002840:	edd7 4a0e 	vldr	s9, [r7, #56]	; 0x38
 8002844:	ed97 5a0b 	vldr	s10, [r7, #44]	; 0x2c
 8002848:	edd7 5a0c 	vldr	s11, [r7, #48]	; 0x30
 800284c:	4b1f      	ldr	r3, [pc, #124]	; (80028cc <vPrimitivesCalculation+0x254>)
 800284e:	ed93 6a00 	vldr	s12, [r3]
 8002852:	edd3 6a01 	vldr	s13, [r3, #4]
 8002856:	ed93 7a02 	vldr	s14, [r3, #8]
 800285a:	edd3 7a03 	vldr	s15, [r3, #12]
 800285e:	4b1c      	ldr	r3, [pc, #112]	; (80028d0 <vPrimitivesCalculation+0x258>)
 8002860:	463a      	mov	r2, r7
 8002862:	9202      	str	r2, [sp, #8]
 8002864:	466c      	mov	r4, sp
 8002866:	f103 0210 	add.w	r2, r3, #16
 800286a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800286e:	e884 0003 	stmia.w	r4, {r0, r1}
 8002872:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002874:	eeb0 3a44 	vmov.f32	s6, s8
 8002878:	eef0 3a64 	vmov.f32	s7, s9
 800287c:	eeb0 2a45 	vmov.f32	s4, s10
 8002880:	eef0 2a65 	vmov.f32	s5, s11
 8002884:	eeb0 0a46 	vmov.f32	s0, s12
 8002888:	eef0 0a66 	vmov.f32	s1, s13
 800288c:	eeb0 1a47 	vmov.f32	s2, s14
 8002890:	eef0 1a67 	vmov.f32	s3, s15
 8002894:	f008 f944 	bl	800ab20 <calculate_impedance_control>
		motors[0].current_ma_setpoint = ic_cmds.hip_cmd_ma;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	4a0e      	ldr	r2, [pc, #56]	; (80028d4 <vPrimitivesCalculation+0x25c>)
 800289c:	61d3      	str	r3, [r2, #28]
		motors[1].current_ma_setpoint = ic_cmds.knee_cmd_ma;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a0c      	ldr	r2, [pc, #48]	; (80028d4 <vPrimitivesCalculation+0x25c>)
 80028a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028a4:	e000      	b.n	80028a8 <vPrimitivesCalculation+0x230>
			return;
 80028a6:	bf00      	nop
	}
  }
 80028a8:	3744      	adds	r7, #68	; 0x44
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd90      	pop	{r4, r7, pc}
 80028ae:	bf00      	nop
 80028b0:	c63f1412 	.word	0xc63f1412
 80028b4:	404ca5dc 	.word	0x404ca5dc
 80028b8:	22d4405f 	.word	0x22d4405f
 80028bc:	3f91df47 	.word	0x3f91df47
 80028c0:	20000d88 	.word	0x20000d88
 80028c4:	20000f34 	.word	0x20000f34
 80028c8:	cccccccd 	.word	0xcccccccd
 80028cc:	20000f24 	.word	0x20000f24
 80028d0:	20000f0c 	.word	0x20000f0c
 80028d4:	20000d8c 	.word	0x20000d8c

080028d8 <vControlTimerCallback>:

 static void vControlTimerCallback( void )
 {
 80028d8:	b5b0      	push	{r4, r5, r7, lr}
 80028da:	b088      	sub	sp, #32
 80028dc:	af00      	add	r7, sp, #0
	static uint32_t count = 0;
	static int32_t last_ticks_for_speed[NUMBER_MOTORS] = {0};

	int32_t i;
	vPrimitivesCalculation();
 80028de:	f7ff fecb 	bl	8002678 <vPrimitivesCalculation>

	// Update data
	for(i=0; i < NUMBER_MOTORS; i++)
 80028e2:	2300      	movs	r3, #0
 80028e4:	61fb      	str	r3, [r7, #28]
 80028e6:	e1c8      	b.n	8002c7a <vControlTimerCallback+0x3a2>
	{
		// Speed is in deg/s
		if(count % 20 == 0)
 80028e8:	4bc3      	ldr	r3, [pc, #780]	; (8002bf8 <vControlTimerCallback+0x320>)
 80028ea:	6819      	ldr	r1, [r3, #0]
 80028ec:	4bc3      	ldr	r3, [pc, #780]	; (8002bfc <vControlTimerCallback+0x324>)
 80028ee:	fba3 2301 	umull	r2, r3, r3, r1
 80028f2:	091a      	lsrs	r2, r3, #4
 80028f4:	4613      	mov	r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	4413      	add	r3, r2
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	1aca      	subs	r2, r1, r3
 80028fe:	2a00      	cmp	r2, #0
 8002900:	d172      	bne.n	80029e8 <vControlTimerCallback+0x110>
		{
			// 25 Hz here
			int32_t ticks_per_40ms = (get_motor_encoder_ticks(i) - last_ticks_for_speed[i]);
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	b2db      	uxtb	r3, r3
 8002906:	4618      	mov	r0, r3
 8002908:	f007 feec 	bl	800a6e4 <get_motor_encoder_ticks>
 800290c:	4601      	mov	r1, r0
 800290e:	4abc      	ldr	r2, [pc, #752]	; (8002c00 <vControlTimerCallback+0x328>)
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002916:	1acb      	subs	r3, r1, r3
 8002918:	61bb      	str	r3, [r7, #24]
			int32_t deg_p_s = 25 * ticks_per_40ms * (360.0 / motors[i].ticks_per_rev);
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4613      	mov	r3, r2
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4413      	add	r3, r2
 8002922:	009a      	lsls	r2, r3, #2
 8002924:	4413      	add	r3, r2
 8002926:	4618      	mov	r0, r3
 8002928:	f7fd fda4 	bl	8000474 <__aeabi_i2d>
 800292c:	4604      	mov	r4, r0
 800292e:	460d      	mov	r5, r1
 8002930:	49b4      	ldr	r1, [pc, #720]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002932:	69fa      	ldr	r2, [r7, #28]
 8002934:	4613      	mov	r3, r2
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	4413      	add	r3, r2
 800293a:	011b      	lsls	r3, r3, #4
 800293c:	440b      	add	r3, r1
 800293e:	3328      	adds	r3, #40	; 0x28
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4618      	mov	r0, r3
 8002944:	f7fd fd96 	bl	8000474 <__aeabi_i2d>
 8002948:	4602      	mov	r2, r0
 800294a:	460b      	mov	r3, r1
 800294c:	f04f 0000 	mov.w	r0, #0
 8002950:	49ad      	ldr	r1, [pc, #692]	; (8002c08 <vControlTimerCallback+0x330>)
 8002952:	f7fd ff23 	bl	800079c <__aeabi_ddiv>
 8002956:	4602      	mov	r2, r0
 8002958:	460b      	mov	r3, r1
 800295a:	4620      	mov	r0, r4
 800295c:	4629      	mov	r1, r5
 800295e:	f7fd fdf3 	bl	8000548 <__aeabi_dmul>
 8002962:	4603      	mov	r3, r0
 8002964:	460c      	mov	r4, r1
 8002966:	4618      	mov	r0, r3
 8002968:	4621      	mov	r1, r4
 800296a:	f7fe f89d 	bl	8000aa8 <__aeabi_d2iz>
 800296e:	4603      	mov	r3, r0
 8002970:	617b      	str	r3, [r7, #20]
			motors[i].speed = (int32_t) (0.7 * motors[i].speed) + (int32_t) (0.3 * deg_p_s); // TODO filter differently?
 8002972:	49a4      	ldr	r1, [pc, #656]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002974:	69fa      	ldr	r2, [r7, #28]
 8002976:	4613      	mov	r3, r2
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	4413      	add	r3, r2
 800297c:	011b      	lsls	r3, r3, #4
 800297e:	440b      	add	r3, r1
 8002980:	3310      	adds	r3, #16
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4618      	mov	r0, r3
 8002986:	f7fd fd75 	bl	8000474 <__aeabi_i2d>
 800298a:	a397      	add	r3, pc, #604	; (adr r3, 8002be8 <vControlTimerCallback+0x310>)
 800298c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002990:	f7fd fdda 	bl	8000548 <__aeabi_dmul>
 8002994:	4603      	mov	r3, r0
 8002996:	460c      	mov	r4, r1
 8002998:	4618      	mov	r0, r3
 800299a:	4621      	mov	r1, r4
 800299c:	f7fe f884 	bl	8000aa8 <__aeabi_d2iz>
 80029a0:	4604      	mov	r4, r0
 80029a2:	6978      	ldr	r0, [r7, #20]
 80029a4:	f7fd fd66 	bl	8000474 <__aeabi_i2d>
 80029a8:	a391      	add	r3, pc, #580	; (adr r3, 8002bf0 <vControlTimerCallback+0x318>)
 80029aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ae:	f7fd fdcb 	bl	8000548 <__aeabi_dmul>
 80029b2:	4602      	mov	r2, r0
 80029b4:	460b      	mov	r3, r1
 80029b6:	4610      	mov	r0, r2
 80029b8:	4619      	mov	r1, r3
 80029ba:	f7fe f875 	bl	8000aa8 <__aeabi_d2iz>
 80029be:	4603      	mov	r3, r0
 80029c0:	18e1      	adds	r1, r4, r3
 80029c2:	4890      	ldr	r0, [pc, #576]	; (8002c04 <vControlTimerCallback+0x32c>)
 80029c4:	69fa      	ldr	r2, [r7, #28]
 80029c6:	4613      	mov	r3, r2
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	4413      	add	r3, r2
 80029cc:	011b      	lsls	r3, r3, #4
 80029ce:	4403      	add	r3, r0
 80029d0:	3310      	adds	r3, #16
 80029d2:	6019      	str	r1, [r3, #0]

			last_ticks_for_speed[i] = get_motor_encoder_ticks(i);
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	4618      	mov	r0, r3
 80029da:	f007 fe83 	bl	800a6e4 <get_motor_encoder_ticks>
 80029de:	4601      	mov	r1, r0
 80029e0:	4a87      	ldr	r2, [pc, #540]	; (8002c00 <vControlTimerCallback+0x328>)
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}

		motors[i].ticks_count = get_motor_encoder_ticks(i);
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	4618      	mov	r0, r3
 80029ee:	f007 fe79 	bl	800a6e4 <get_motor_encoder_ticks>
 80029f2:	4984      	ldr	r1, [pc, #528]	; (8002c04 <vControlTimerCallback+0x32c>)
 80029f4:	69fa      	ldr	r2, [r7, #28]
 80029f6:	4613      	mov	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	440b      	add	r3, r1
 8002a00:	3320      	adds	r3, #32
 8002a02:	6018      	str	r0, [r3, #0]
		motors[i].current_mA = get_motor_current_ma(i);
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f007 fde9 	bl	800a5e0 <get_motor_current_ma>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	4618      	mov	r0, r3
 8002a12:	497c      	ldr	r1, [pc, #496]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002a14:	69fa      	ldr	r2, [r7, #28]
 8002a16:	4613      	mov	r3, r2
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	4413      	add	r3, r2
 8002a1c:	011b      	lsls	r3, r3, #4
 8002a1e:	440b      	add	r3, r1
 8002a20:	3318      	adds	r3, #24
 8002a22:	6018      	str	r0, [r3, #0]

		if(control_type[i] == POSITION || control_type[i] == PRIMITIVE)
 8002a24:	4a79      	ldr	r2, [pc, #484]	; (8002c0c <vControlTimerCallback+0x334>)
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	4413      	add	r3, r2
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d006      	beq.n	8002a40 <vControlTimerCallback+0x168>
 8002a32:	4a76      	ldr	r2, [pc, #472]	; (8002c0c <vControlTimerCallback+0x334>)
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	4413      	add	r3, r2
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	2b04      	cmp	r3, #4
 8002a3e:	d126      	bne.n	8002a8e <vControlTimerCallback+0x1b6>
		{
			float cmd = calculate_pid(&pos_params[i], motors[i].ticks_setpoint, motors[i].ticks_count);
 8002a40:	69fa      	ldr	r2, [r7, #28]
 8002a42:	4613      	mov	r3, r2
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	4413      	add	r3, r2
 8002a48:	011b      	lsls	r3, r3, #4
 8002a4a:	4a71      	ldr	r2, [pc, #452]	; (8002c10 <vControlTimerCallback+0x338>)
 8002a4c:	1898      	adds	r0, r3, r2
 8002a4e:	496d      	ldr	r1, [pc, #436]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002a50:	69fa      	ldr	r2, [r7, #28]
 8002a52:	4613      	mov	r3, r2
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	4413      	add	r3, r2
 8002a58:	011b      	lsls	r3, r3, #4
 8002a5a:	440b      	add	r3, r1
 8002a5c:	3324      	adds	r3, #36	; 0x24
 8002a5e:	681c      	ldr	r4, [r3, #0]
 8002a60:	4968      	ldr	r1, [pc, #416]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002a62:	69fa      	ldr	r2, [r7, #28]
 8002a64:	4613      	mov	r3, r2
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	4413      	add	r3, r2
 8002a6a:	011b      	lsls	r3, r3, #4
 8002a6c:	440b      	add	r3, r1
 8002a6e:	3320      	adds	r3, #32
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	461a      	mov	r2, r3
 8002a74:	4621      	mov	r1, r4
 8002a76:	f00a f80d 	bl	800ca94 <calculate_pid>
 8002a7a:	ed87 0a00 	vstr	s0, [r7]
			drive_motor(i, cmd);
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	ed97 0a00 	vldr	s0, [r7]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff fc6c 	bl	8002364 <drive_motor>
		{
 8002a8c:	e0f2      	b.n	8002c74 <vControlTimerCallback+0x39c>
		} else if(control_type[i] == SPEED)
 8002a8e:	4a5f      	ldr	r2, [pc, #380]	; (8002c0c <vControlTimerCallback+0x334>)
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	4413      	add	r3, r2
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d126      	bne.n	8002aea <vControlTimerCallback+0x212>
		{
			float cmd = calculate_pid(&speed_params[i], motors[i].speed_setpoint, motors[i].speed);
 8002a9c:	69fa      	ldr	r2, [r7, #28]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	4413      	add	r3, r2
 8002aa4:	011b      	lsls	r3, r3, #4
 8002aa6:	4a5b      	ldr	r2, [pc, #364]	; (8002c14 <vControlTimerCallback+0x33c>)
 8002aa8:	1898      	adds	r0, r3, r2
 8002aaa:	4956      	ldr	r1, [pc, #344]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002aac:	69fa      	ldr	r2, [r7, #28]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	4413      	add	r3, r2
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	440b      	add	r3, r1
 8002ab8:	3314      	adds	r3, #20
 8002aba:	681c      	ldr	r4, [r3, #0]
 8002abc:	4951      	ldr	r1, [pc, #324]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002abe:	69fa      	ldr	r2, [r7, #28]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	4413      	add	r3, r2
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	440b      	add	r3, r1
 8002aca:	3310      	adds	r3, #16
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	4621      	mov	r1, r4
 8002ad2:	f009 ffdf 	bl	800ca94 <calculate_pid>
 8002ad6:	ed87 0a01 	vstr	s0, [r7, #4]
			drive_motor(i, cmd);
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	ed97 0a01 	vldr	s0, [r7, #4]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7ff fc3e 	bl	8002364 <drive_motor>
 8002ae8:	e0c4      	b.n	8002c74 <vControlTimerCallback+0x39c>
		} else if(control_type[i] == CURRENT || control_type[i] == PROPRIOCEPTIVE_PRIMITIVE)
 8002aea:	4a48      	ldr	r2, [pc, #288]	; (8002c0c <vControlTimerCallback+0x334>)
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	4413      	add	r3, r2
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d007      	beq.n	8002b08 <vControlTimerCallback+0x230>
 8002af8:	4a44      	ldr	r2, [pc, #272]	; (8002c0c <vControlTimerCallback+0x334>)
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	4413      	add	r3, r2
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b05      	cmp	r3, #5
 8002b04:	f040 8098 	bne.w	8002c38 <vControlTimerCallback+0x360>
		{
			if(motors[i].current_ma_setpoint >= 0)
 8002b08:	493e      	ldr	r1, [pc, #248]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002b0a:	69fa      	ldr	r2, [r7, #28]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	4413      	add	r3, r2
 8002b12:	011b      	lsls	r3, r3, #4
 8002b14:	440b      	add	r3, r1
 8002b16:	331c      	adds	r3, #28
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	db35      	blt.n	8002b8a <vControlTimerCallback+0x2b2>
			{
				float cmd = calculate_pid(&cur_params[i], motors[i].current_ma_setpoint, motors[i].current_mA);
 8002b1e:	69fa      	ldr	r2, [r7, #28]
 8002b20:	4613      	mov	r3, r2
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	4413      	add	r3, r2
 8002b26:	011b      	lsls	r3, r3, #4
 8002b28:	4a3b      	ldr	r2, [pc, #236]	; (8002c18 <vControlTimerCallback+0x340>)
 8002b2a:	1898      	adds	r0, r3, r2
 8002b2c:	4935      	ldr	r1, [pc, #212]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002b2e:	69fa      	ldr	r2, [r7, #28]
 8002b30:	4613      	mov	r3, r2
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	4413      	add	r3, r2
 8002b36:	011b      	lsls	r3, r3, #4
 8002b38:	440b      	add	r3, r1
 8002b3a:	331c      	adds	r3, #28
 8002b3c:	681c      	ldr	r4, [r3, #0]
 8002b3e:	4931      	ldr	r1, [pc, #196]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002b40:	69fa      	ldr	r2, [r7, #28]
 8002b42:	4613      	mov	r3, r2
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	4413      	add	r3, r2
 8002b48:	011b      	lsls	r3, r3, #4
 8002b4a:	440b      	add	r3, r1
 8002b4c:	3318      	adds	r3, #24
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	461a      	mov	r2, r3
 8002b52:	4621      	mov	r1, r4
 8002b54:	f009 ff9e 	bl	800ca94 <calculate_pid>
 8002b58:	ed87 0a02 	vstr	s0, [r7, #8]
				// Only allow forward drive

				if(cmd > 0)
 8002b5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b60:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b68:	dd07      	ble.n	8002b7a <vControlTimerCallback+0x2a2>
				{
					drive_motor(i, cmd);
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	ed97 0a02 	vldr	s0, [r7, #8]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff fbf6 	bl	8002364 <drive_motor>
			if(motors[i].current_ma_setpoint >= 0)
 8002b78:	e07c      	b.n	8002c74 <vControlTimerCallback+0x39c>
				}
				else
				{
					drive_motor(i, 0);
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	ed9f 0a27 	vldr	s0, [pc, #156]	; 8002c1c <vControlTimerCallback+0x344>
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fbee 	bl	8002364 <drive_motor>
			if(motors[i].current_ma_setpoint >= 0)
 8002b88:	e074      	b.n	8002c74 <vControlTimerCallback+0x39c>
				}
			}
			else
			{
				// Flip direction of control and direction of setpoint
				float cmd = calculate_pid(&cur_params[i], -motors[i].current_ma_setpoint, motors[i].current_mA);
 8002b8a:	69fa      	ldr	r2, [r7, #28]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	4413      	add	r3, r2
 8002b92:	011b      	lsls	r3, r3, #4
 8002b94:	4a20      	ldr	r2, [pc, #128]	; (8002c18 <vControlTimerCallback+0x340>)
 8002b96:	1898      	adds	r0, r3, r2
 8002b98:	491a      	ldr	r1, [pc, #104]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002b9a:	69fa      	ldr	r2, [r7, #28]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	4413      	add	r3, r2
 8002ba2:	011b      	lsls	r3, r3, #4
 8002ba4:	440b      	add	r3, r1
 8002ba6:	331c      	adds	r3, #28
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	425c      	negs	r4, r3
 8002bac:	4915      	ldr	r1, [pc, #84]	; (8002c04 <vControlTimerCallback+0x32c>)
 8002bae:	69fa      	ldr	r2, [r7, #28]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	4413      	add	r3, r2
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	440b      	add	r3, r1
 8002bba:	3318      	adds	r3, #24
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	4621      	mov	r1, r4
 8002bc2:	f009 ff67 	bl	800ca94 <calculate_pid>
 8002bc6:	ed87 0a03 	vstr	s0, [r7, #12]
				// Only allow reverse drive
				if(cmd < 0)
 8002bca:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd6:	d523      	bpl.n	8002c20 <vControlTimerCallback+0x348>
				{
					drive_motor(i, 0);
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8002c1c <vControlTimerCallback+0x344>
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fbbf 	bl	8002364 <drive_motor>
			if(motors[i].current_ma_setpoint >= 0)
 8002be6:	e045      	b.n	8002c74 <vControlTimerCallback+0x39c>
 8002be8:	66666666 	.word	0x66666666
 8002bec:	3fe66666 	.word	0x3fe66666
 8002bf0:	33333333 	.word	0x33333333
 8002bf4:	3fd33333 	.word	0x3fd33333
 8002bf8:	20000f38 	.word	0x20000f38
 8002bfc:	cccccccd 	.word	0xcccccccd
 8002c00:	20000f3c 	.word	0x20000f3c
 8002c04:	20000d8c 	.word	0x20000d8c
 8002c08:	40768000 	.word	0x40768000
 8002c0c:	20000d88 	.word	0x20000d88
 8002c10:	20000dec 	.word	0x20000dec
 8002c14:	20000e4c 	.word	0x20000e4c
 8002c18:	20000eac 	.word	0x20000eac
 8002c1c:	00000000 	.word	0x00000000
				}
				else
				{
					drive_motor(i, -cmd);
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c28:	eef1 7a67 	vneg.f32	s15, s15
 8002c2c:	eeb0 0a67 	vmov.f32	s0, s15
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff fb97 	bl	8002364 <drive_motor>
			if(motors[i].current_ma_setpoint >= 0)
 8002c36:	e01d      	b.n	8002c74 <vControlTimerCallback+0x39c>
				}
			}
		} else if (control_type[i] == DUTY)
 8002c38:	4a16      	ldr	r2, [pc, #88]	; (8002c94 <vControlTimerCallback+0x3bc>)
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	2b03      	cmp	r3, #3
 8002c44:	d116      	bne.n	8002c74 <vControlTimerCallback+0x39c>
		{
			float cmd = motors[i].duty * PWM_PERIOD;
 8002c46:	4914      	ldr	r1, [pc, #80]	; (8002c98 <vControlTimerCallback+0x3c0>)
 8002c48:	69fa      	ldr	r2, [r7, #28]
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	4413      	add	r3, r2
 8002c50:	011b      	lsls	r3, r3, #4
 8002c52:	440b      	add	r3, r1
 8002c54:	330c      	adds	r3, #12
 8002c56:	edd3 7a00 	vldr	s15, [r3]
 8002c5a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002c9c <vControlTimerCallback+0x3c4>
 8002c5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c62:	edc7 7a04 	vstr	s15, [r7, #16]
			drive_motor(i, cmd);
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	ed97 0a04 	vldr	s0, [r7, #16]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff fb78 	bl	8002364 <drive_motor>
	for(i=0; i < NUMBER_MOTORS; i++)
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	3301      	adds	r3, #1
 8002c78:	61fb      	str	r3, [r7, #28]
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	f77f ae33 	ble.w	80028e8 <vControlTimerCallback+0x10>
		}// control type
	} // Loop through motors

	count++;
 8002c82:	4b07      	ldr	r3, [pc, #28]	; (8002ca0 <vControlTimerCallback+0x3c8>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	3301      	adds	r3, #1
 8002c88:	4a05      	ldr	r2, [pc, #20]	; (8002ca0 <vControlTimerCallback+0x3c8>)
 8002c8a:	6013      	str	r3, [r2, #0]
			motors[1].ticks_setpoint = 0;
			//motors[1].duty = -0.5;
		}
		dir = !dir;
	}*/
 }
 8002c8c:	bf00      	nop
 8002c8e:	3720      	adds	r7, #32
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bdb0      	pop	{r4, r5, r7, pc}
 8002c94:	20000d88 	.word	0x20000d88
 8002c98:	20000d8c 	.word	0x20000d8c
 8002c9c:	461c4000 	.word	0x461c4000
 8002ca0:	20000f38 	.word	0x20000f38
 8002ca4:	00000000 	.word	0x00000000

08002ca8 <motor_task_init>:

 void motor_task_init(void)
 {
 8002ca8:	b5b0      	push	{r4, r5, r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af02      	add	r7, sp, #8
	 motion_primitive_init();
 8002cae:	f008 fac9 	bl	800b244 <motion_primitive_init>
	 precalc_inverse_trig();
 8002cb2:	f007 fde7 	bl	800a884 <precalc_inverse_trig>

	 control_type[0] = POSITION; // TODO default position
 8002cb6:	4b98      	ldr	r3, [pc, #608]	; (8002f18 <motor_task_init+0x270>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	701a      	strb	r2, [r3, #0]
	 control_type[1] = POSITION;
 8002cbc:	4b96      	ldr	r3, [pc, #600]	; (8002f18 <motor_task_init+0x270>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	705a      	strb	r2, [r3, #1]

	 leg.thigh_length_m = 0.055;
 8002cc2:	4b96      	ldr	r3, [pc, #600]	; (8002f1c <motor_task_init+0x274>)
 8002cc4:	4a96      	ldr	r2, [pc, #600]	; (8002f20 <motor_task_init+0x278>)
 8002cc6:	601a      	str	r2, [r3, #0]
	 leg.calf_length_m = 0.065;
 8002cc8:	4b94      	ldr	r3, [pc, #592]	; (8002f1c <motor_task_init+0x274>)
 8002cca:	4a96      	ldr	r2, [pc, #600]	; (8002f24 <motor_task_init+0x27c>)
 8002ccc:	605a      	str	r2, [r3, #4]
	 init_leg_precalcs(&leg);
 8002cce:	4893      	ldr	r0, [pc, #588]	; (8002f1c <motor_task_init+0x274>)
 8002cd0:	f008 f966 	bl	800afa0 <init_leg_precalcs>

	 ic_params.gain_current_per_torque = 15.0; // 1.5A stall at 0.196Nm torque
 8002cd4:	4b94      	ldr	r3, [pc, #592]	; (8002f28 <motor_task_init+0x280>)
 8002cd6:	4a95      	ldr	r2, [pc, #596]	; (8002f2c <motor_task_init+0x284>)
 8002cd8:	601a      	str	r2, [r3, #0]
	 ic_params.c_eff_x = -120.0;
 8002cda:	4b93      	ldr	r3, [pc, #588]	; (8002f28 <motor_task_init+0x280>)
 8002cdc:	4a94      	ldr	r2, [pc, #592]	; (8002f30 <motor_task_init+0x288>)
 8002cde:	609a      	str	r2, [r3, #8]
	 ic_params.k_eff_x = 3500.0; // 2 lbs/ 1.5cm = ~600N/m
 8002ce0:	4b91      	ldr	r3, [pc, #580]	; (8002f28 <motor_task_init+0x280>)
 8002ce2:	4a94      	ldr	r2, [pc, #592]	; (8002f34 <motor_task_init+0x28c>)
 8002ce4:	605a      	str	r2, [r3, #4]
	 ic_params.c_eff_y = -120.0;
 8002ce6:	4b90      	ldr	r3, [pc, #576]	; (8002f28 <motor_task_init+0x280>)
 8002ce8:	4a91      	ldr	r2, [pc, #580]	; (8002f30 <motor_task_init+0x288>)
 8002cea:	611a      	str	r2, [r3, #16]
	 ic_params.k_eff_y = 2600.0;
 8002cec:	4b8e      	ldr	r3, [pc, #568]	; (8002f28 <motor_task_init+0x280>)
 8002cee:	4a92      	ldr	r2, [pc, #584]	; (8002f38 <motor_task_init+0x290>)
 8002cf0:	60da      	str	r2, [r3, #12]
	 ic_params.gear_ratio = 150.0;
 8002cf2:	4b8d      	ldr	r3, [pc, #564]	; (8002f28 <motor_task_init+0x280>)
 8002cf4:	4a91      	ldr	r2, [pc, #580]	; (8002f3c <motor_task_init+0x294>)
 8002cf6:	615a      	str	r2, [r3, #20]

	 // position control params
	 pos_params[0].kp = 250.0;
 8002cf8:	4b91      	ldr	r3, [pc, #580]	; (8002f40 <motor_task_init+0x298>)
 8002cfa:	4a92      	ldr	r2, [pc, #584]	; (8002f44 <motor_task_init+0x29c>)
 8002cfc:	625a      	str	r2, [r3, #36]	; 0x24
	 pos_params[0].kd = -5000.0;
 8002cfe:	4b90      	ldr	r3, [pc, #576]	; (8002f40 <motor_task_init+0x298>)
 8002d00:	4a91      	ldr	r2, [pc, #580]	; (8002f48 <motor_task_init+0x2a0>)
 8002d02:	62da      	str	r2, [r3, #44]	; 0x2c
	 pos_params[0].cmd_max = 10000.0;
 8002d04:	4b8e      	ldr	r3, [pc, #568]	; (8002f40 <motor_task_init+0x298>)
 8002d06:	4a91      	ldr	r2, [pc, #580]	; (8002f4c <motor_task_init+0x2a4>)
 8002d08:	619a      	str	r2, [r3, #24]
	 pos_params[0].cmd_min = -10000.0;
 8002d0a:	4b8d      	ldr	r3, [pc, #564]	; (8002f40 <motor_task_init+0x298>)
 8002d0c:	4a90      	ldr	r2, [pc, #576]	; (8002f50 <motor_task_init+0x2a8>)
 8002d0e:	61da      	str	r2, [r3, #28]
	 pos_params[0].speed_alpha = 0.98;
 8002d10:	4b8b      	ldr	r3, [pc, #556]	; (8002f40 <motor_task_init+0x298>)
 8002d12:	4a90      	ldr	r2, [pc, #576]	; (8002f54 <motor_task_init+0x2ac>)
 8002d14:	621a      	str	r2, [r3, #32]
	 pos_params[0].integral_max = 8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002d16:	4b8a      	ldr	r3, [pc, #552]	; (8002f40 <motor_task_init+0x298>)
 8002d18:	4a8f      	ldr	r2, [pc, #572]	; (8002f58 <motor_task_init+0x2b0>)
 8002d1a:	611a      	str	r2, [r3, #16]
	 pos_params[0].integral_min = -8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002d1c:	4b88      	ldr	r3, [pc, #544]	; (8002f40 <motor_task_init+0x298>)
 8002d1e:	4a8f      	ldr	r2, [pc, #572]	; (8002f5c <motor_task_init+0x2b4>)
 8002d20:	615a      	str	r2, [r3, #20]
	 pos_params[0].ki = (0.4 * pos_params[0].cmd_max) / pos_params[0].integral_max; // Maximum is 40% of command
 8002d22:	4b87      	ldr	r3, [pc, #540]	; (8002f40 <motor_task_init+0x298>)
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7fd fbb6 	bl	8000498 <__aeabi_f2d>
 8002d2c:	a376      	add	r3, pc, #472	; (adr r3, 8002f08 <motor_task_init+0x260>)
 8002d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d32:	f7fd fc09 	bl	8000548 <__aeabi_dmul>
 8002d36:	4603      	mov	r3, r0
 8002d38:	460c      	mov	r4, r1
 8002d3a:	4625      	mov	r5, r4
 8002d3c:	461c      	mov	r4, r3
 8002d3e:	4b80      	ldr	r3, [pc, #512]	; (8002f40 <motor_task_init+0x298>)
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fd fba8 	bl	8000498 <__aeabi_f2d>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4620      	mov	r0, r4
 8002d4e:	4629      	mov	r1, r5
 8002d50:	f7fd fd24 	bl	800079c <__aeabi_ddiv>
 8002d54:	4603      	mov	r3, r0
 8002d56:	460c      	mov	r4, r1
 8002d58:	4618      	mov	r0, r3
 8002d5a:	4621      	mov	r1, r4
 8002d5c:	f7fd fecc 	bl	8000af8 <__aeabi_d2f>
 8002d60:	4602      	mov	r2, r0
 8002d62:	4b77      	ldr	r3, [pc, #476]	; (8002f40 <motor_task_init+0x298>)
 8002d64:	629a      	str	r2, [r3, #40]	; 0x28

	 pos_params[1].kp = 250.0;
 8002d66:	4b76      	ldr	r3, [pc, #472]	; (8002f40 <motor_task_init+0x298>)
 8002d68:	4a76      	ldr	r2, [pc, #472]	; (8002f44 <motor_task_init+0x29c>)
 8002d6a:	655a      	str	r2, [r3, #84]	; 0x54
	 pos_params[1].kd = -5000.0;
 8002d6c:	4b74      	ldr	r3, [pc, #464]	; (8002f40 <motor_task_init+0x298>)
 8002d6e:	4a76      	ldr	r2, [pc, #472]	; (8002f48 <motor_task_init+0x2a0>)
 8002d70:	65da      	str	r2, [r3, #92]	; 0x5c
	 pos_params[1].cmd_max = 10000.0;
 8002d72:	4b73      	ldr	r3, [pc, #460]	; (8002f40 <motor_task_init+0x298>)
 8002d74:	4a75      	ldr	r2, [pc, #468]	; (8002f4c <motor_task_init+0x2a4>)
 8002d76:	649a      	str	r2, [r3, #72]	; 0x48
	 pos_params[1].cmd_min = -10000.0;
 8002d78:	4b71      	ldr	r3, [pc, #452]	; (8002f40 <motor_task_init+0x298>)
 8002d7a:	4a75      	ldr	r2, [pc, #468]	; (8002f50 <motor_task_init+0x2a8>)
 8002d7c:	64da      	str	r2, [r3, #76]	; 0x4c
	 pos_params[1].speed_alpha = 0.98;
 8002d7e:	4b70      	ldr	r3, [pc, #448]	; (8002f40 <motor_task_init+0x298>)
 8002d80:	4a74      	ldr	r2, [pc, #464]	; (8002f54 <motor_task_init+0x2ac>)
 8002d82:	651a      	str	r2, [r3, #80]	; 0x50
	 pos_params[1].integral_max = 8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002d84:	4b6e      	ldr	r3, [pc, #440]	; (8002f40 <motor_task_init+0x298>)
 8002d86:	4a74      	ldr	r2, [pc, #464]	; (8002f58 <motor_task_init+0x2b0>)
 8002d88:	641a      	str	r2, [r3, #64]	; 0x40
	 pos_params[1].integral_min = -8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002d8a:	4b6d      	ldr	r3, [pc, #436]	; (8002f40 <motor_task_init+0x298>)
 8002d8c:	4a73      	ldr	r2, [pc, #460]	; (8002f5c <motor_task_init+0x2b4>)
 8002d8e:	645a      	str	r2, [r3, #68]	; 0x44
	 pos_params[1].ki = (0.4 * pos_params[1].cmd_max) / pos_params[1].integral_max; // Maximum is 40% of command
 8002d90:	4b6b      	ldr	r3, [pc, #428]	; (8002f40 <motor_task_init+0x298>)
 8002d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7fd fb7f 	bl	8000498 <__aeabi_f2d>
 8002d9a:	a35b      	add	r3, pc, #364	; (adr r3, 8002f08 <motor_task_init+0x260>)
 8002d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da0:	f7fd fbd2 	bl	8000548 <__aeabi_dmul>
 8002da4:	4603      	mov	r3, r0
 8002da6:	460c      	mov	r4, r1
 8002da8:	4625      	mov	r5, r4
 8002daa:	461c      	mov	r4, r3
 8002dac:	4b64      	ldr	r3, [pc, #400]	; (8002f40 <motor_task_init+0x298>)
 8002dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fd fb71 	bl	8000498 <__aeabi_f2d>
 8002db6:	4602      	mov	r2, r0
 8002db8:	460b      	mov	r3, r1
 8002dba:	4620      	mov	r0, r4
 8002dbc:	4629      	mov	r1, r5
 8002dbe:	f7fd fced 	bl	800079c <__aeabi_ddiv>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	460c      	mov	r4, r1
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	4621      	mov	r1, r4
 8002dca:	f7fd fe95 	bl	8000af8 <__aeabi_d2f>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	4b5b      	ldr	r3, [pc, #364]	; (8002f40 <motor_task_init+0x298>)
 8002dd2:	659a      	str	r2, [r3, #88]	; 0x58

	 // speed control params
	 speed_params[0].kp = 50.0;
 8002dd4:	4b62      	ldr	r3, [pc, #392]	; (8002f60 <motor_task_init+0x2b8>)
 8002dd6:	4a63      	ldr	r2, [pc, #396]	; (8002f64 <motor_task_init+0x2bc>)
 8002dd8:	625a      	str	r2, [r3, #36]	; 0x24
	 speed_params[0].kd = -100.0;
 8002dda:	4b61      	ldr	r3, [pc, #388]	; (8002f60 <motor_task_init+0x2b8>)
 8002ddc:	4a62      	ldr	r2, [pc, #392]	; (8002f68 <motor_task_init+0x2c0>)
 8002dde:	62da      	str	r2, [r3, #44]	; 0x2c
	 speed_params[0].cmd_max = 10000.0;
 8002de0:	4b5f      	ldr	r3, [pc, #380]	; (8002f60 <motor_task_init+0x2b8>)
 8002de2:	4a5a      	ldr	r2, [pc, #360]	; (8002f4c <motor_task_init+0x2a4>)
 8002de4:	619a      	str	r2, [r3, #24]
	 speed_params[0].cmd_min = -10000.0;
 8002de6:	4b5e      	ldr	r3, [pc, #376]	; (8002f60 <motor_task_init+0x2b8>)
 8002de8:	4a59      	ldr	r2, [pc, #356]	; (8002f50 <motor_task_init+0x2a8>)
 8002dea:	61da      	str	r2, [r3, #28]
	 speed_params[0].speed_alpha = 0.95;
 8002dec:	4b5c      	ldr	r3, [pc, #368]	; (8002f60 <motor_task_init+0x2b8>)
 8002dee:	4a5f      	ldr	r2, [pc, #380]	; (8002f6c <motor_task_init+0x2c4>)
 8002df0:	621a      	str	r2, [r3, #32]
	 speed_params[0].integral_max = 8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002df2:	4b5b      	ldr	r3, [pc, #364]	; (8002f60 <motor_task_init+0x2b8>)
 8002df4:	4a58      	ldr	r2, [pc, #352]	; (8002f58 <motor_task_init+0x2b0>)
 8002df6:	611a      	str	r2, [r3, #16]
	 speed_params[0].integral_min = -8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002df8:	4b59      	ldr	r3, [pc, #356]	; (8002f60 <motor_task_init+0x2b8>)
 8002dfa:	4a58      	ldr	r2, [pc, #352]	; (8002f5c <motor_task_init+0x2b4>)
 8002dfc:	615a      	str	r2, [r3, #20]
	 speed_params[0].ki = 0.0;
 8002dfe:	4b58      	ldr	r3, [pc, #352]	; (8002f60 <motor_task_init+0x2b8>)
 8002e00:	f04f 0200 	mov.w	r2, #0
 8002e04:	629a      	str	r2, [r3, #40]	; 0x28

 	 speed_params[1].kp = 50.0;
 8002e06:	4b56      	ldr	r3, [pc, #344]	; (8002f60 <motor_task_init+0x2b8>)
 8002e08:	4a56      	ldr	r2, [pc, #344]	; (8002f64 <motor_task_init+0x2bc>)
 8002e0a:	655a      	str	r2, [r3, #84]	; 0x54
	 speed_params[1].kd = -100.0;
 8002e0c:	4b54      	ldr	r3, [pc, #336]	; (8002f60 <motor_task_init+0x2b8>)
 8002e0e:	4a56      	ldr	r2, [pc, #344]	; (8002f68 <motor_task_init+0x2c0>)
 8002e10:	65da      	str	r2, [r3, #92]	; 0x5c
	 speed_params[1].cmd_max = 10000.0;
 8002e12:	4b53      	ldr	r3, [pc, #332]	; (8002f60 <motor_task_init+0x2b8>)
 8002e14:	4a4d      	ldr	r2, [pc, #308]	; (8002f4c <motor_task_init+0x2a4>)
 8002e16:	649a      	str	r2, [r3, #72]	; 0x48
	 speed_params[1].cmd_min = -10000.0;
 8002e18:	4b51      	ldr	r3, [pc, #324]	; (8002f60 <motor_task_init+0x2b8>)
 8002e1a:	4a4d      	ldr	r2, [pc, #308]	; (8002f50 <motor_task_init+0x2a8>)
 8002e1c:	64da      	str	r2, [r3, #76]	; 0x4c
	 speed_params[1].speed_alpha = 0.95;
 8002e1e:	4b50      	ldr	r3, [pc, #320]	; (8002f60 <motor_task_init+0x2b8>)
 8002e20:	4a52      	ldr	r2, [pc, #328]	; (8002f6c <motor_task_init+0x2c4>)
 8002e22:	651a      	str	r2, [r3, #80]	; 0x50
	 speed_params[1].integral_max = 8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002e24:	4b4e      	ldr	r3, [pc, #312]	; (8002f60 <motor_task_init+0x2b8>)
 8002e26:	4a4c      	ldr	r2, [pc, #304]	; (8002f58 <motor_task_init+0x2b0>)
 8002e28:	641a      	str	r2, [r3, #64]	; 0x40
	 speed_params[1].integral_min = -8.0e6; // Accumulates difference of ticks at 4kHz, must be big
 8002e2a:	4b4d      	ldr	r3, [pc, #308]	; (8002f60 <motor_task_init+0x2b8>)
 8002e2c:	4a4b      	ldr	r2, [pc, #300]	; (8002f5c <motor_task_init+0x2b4>)
 8002e2e:	645a      	str	r2, [r3, #68]	; 0x44
	 speed_params[1].ki = 0.0;
 8002e30:	4b4b      	ldr	r3, [pc, #300]	; (8002f60 <motor_task_init+0x2b8>)
 8002e32:	f04f 0200 	mov.w	r2, #0
 8002e36:	659a      	str	r2, [r3, #88]	; 0x58

	 // current control params
	 cur_params[0].kp = 3.0;
 8002e38:	4b4d      	ldr	r3, [pc, #308]	; (8002f70 <motor_task_init+0x2c8>)
 8002e3a:	4a4e      	ldr	r2, [pc, #312]	; (8002f74 <motor_task_init+0x2cc>)
 8002e3c:	625a      	str	r2, [r3, #36]	; 0x24
	 cur_params[0].kd = 0.0;
 8002e3e:	4b4c      	ldr	r3, [pc, #304]	; (8002f70 <motor_task_init+0x2c8>)
 8002e40:	f04f 0200 	mov.w	r2, #0
 8002e44:	62da      	str	r2, [r3, #44]	; 0x2c
	 cur_params[0].cmd_max = 10000.0;
 8002e46:	4b4a      	ldr	r3, [pc, #296]	; (8002f70 <motor_task_init+0x2c8>)
 8002e48:	4a40      	ldr	r2, [pc, #256]	; (8002f4c <motor_task_init+0x2a4>)
 8002e4a:	619a      	str	r2, [r3, #24]
	 cur_params[0].cmd_min = -10000.0;
 8002e4c:	4b48      	ldr	r3, [pc, #288]	; (8002f70 <motor_task_init+0x2c8>)
 8002e4e:	4a40      	ldr	r2, [pc, #256]	; (8002f50 <motor_task_init+0x2a8>)
 8002e50:	61da      	str	r2, [r3, #28]
	 cur_params[0].speed_alpha = 0.98;
 8002e52:	4b47      	ldr	r3, [pc, #284]	; (8002f70 <motor_task_init+0x2c8>)
 8002e54:	4a3f      	ldr	r2, [pc, #252]	; (8002f54 <motor_task_init+0x2ac>)
 8002e56:	621a      	str	r2, [r3, #32]
	 cur_params[0].integral_max = 10000.0; // Accumulates difference of ticks at 4kHz, must be big
 8002e58:	4b45      	ldr	r3, [pc, #276]	; (8002f70 <motor_task_init+0x2c8>)
 8002e5a:	4a3c      	ldr	r2, [pc, #240]	; (8002f4c <motor_task_init+0x2a4>)
 8002e5c:	611a      	str	r2, [r3, #16]
	 cur_params[0].integral_min = -10000.0; // Accumulates difference of ticks at 4kHz, must be big
 8002e5e:	4b44      	ldr	r3, [pc, #272]	; (8002f70 <motor_task_init+0x2c8>)
 8002e60:	4a3b      	ldr	r2, [pc, #236]	; (8002f50 <motor_task_init+0x2a8>)
 8002e62:	615a      	str	r2, [r3, #20]
	 cur_params[0].ki = (0.95 * cur_params[0].cmd_max) / cur_params[0].integral_max;
 8002e64:	4b42      	ldr	r3, [pc, #264]	; (8002f70 <motor_task_init+0x2c8>)
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7fd fb15 	bl	8000498 <__aeabi_f2d>
 8002e6e:	a328      	add	r3, pc, #160	; (adr r3, 8002f10 <motor_task_init+0x268>)
 8002e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e74:	f7fd fb68 	bl	8000548 <__aeabi_dmul>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	460c      	mov	r4, r1
 8002e7c:	4625      	mov	r5, r4
 8002e7e:	461c      	mov	r4, r3
 8002e80:	4b3b      	ldr	r3, [pc, #236]	; (8002f70 <motor_task_init+0x2c8>)
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7fd fb07 	bl	8000498 <__aeabi_f2d>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4620      	mov	r0, r4
 8002e90:	4629      	mov	r1, r5
 8002e92:	f7fd fc83 	bl	800079c <__aeabi_ddiv>
 8002e96:	4603      	mov	r3, r0
 8002e98:	460c      	mov	r4, r1
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	4621      	mov	r1, r4
 8002e9e:	f7fd fe2b 	bl	8000af8 <__aeabi_d2f>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	4b32      	ldr	r3, [pc, #200]	; (8002f70 <motor_task_init+0x2c8>)
 8002ea6:	629a      	str	r2, [r3, #40]	; 0x28

	 cur_params[1].kp = cur_params[0].kp;
 8002ea8:	4b31      	ldr	r3, [pc, #196]	; (8002f70 <motor_task_init+0x2c8>)
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eac:	4a30      	ldr	r2, [pc, #192]	; (8002f70 <motor_task_init+0x2c8>)
 8002eae:	6553      	str	r3, [r2, #84]	; 0x54
	 cur_params[1].kd = cur_params[0].kd;
 8002eb0:	4b2f      	ldr	r3, [pc, #188]	; (8002f70 <motor_task_init+0x2c8>)
 8002eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb4:	4a2e      	ldr	r2, [pc, #184]	; (8002f70 <motor_task_init+0x2c8>)
 8002eb6:	65d3      	str	r3, [r2, #92]	; 0x5c
	 cur_params[1].cmd_max = cur_params[0].cmd_max;
 8002eb8:	4b2d      	ldr	r3, [pc, #180]	; (8002f70 <motor_task_init+0x2c8>)
 8002eba:	699b      	ldr	r3, [r3, #24]
 8002ebc:	4a2c      	ldr	r2, [pc, #176]	; (8002f70 <motor_task_init+0x2c8>)
 8002ebe:	6493      	str	r3, [r2, #72]	; 0x48
	 cur_params[1].cmd_min = cur_params[0].cmd_min;
 8002ec0:	4b2b      	ldr	r3, [pc, #172]	; (8002f70 <motor_task_init+0x2c8>)
 8002ec2:	69db      	ldr	r3, [r3, #28]
 8002ec4:	4a2a      	ldr	r2, [pc, #168]	; (8002f70 <motor_task_init+0x2c8>)
 8002ec6:	64d3      	str	r3, [r2, #76]	; 0x4c
	 cur_params[1].speed_alpha = cur_params[0].speed_alpha;
 8002ec8:	4b29      	ldr	r3, [pc, #164]	; (8002f70 <motor_task_init+0x2c8>)
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	4a28      	ldr	r2, [pc, #160]	; (8002f70 <motor_task_init+0x2c8>)
 8002ece:	6513      	str	r3, [r2, #80]	; 0x50
	 cur_params[1].integral_max = cur_params[0].integral_max;
 8002ed0:	4b27      	ldr	r3, [pc, #156]	; (8002f70 <motor_task_init+0x2c8>)
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	4a26      	ldr	r2, [pc, #152]	; (8002f70 <motor_task_init+0x2c8>)
 8002ed6:	6413      	str	r3, [r2, #64]	; 0x40
	 cur_params[1].integral_min = cur_params[0].integral_min;
 8002ed8:	4b25      	ldr	r3, [pc, #148]	; (8002f70 <motor_task_init+0x2c8>)
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	4a24      	ldr	r2, [pc, #144]	; (8002f70 <motor_task_init+0x2c8>)
 8002ede:	6453      	str	r3, [r2, #68]	; 0x44
	 cur_params[1].ki = cur_params[0].ki;
 8002ee0:	4b23      	ldr	r3, [pc, #140]	; (8002f70 <motor_task_init+0x2c8>)
 8002ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee4:	4a22      	ldr	r2, [pc, #136]	; (8002f70 <motor_task_init+0x2c8>)
 8002ee6:	6593      	str	r3, [r2, #88]	; 0x58

	 motors[0].reverse_direction = true;
 8002ee8:	4b23      	ldr	r3, [pc, #140]	; (8002f78 <motor_task_init+0x2d0>)
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	 motors[0].duty = 0.0;
 8002ef0:	4b21      	ldr	r3, [pc, #132]	; (8002f78 <motor_task_init+0x2d0>)
 8002ef2:	f04f 0200 	mov.w	r2, #0
 8002ef6:	60da      	str	r2, [r3, #12]
	 motors[0].ticks_per_rev = TICKS_PER_REVOLUTION_DEFAULT;
 8002ef8:	4b1f      	ldr	r3, [pc, #124]	; (8002f78 <motor_task_init+0x2d0>)
 8002efa:	f241 0268 	movw	r2, #4200	; 0x1068
 8002efe:	629a      	str	r2, [r3, #40]	; 0x28
 8002f00:	e03c      	b.n	8002f7c <motor_task_init+0x2d4>
 8002f02:	bf00      	nop
 8002f04:	f3af 8000 	nop.w
 8002f08:	9999999a 	.word	0x9999999a
 8002f0c:	3fd99999 	.word	0x3fd99999
 8002f10:	66666666 	.word	0x66666666
 8002f14:	3fee6666 	.word	0x3fee6666
 8002f18:	20000d88 	.word	0x20000d88
 8002f1c:	20000f24 	.word	0x20000f24
 8002f20:	3d6147ae 	.word	0x3d6147ae
 8002f24:	3d851eb8 	.word	0x3d851eb8
 8002f28:	20000f0c 	.word	0x20000f0c
 8002f2c:	41700000 	.word	0x41700000
 8002f30:	c2f00000 	.word	0xc2f00000
 8002f34:	455ac000 	.word	0x455ac000
 8002f38:	45228000 	.word	0x45228000
 8002f3c:	43160000 	.word	0x43160000
 8002f40:	20000dec 	.word	0x20000dec
 8002f44:	437a0000 	.word	0x437a0000
 8002f48:	c59c4000 	.word	0xc59c4000
 8002f4c:	461c4000 	.word	0x461c4000
 8002f50:	c61c4000 	.word	0xc61c4000
 8002f54:	3f7ae148 	.word	0x3f7ae148
 8002f58:	4af42400 	.word	0x4af42400
 8002f5c:	caf42400 	.word	0xcaf42400
 8002f60:	20000e4c 	.word	0x20000e4c
 8002f64:	42480000 	.word	0x42480000
 8002f68:	c2c80000 	.word	0xc2c80000
 8002f6c:	3f733333 	.word	0x3f733333
 8002f70:	20000eac 	.word	0x20000eac
 8002f74:	40400000 	.word	0x40400000
 8002f78:	20000d8c 	.word	0x20000d8c
	 motors[1].reverse_direction = false;
 8002f7c:	4b43      	ldr	r3, [pc, #268]	; (800308c <motor_task_init+0x3e4>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	 motors[1].duty = 0.0;
 8002f84:	4b41      	ldr	r3, [pc, #260]	; (800308c <motor_task_init+0x3e4>)
 8002f86:	f04f 0200 	mov.w	r2, #0
 8002f8a:	63da      	str	r2, [r3, #60]	; 0x3c
	 motors[1].ticks_per_rev = TICKS_PER_REVOLUTION_DEFAULT;
 8002f8c:	4b3f      	ldr	r3, [pc, #252]	; (800308c <motor_task_init+0x3e4>)
 8002f8e:	f241 0268 	movw	r2, #4200	; 0x1068
 8002f92:	659a      	str	r2, [r3, #88]	; 0x58

	 motor_tele_timer_handle = xTimerCreate(
 8002f94:	4b3e      	ldr	r3, [pc, #248]	; (8003090 <motor_task_init+0x3e8>)
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	2300      	movs	r3, #0
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	2114      	movs	r1, #20
 8002f9e:	483d      	ldr	r0, [pc, #244]	; (8003094 <motor_task_init+0x3ec>)
 8002fa0:	f006 fad4 	bl	800954c <xTimerCreate>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	4b3c      	ldr	r3, [pc, #240]	; (8003098 <motor_task_init+0x3f0>)
 8002fa8:	601a      	str	r2, [r3, #0]
	 		 pdMS_TO_TICKS(20),
	 		 pdTRUE,
	 		 NULL,
	 		 vMotorTelemetryTimerCallback);

	 if(motor_tele_timer_handle)
 8002faa:	4b3b      	ldr	r3, [pc, #236]	; (8003098 <motor_task_init+0x3f0>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00b      	beq.n	8002fca <motor_task_init+0x322>
	 {
	 	 xTimerStart(motor_tele_timer_handle, 10);
 8002fb2:	4b39      	ldr	r3, [pc, #228]	; (8003098 <motor_task_init+0x3f0>)
 8002fb4:	681c      	ldr	r4, [r3, #0]
 8002fb6:	f005 fd7d 	bl	8008ab4 <xTaskGetTickCount>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	230a      	movs	r3, #10
 8002fbe:	9300      	str	r3, [sp, #0]
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	4620      	mov	r0, r4
 8002fc6:	f006 fb1d 	bl	8009604 <xTimerGenericCommand>
	 }

	 // Enable PWM channels for lights and motor driving
	 TIM2->CR1 |= TIM_CR1_CEN;
 8002fca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002fd4:	f043 0301 	orr.w	r3, r3, #1
 8002fd8:	6013      	str	r3, [r2, #0]
	 TIM13->CR1 |= TIM_CR1_CEN;
 8002fda:	4b30      	ldr	r3, [pc, #192]	; (800309c <motor_task_init+0x3f4>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a2f      	ldr	r2, [pc, #188]	; (800309c <motor_task_init+0x3f4>)
 8002fe0:	f043 0301 	orr.w	r3, r3, #1
 8002fe4:	6013      	str	r3, [r2, #0]
	 TIM14->CR1 |= TIM_CR1_CEN;
 8002fe6:	4b2e      	ldr	r3, [pc, #184]	; (80030a0 <motor_task_init+0x3f8>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a2d      	ldr	r2, [pc, #180]	; (80030a0 <motor_task_init+0x3f8>)
 8002fec:	f043 0301 	orr.w	r3, r3, #1
 8002ff0:	6013      	str	r3, [r2, #0]
	 TIM4->CR1 |= TIM_CR1_CEN; // Control loop timer
 8002ff2:	4b2c      	ldr	r3, [pc, #176]	; (80030a4 <motor_task_init+0x3fc>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a2b      	ldr	r2, [pc, #172]	; (80030a4 <motor_task_init+0x3fc>)
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	6013      	str	r3, [r2, #0]
	 TIM9->CR1 |= TIM_CR1_CEN; // ADC sample loop timer
 8002ffe:	4b2a      	ldr	r3, [pc, #168]	; (80030a8 <motor_task_init+0x400>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a29      	ldr	r2, [pc, #164]	; (80030a8 <motor_task_init+0x400>)
 8003004:	f043 0301 	orr.w	r3, r3, #1
 8003008:	6013      	str	r3, [r2, #0]

	 TIM2->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E);
 800300a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003014:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 8003018:	f043 0311 	orr.w	r3, r3, #17
 800301c:	6213      	str	r3, [r2, #32]
	 TIM13->CCER |= (TIM_CCER_CC1E);
 800301e:	4b1f      	ldr	r3, [pc, #124]	; (800309c <motor_task_init+0x3f4>)
 8003020:	6a1b      	ldr	r3, [r3, #32]
 8003022:	4a1e      	ldr	r2, [pc, #120]	; (800309c <motor_task_init+0x3f4>)
 8003024:	f043 0301 	orr.w	r3, r3, #1
 8003028:	6213      	str	r3, [r2, #32]
	 TIM14->CCER |= (TIM_CCER_CC1E);
 800302a:	4b1d      	ldr	r3, [pc, #116]	; (80030a0 <motor_task_init+0x3f8>)
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	4a1c      	ldr	r2, [pc, #112]	; (80030a0 <motor_task_init+0x3f8>)
 8003030:	f043 0301 	orr.w	r3, r3, #1
 8003034:	6213      	str	r3, [r2, #32]
	 TIM4->CCER |= (TIM_CCER_CC1E);
 8003036:	4b1b      	ldr	r3, [pc, #108]	; (80030a4 <motor_task_init+0x3fc>)
 8003038:	6a1b      	ldr	r3, [r3, #32]
 800303a:	4a1a      	ldr	r2, [pc, #104]	; (80030a4 <motor_task_init+0x3fc>)
 800303c:	f043 0301 	orr.w	r3, r3, #1
 8003040:	6213      	str	r3, [r2, #32]
	 TIM9->CCER |= (TIM_CCER_CC1E);
 8003042:	4b19      	ldr	r3, [pc, #100]	; (80030a8 <motor_task_init+0x400>)
 8003044:	6a1b      	ldr	r3, [r3, #32]
 8003046:	4a18      	ldr	r2, [pc, #96]	; (80030a8 <motor_task_init+0x400>)
 8003048:	f043 0301 	orr.w	r3, r3, #1
 800304c:	6213      	str	r3, [r2, #32]

	 TIM4->DIER |= (TIM_DIER_CC1IE);
 800304e:	4b15      	ldr	r3, [pc, #84]	; (80030a4 <motor_task_init+0x3fc>)
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	4a14      	ldr	r2, [pc, #80]	; (80030a4 <motor_task_init+0x3fc>)
 8003054:	f043 0302 	orr.w	r3, r3, #2
 8003058:	60d3      	str	r3, [r2, #12]
	 TIM9->DIER |= (TIM_DIER_CC1IE);
 800305a:	4b13      	ldr	r3, [pc, #76]	; (80030a8 <motor_task_init+0x400>)
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	4a12      	ldr	r2, [pc, #72]	; (80030a8 <motor_task_init+0x400>)
 8003060:	f043 0302 	orr.w	r3, r3, #2
 8003064:	60d3      	str	r3, [r2, #12]

	 // Enable encoder timers
	 TIM1->CR1 |= TIM_CR1_CEN;
 8003066:	4b11      	ldr	r3, [pc, #68]	; (80030ac <motor_task_init+0x404>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a10      	ldr	r2, [pc, #64]	; (80030ac <motor_task_init+0x404>)
 800306c:	f043 0301 	orr.w	r3, r3, #1
 8003070:	6013      	str	r3, [r2, #0]
	 TIM3->CR1 |= TIM_CR1_CEN;
 8003072:	4b0f      	ldr	r3, [pc, #60]	; (80030b0 <motor_task_init+0x408>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a0e      	ldr	r2, [pc, #56]	; (80030b0 <motor_task_init+0x408>)
 8003078:	f043 0301 	orr.w	r3, r3, #1
 800307c:	6013      	str	r3, [r2, #0]

	  vTaskDelay(pdMS_TO_TICKS(2500));
 800307e:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8003082:	f005 fbd5 	bl	8008830 <vTaskDelay>
 }
 8003086:	bf00      	nop
 8003088:	46bd      	mov	sp, r7
 800308a:	bdb0      	pop	{r4, r5, r7, pc}
 800308c:	20000d8c 	.word	0x20000d8c
 8003090:	08002529 	.word	0x08002529
 8003094:	0800db18 	.word	0x0800db18
 8003098:	20000d84 	.word	0x20000d84
 800309c:	40001c00 	.word	0x40001c00
 80030a0:	40002000 	.word	0x40002000
 80030a4:	40000800 	.word	0x40000800
 80030a8:	40014000 	.word	0x40014000
 80030ac:	40010000 	.word	0x40010000
 80030b0:	40000400 	.word	0x40000400

080030b4 <motor_task>:

 void motor_task(void)
 {
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
	 vControlTimerCallback();
 80030b8:	f7ff fc0e 	bl	80028d8 <vControlTimerCallback>
 }
 80030bc:	bf00      	nop
 80030be:	bd80      	pop	{r7, pc}

080030c0 <set_control_mode>:
 *
 *	\param mode The controller mode
 *	\param index The motor index
 */
 void set_control_mode(CONTROL_TYPE mode, uint8_t index)
 {
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	4603      	mov	r3, r0
 80030c8:	460a      	mov	r2, r1
 80030ca:	71fb      	strb	r3, [r7, #7]
 80030cc:	4613      	mov	r3, r2
 80030ce:	71bb      	strb	r3, [r7, #6]
	if(index >= NUMBER_MOTORS)
 80030d0:	79bb      	ldrb	r3, [r7, #6]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d804      	bhi.n	80030e0 <set_control_mode+0x20>
	{
		return;
	}
	control_type[index] = mode;
 80030d6:	79bb      	ldrb	r3, [r7, #6]
 80030d8:	4904      	ldr	r1, [pc, #16]	; (80030ec <set_control_mode+0x2c>)
 80030da:	79fa      	ldrb	r2, [r7, #7]
 80030dc:	54ca      	strb	r2, [r1, r3]
 80030de:	e000      	b.n	80030e2 <set_control_mode+0x22>
		return;
 80030e0:	bf00      	nop
 }
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	20000d88 	.word	0x20000d88

080030f0 <set_motor_position>:
 *
 *	\param rotations_deg The desired position
 *	\param index The motor index
 */
 void set_motor_position(float rotations_deg, uint8_t index)
 {
 80030f0:	b5b0      	push	{r4, r5, r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80030fa:	4603      	mov	r3, r0
 80030fc:	70fb      	strb	r3, [r7, #3]
	if(index >= NUMBER_MOTORS)
 80030fe:	78fb      	ldrb	r3, [r7, #3]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d838      	bhi.n	8003176 <set_motor_position+0x86>
	{
		return;
	}
	motors[index].desired_position_deg = rotations_deg;
 8003104:	78fa      	ldrb	r2, [r7, #3]
 8003106:	491e      	ldr	r1, [pc, #120]	; (8003180 <set_motor_position+0x90>)
 8003108:	4613      	mov	r3, r2
 800310a:	005b      	lsls	r3, r3, #1
 800310c:	4413      	add	r3, r2
 800310e:	011b      	lsls	r3, r3, #4
 8003110:	440b      	add	r3, r1
 8003112:	3304      	adds	r3, #4
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	601a      	str	r2, [r3, #0]
	motors[index].ticks_setpoint = (int32_t) (motors[index].ticks_per_rev) * (rotations_deg / 360.0);
 8003118:	78fa      	ldrb	r2, [r7, #3]
 800311a:	4919      	ldr	r1, [pc, #100]	; (8003180 <set_motor_position+0x90>)
 800311c:	4613      	mov	r3, r2
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	4413      	add	r3, r2
 8003122:	011b      	lsls	r3, r3, #4
 8003124:	440b      	add	r3, r1
 8003126:	3328      	adds	r3, #40	; 0x28
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4618      	mov	r0, r3
 800312c:	f7fd f9a2 	bl	8000474 <__aeabi_i2d>
 8003130:	4604      	mov	r4, r0
 8003132:	460d      	mov	r5, r1
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f7fd f9af 	bl	8000498 <__aeabi_f2d>
 800313a:	f04f 0200 	mov.w	r2, #0
 800313e:	4b11      	ldr	r3, [pc, #68]	; (8003184 <set_motor_position+0x94>)
 8003140:	f7fd fb2c 	bl	800079c <__aeabi_ddiv>
 8003144:	4602      	mov	r2, r0
 8003146:	460b      	mov	r3, r1
 8003148:	4620      	mov	r0, r4
 800314a:	4629      	mov	r1, r5
 800314c:	f7fd f9fc 	bl	8000548 <__aeabi_dmul>
 8003150:	4603      	mov	r3, r0
 8003152:	460c      	mov	r4, r1
 8003154:	461a      	mov	r2, r3
 8003156:	4623      	mov	r3, r4
 8003158:	78fc      	ldrb	r4, [r7, #3]
 800315a:	4610      	mov	r0, r2
 800315c:	4619      	mov	r1, r3
 800315e:	f7fd fca3 	bl	8000aa8 <__aeabi_d2iz>
 8003162:	4601      	mov	r1, r0
 8003164:	4a06      	ldr	r2, [pc, #24]	; (8003180 <set_motor_position+0x90>)
 8003166:	4623      	mov	r3, r4
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	4423      	add	r3, r4
 800316c:	011b      	lsls	r3, r3, #4
 800316e:	4413      	add	r3, r2
 8003170:	3324      	adds	r3, #36	; 0x24
 8003172:	6019      	str	r1, [r3, #0]
 8003174:	e000      	b.n	8003178 <set_motor_position+0x88>
		return;
 8003176:	bf00      	nop
 }
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bdb0      	pop	{r4, r5, r7, pc}
 800317e:	bf00      	nop
 8003180:	20000d8c 	.word	0x20000d8c
 8003184:	40768000 	.word	0x40768000

08003188 <get_motor_position>:
 *	\brief Gets the motor current position
 *
 *	\param index The motor index
 */
 float get_motor_position(uint8_t index)
 {
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	71fb      	strb	r3, [r7, #7]
	if(index >= NUMBER_MOTORS)
 8003192:	79fb      	ldrb	r3, [r7, #7]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d902      	bls.n	800319e <get_motor_position+0x16>
	{
		return 0.0;
 8003198:	f04f 0300 	mov.w	r3, #0
 800319c:	e030      	b.n	8003200 <get_motor_position+0x78>
	}
	motors[index].current_position_deg = ((float) motors[index].ticks_count / (float) motors[index].ticks_per_rev) * 360.0;
 800319e:	79fa      	ldrb	r2, [r7, #7]
 80031a0:	491c      	ldr	r1, [pc, #112]	; (8003214 <get_motor_position+0x8c>)
 80031a2:	4613      	mov	r3, r2
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	4413      	add	r3, r2
 80031a8:	011b      	lsls	r3, r3, #4
 80031aa:	440b      	add	r3, r1
 80031ac:	3320      	adds	r3, #32
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	ee07 3a90 	vmov	s15, r3
 80031b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80031b8:	79fa      	ldrb	r2, [r7, #7]
 80031ba:	4916      	ldr	r1, [pc, #88]	; (8003214 <get_motor_position+0x8c>)
 80031bc:	4613      	mov	r3, r2
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	4413      	add	r3, r2
 80031c2:	011b      	lsls	r3, r3, #4
 80031c4:	440b      	add	r3, r1
 80031c6:	3328      	adds	r3, #40	; 0x28
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	ee07 3a90 	vmov	s15, r3
 80031ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031d6:	79fa      	ldrb	r2, [r7, #7]
 80031d8:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8003218 <get_motor_position+0x90>
 80031dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031e0:	490c      	ldr	r1, [pc, #48]	; (8003214 <get_motor_position+0x8c>)
 80031e2:	4613      	mov	r3, r2
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	4413      	add	r3, r2
 80031e8:	011b      	lsls	r3, r3, #4
 80031ea:	440b      	add	r3, r1
 80031ec:	edc3 7a00 	vstr	s15, [r3]
	return motors[index].current_position_deg;
 80031f0:	79fa      	ldrb	r2, [r7, #7]
 80031f2:	4908      	ldr	r1, [pc, #32]	; (8003214 <get_motor_position+0x8c>)
 80031f4:	4613      	mov	r3, r2
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	4413      	add	r3, r2
 80031fa:	011b      	lsls	r3, r3, #4
 80031fc:	440b      	add	r3, r1
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	ee07 3a90 	vmov	s15, r3
 }
 8003204:	eeb0 0a67 	vmov.f32	s0, s15
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	20000d8c 	.word	0x20000d8c
 8003218:	43b40000 	.word	0x43b40000

0800321c <set_motor_speed>:
 *
 *	\param speed The desired speed TODO units?
 *	\param index The motor index
 */
 void set_motor_speed(int32_t speed, uint8_t index)
 {
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	460b      	mov	r3, r1
 8003226:	70fb      	strb	r3, [r7, #3]
	if(index >= NUMBER_MOTORS)
 8003228:	78fb      	ldrb	r3, [r7, #3]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d80a      	bhi.n	8003244 <set_motor_speed+0x28>
	{
		return;
	}
	motors[index].speed_setpoint = speed;
 800322e:	78fa      	ldrb	r2, [r7, #3]
 8003230:	4907      	ldr	r1, [pc, #28]	; (8003250 <set_motor_speed+0x34>)
 8003232:	4613      	mov	r3, r2
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	4413      	add	r3, r2
 8003238:	011b      	lsls	r3, r3, #4
 800323a:	440b      	add	r3, r1
 800323c:	3314      	adds	r3, #20
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	e000      	b.n	8003246 <set_motor_speed+0x2a>
		return;
 8003244:	bf00      	nop
 }
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	20000d8c 	.word	0x20000d8c

08003254 <set_motor_duty>:
 *
 *	\param speed The duty [-1,1]
 *	\param index The motor index
 */
 void set_motor_duty(float duty, uint8_t index)
 {
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	ed87 0a01 	vstr	s0, [r7, #4]
 800325e:	4603      	mov	r3, r0
 8003260:	70fb      	strb	r3, [r7, #3]
	if(index >= NUMBER_MOTORS)
 8003262:	78fb      	ldrb	r3, [r7, #3]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d821      	bhi.n	80032ac <set_motor_duty+0x58>
	{
		return;
	}
	if(duty > 1.0){duty = 1.0;}
 8003268:	edd7 7a01 	vldr	s15, [r7, #4]
 800326c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003278:	dd02      	ble.n	8003280 <set_motor_duty+0x2c>
 800327a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800327e:	607b      	str	r3, [r7, #4]
	if(duty < -1.0){duty = -1.0;}
 8003280:	edd7 7a01 	vldr	s15, [r7, #4]
 8003284:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8003288:	eef4 7ac7 	vcmpe.f32	s15, s14
 800328c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003290:	d501      	bpl.n	8003296 <set_motor_duty+0x42>
 8003292:	4b09      	ldr	r3, [pc, #36]	; (80032b8 <set_motor_duty+0x64>)
 8003294:	607b      	str	r3, [r7, #4]

	motors[index].duty = duty;
 8003296:	78fa      	ldrb	r2, [r7, #3]
 8003298:	4908      	ldr	r1, [pc, #32]	; (80032bc <set_motor_duty+0x68>)
 800329a:	4613      	mov	r3, r2
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	4413      	add	r3, r2
 80032a0:	011b      	lsls	r3, r3, #4
 80032a2:	440b      	add	r3, r1
 80032a4:	330c      	adds	r3, #12
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	e000      	b.n	80032ae <set_motor_duty+0x5a>
		return;
 80032ac:	bf00      	nop
 }
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr
 80032b8:	bf800000 	.word	0xbf800000
 80032bc:	20000d8c 	.word	0x20000d8c

080032c0 <set_control_params_kp_min_max>:
 *  \param alpha The speed filter parameter
 *  \param cmd_min The minimum command scaled to [0-1] of pwm period
 *  \param cmd_max The maximum command scaled to [0-1] of pwm period
 */
 void set_control_params_kp_min_max(uint8_t index, uint8_t ctrl_index, float kp, float kd, float alpha, float cmd_min, float cmd_max)
 {
 80032c0:	b480      	push	{r7}
 80032c2:	b087      	sub	sp, #28
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	460a      	mov	r2, r1
 80032ca:	ed87 0a04 	vstr	s0, [r7, #16]
 80032ce:	edc7 0a03 	vstr	s1, [r7, #12]
 80032d2:	ed87 1a02 	vstr	s2, [r7, #8]
 80032d6:	edc7 1a01 	vstr	s3, [r7, #4]
 80032da:	ed87 2a00 	vstr	s4, [r7]
 80032de:	75fb      	strb	r3, [r7, #23]
 80032e0:	4613      	mov	r3, r2
 80032e2:	75bb      	strb	r3, [r7, #22]
	if(index >= NUMBER_MOTORS)
 80032e4:	7dfb      	ldrb	r3, [r7, #23]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	f200 80d0 	bhi.w	800348c <set_control_params_kp_min_max+0x1cc>
	{
		return;
	}
	if(ctrl_index > 2)
 80032ec:	7dbb      	ldrb	r3, [r7, #22]
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	f200 80ce 	bhi.w	8003490 <set_control_params_kp_min_max+0x1d0>
	{
		return;
	}

	if(ctrl_index == 0)
 80032f4:	7dbb      	ldrb	r3, [r7, #22]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d140      	bne.n	800337c <set_control_params_kp_min_max+0xbc>
	{
		pos_params[index].kp = kp;
 80032fa:	7dfa      	ldrb	r2, [r7, #23]
 80032fc:	4967      	ldr	r1, [pc, #412]	; (800349c <set_control_params_kp_min_max+0x1dc>)
 80032fe:	4613      	mov	r3, r2
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	4413      	add	r3, r2
 8003304:	011b      	lsls	r3, r3, #4
 8003306:	440b      	add	r3, r1
 8003308:	3324      	adds	r3, #36	; 0x24
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	601a      	str	r2, [r3, #0]
		pos_params[index].kd = kd;
 800330e:	7dfa      	ldrb	r2, [r7, #23]
 8003310:	4962      	ldr	r1, [pc, #392]	; (800349c <set_control_params_kp_min_max+0x1dc>)
 8003312:	4613      	mov	r3, r2
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	4413      	add	r3, r2
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	440b      	add	r3, r1
 800331c:	332c      	adds	r3, #44	; 0x2c
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	601a      	str	r2, [r3, #0]
		pos_params[index].cmd_max = cmd_max * PWM_PERIOD;
 8003322:	7dfa      	ldrb	r2, [r7, #23]
 8003324:	edd7 7a00 	vldr	s15, [r7]
 8003328:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80034a0 <set_control_params_kp_min_max+0x1e0>
 800332c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003330:	495a      	ldr	r1, [pc, #360]	; (800349c <set_control_params_kp_min_max+0x1dc>)
 8003332:	4613      	mov	r3, r2
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	4413      	add	r3, r2
 8003338:	011b      	lsls	r3, r3, #4
 800333a:	440b      	add	r3, r1
 800333c:	3318      	adds	r3, #24
 800333e:	edc3 7a00 	vstr	s15, [r3]
		pos_params[index].cmd_min = -cmd_min * PWM_PERIOD;
 8003342:	edd7 7a01 	vldr	s15, [r7, #4]
 8003346:	eef1 7a67 	vneg.f32	s15, s15
 800334a:	7dfa      	ldrb	r2, [r7, #23]
 800334c:	ed9f 7a54 	vldr	s14, [pc, #336]	; 80034a0 <set_control_params_kp_min_max+0x1e0>
 8003350:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003354:	4951      	ldr	r1, [pc, #324]	; (800349c <set_control_params_kp_min_max+0x1dc>)
 8003356:	4613      	mov	r3, r2
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	4413      	add	r3, r2
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	440b      	add	r3, r1
 8003360:	331c      	adds	r3, #28
 8003362:	edc3 7a00 	vstr	s15, [r3]
		pos_params[index].speed_alpha = alpha;
 8003366:	7dfa      	ldrb	r2, [r7, #23]
 8003368:	494c      	ldr	r1, [pc, #304]	; (800349c <set_control_params_kp_min_max+0x1dc>)
 800336a:	4613      	mov	r3, r2
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	4413      	add	r3, r2
 8003370:	011b      	lsls	r3, r3, #4
 8003372:	440b      	add	r3, r1
 8003374:	3320      	adds	r3, #32
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	e08a      	b.n	8003492 <set_control_params_kp_min_max+0x1d2>
	} else if(ctrl_index == 1)
 800337c:	7dbb      	ldrb	r3, [r7, #22]
 800337e:	2b01      	cmp	r3, #1
 8003380:	d140      	bne.n	8003404 <set_control_params_kp_min_max+0x144>
	{
		speed_params[index].kp = kp;
 8003382:	7dfa      	ldrb	r2, [r7, #23]
 8003384:	4947      	ldr	r1, [pc, #284]	; (80034a4 <set_control_params_kp_min_max+0x1e4>)
 8003386:	4613      	mov	r3, r2
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	4413      	add	r3, r2
 800338c:	011b      	lsls	r3, r3, #4
 800338e:	440b      	add	r3, r1
 8003390:	3324      	adds	r3, #36	; 0x24
 8003392:	693a      	ldr	r2, [r7, #16]
 8003394:	601a      	str	r2, [r3, #0]
		speed_params[index].kd = kd;
 8003396:	7dfa      	ldrb	r2, [r7, #23]
 8003398:	4942      	ldr	r1, [pc, #264]	; (80034a4 <set_control_params_kp_min_max+0x1e4>)
 800339a:	4613      	mov	r3, r2
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	4413      	add	r3, r2
 80033a0:	011b      	lsls	r3, r3, #4
 80033a2:	440b      	add	r3, r1
 80033a4:	332c      	adds	r3, #44	; 0x2c
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	601a      	str	r2, [r3, #0]
		speed_params[index].cmd_max = cmd_max * PWM_PERIOD;
 80033aa:	7dfa      	ldrb	r2, [r7, #23]
 80033ac:	edd7 7a00 	vldr	s15, [r7]
 80033b0:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80034a0 <set_control_params_kp_min_max+0x1e0>
 80033b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033b8:	493a      	ldr	r1, [pc, #232]	; (80034a4 <set_control_params_kp_min_max+0x1e4>)
 80033ba:	4613      	mov	r3, r2
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	4413      	add	r3, r2
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	440b      	add	r3, r1
 80033c4:	3318      	adds	r3, #24
 80033c6:	edc3 7a00 	vstr	s15, [r3]
		speed_params[index].cmd_min = -cmd_min * PWM_PERIOD;
 80033ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80033ce:	eef1 7a67 	vneg.f32	s15, s15
 80033d2:	7dfa      	ldrb	r2, [r7, #23]
 80033d4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80034a0 <set_control_params_kp_min_max+0x1e0>
 80033d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033dc:	4931      	ldr	r1, [pc, #196]	; (80034a4 <set_control_params_kp_min_max+0x1e4>)
 80033de:	4613      	mov	r3, r2
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	4413      	add	r3, r2
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	440b      	add	r3, r1
 80033e8:	331c      	adds	r3, #28
 80033ea:	edc3 7a00 	vstr	s15, [r3]
		speed_params[index].speed_alpha = alpha;
 80033ee:	7dfa      	ldrb	r2, [r7, #23]
 80033f0:	492c      	ldr	r1, [pc, #176]	; (80034a4 <set_control_params_kp_min_max+0x1e4>)
 80033f2:	4613      	mov	r3, r2
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	4413      	add	r3, r2
 80033f8:	011b      	lsls	r3, r3, #4
 80033fa:	440b      	add	r3, r1
 80033fc:	3320      	adds	r3, #32
 80033fe:	68ba      	ldr	r2, [r7, #8]
 8003400:	601a      	str	r2, [r3, #0]
 8003402:	e046      	b.n	8003492 <set_control_params_kp_min_max+0x1d2>
	} else if(ctrl_index == 2)
 8003404:	7dbb      	ldrb	r3, [r7, #22]
 8003406:	2b02      	cmp	r3, #2
 8003408:	d143      	bne.n	8003492 <set_control_params_kp_min_max+0x1d2>
	{
		cur_params[index].kp = kp;
 800340a:	7dfa      	ldrb	r2, [r7, #23]
 800340c:	4926      	ldr	r1, [pc, #152]	; (80034a8 <set_control_params_kp_min_max+0x1e8>)
 800340e:	4613      	mov	r3, r2
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	4413      	add	r3, r2
 8003414:	011b      	lsls	r3, r3, #4
 8003416:	440b      	add	r3, r1
 8003418:	3324      	adds	r3, #36	; 0x24
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	601a      	str	r2, [r3, #0]
		cur_params[index].kd = kd;
 800341e:	7dfa      	ldrb	r2, [r7, #23]
 8003420:	4921      	ldr	r1, [pc, #132]	; (80034a8 <set_control_params_kp_min_max+0x1e8>)
 8003422:	4613      	mov	r3, r2
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	4413      	add	r3, r2
 8003428:	011b      	lsls	r3, r3, #4
 800342a:	440b      	add	r3, r1
 800342c:	332c      	adds	r3, #44	; 0x2c
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	601a      	str	r2, [r3, #0]
		cur_params[index].cmd_max = cmd_max * PWM_PERIOD;
 8003432:	7dfa      	ldrb	r2, [r7, #23]
 8003434:	edd7 7a00 	vldr	s15, [r7]
 8003438:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80034a0 <set_control_params_kp_min_max+0x1e0>
 800343c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003440:	4919      	ldr	r1, [pc, #100]	; (80034a8 <set_control_params_kp_min_max+0x1e8>)
 8003442:	4613      	mov	r3, r2
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	4413      	add	r3, r2
 8003448:	011b      	lsls	r3, r3, #4
 800344a:	440b      	add	r3, r1
 800344c:	3318      	adds	r3, #24
 800344e:	edc3 7a00 	vstr	s15, [r3]
		cur_params[index].cmd_min = -cmd_min * PWM_PERIOD;
 8003452:	edd7 7a01 	vldr	s15, [r7, #4]
 8003456:	eef1 7a67 	vneg.f32	s15, s15
 800345a:	7dfa      	ldrb	r2, [r7, #23]
 800345c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80034a0 <set_control_params_kp_min_max+0x1e0>
 8003460:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003464:	4910      	ldr	r1, [pc, #64]	; (80034a8 <set_control_params_kp_min_max+0x1e8>)
 8003466:	4613      	mov	r3, r2
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	4413      	add	r3, r2
 800346c:	011b      	lsls	r3, r3, #4
 800346e:	440b      	add	r3, r1
 8003470:	331c      	adds	r3, #28
 8003472:	edc3 7a00 	vstr	s15, [r3]
		cur_params[index].speed_alpha = alpha;
 8003476:	7dfa      	ldrb	r2, [r7, #23]
 8003478:	490b      	ldr	r1, [pc, #44]	; (80034a8 <set_control_params_kp_min_max+0x1e8>)
 800347a:	4613      	mov	r3, r2
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	4413      	add	r3, r2
 8003480:	011b      	lsls	r3, r3, #4
 8003482:	440b      	add	r3, r1
 8003484:	3320      	adds	r3, #32
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	601a      	str	r2, [r3, #0]
 800348a:	e002      	b.n	8003492 <set_control_params_kp_min_max+0x1d2>
		return;
 800348c:	bf00      	nop
 800348e:	e000      	b.n	8003492 <set_control_params_kp_min_max+0x1d2>
		return;
 8003490:	bf00      	nop
	}
 }
 8003492:	371c      	adds	r7, #28
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	20000dec 	.word	0x20000dec
 80034a0:	461c4000 	.word	0x461c4000
 80034a4:	20000e4c 	.word	0x20000e4c
 80034a8:	20000eac 	.word	0x20000eac

080034ac <set_control_params_ki>:
 *	\param index The motor index
 *  \param ctrl_index Which controller to set, 0-position, 1-speed, 2-current
 *  \param ki The integral gain
 */
 void set_control_params_ki(uint8_t index, uint8_t ctrl_index, float ki)
 {
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	4603      	mov	r3, r0
 80034b4:	460a      	mov	r2, r1
 80034b6:	ed87 0a00 	vstr	s0, [r7]
 80034ba:	71fb      	strb	r3, [r7, #7]
 80034bc:	4613      	mov	r3, r2
 80034be:	71bb      	strb	r3, [r7, #6]
	if(index >= NUMBER_MOTORS)
 80034c0:	79fb      	ldrb	r3, [r7, #7]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d82c      	bhi.n	8003520 <set_control_params_ki+0x74>
	{
		return;
	}
	if(ctrl_index > 2)
 80034c6:	79bb      	ldrb	r3, [r7, #6]
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d82b      	bhi.n	8003524 <set_control_params_ki+0x78>
	{
		return;
	}

	if(ctrl_index == 0)
 80034cc:	79bb      	ldrb	r3, [r7, #6]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10a      	bne.n	80034e8 <set_control_params_ki+0x3c>
	{
		pos_params[index].ki = ki;
 80034d2:	79fa      	ldrb	r2, [r7, #7]
 80034d4:	4916      	ldr	r1, [pc, #88]	; (8003530 <set_control_params_ki+0x84>)
 80034d6:	4613      	mov	r3, r2
 80034d8:	005b      	lsls	r3, r3, #1
 80034da:	4413      	add	r3, r2
 80034dc:	011b      	lsls	r3, r3, #4
 80034de:	440b      	add	r3, r1
 80034e0:	3328      	adds	r3, #40	; 0x28
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	e01e      	b.n	8003526 <set_control_params_ki+0x7a>
	} else if(ctrl_index == 1)
 80034e8:	79bb      	ldrb	r3, [r7, #6]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d10a      	bne.n	8003504 <set_control_params_ki+0x58>
	{
		speed_params[index].ki = ki;
 80034ee:	79fa      	ldrb	r2, [r7, #7]
 80034f0:	4910      	ldr	r1, [pc, #64]	; (8003534 <set_control_params_ki+0x88>)
 80034f2:	4613      	mov	r3, r2
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	4413      	add	r3, r2
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	440b      	add	r3, r1
 80034fc:	3328      	adds	r3, #40	; 0x28
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	e010      	b.n	8003526 <set_control_params_ki+0x7a>
	} else if(ctrl_index == 2)
 8003504:	79bb      	ldrb	r3, [r7, #6]
 8003506:	2b02      	cmp	r3, #2
 8003508:	d10d      	bne.n	8003526 <set_control_params_ki+0x7a>
	{
		cur_params[index].ki = ki;
 800350a:	79fa      	ldrb	r2, [r7, #7]
 800350c:	490a      	ldr	r1, [pc, #40]	; (8003538 <set_control_params_ki+0x8c>)
 800350e:	4613      	mov	r3, r2
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	4413      	add	r3, r2
 8003514:	011b      	lsls	r3, r3, #4
 8003516:	440b      	add	r3, r1
 8003518:	3328      	adds	r3, #40	; 0x28
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	601a      	str	r2, [r3, #0]
 800351e:	e002      	b.n	8003526 <set_control_params_ki+0x7a>
		return;
 8003520:	bf00      	nop
 8003522:	e000      	b.n	8003526 <set_control_params_ki+0x7a>
		return;
 8003524:	bf00      	nop
	}
 }
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr
 8003530:	20000dec 	.word	0x20000dec
 8003534:	20000e4c 	.word	0x20000e4c
 8003538:	20000eac 	.word	0x20000eac

0800353c <set_control_params_int_max>:
 *	\param index The motor index
 *  \param ctrl_index Which controller to set, 0-position, 1-speed, 2-current
 *  \param int_max The maximum integral windup
 */
 void set_control_params_int_max(uint8_t index, uint8_t ctrl_index, float int_max)
 {
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	4603      	mov	r3, r0
 8003544:	460a      	mov	r2, r1
 8003546:	ed87 0a00 	vstr	s0, [r7]
 800354a:	71fb      	strb	r3, [r7, #7]
 800354c:	4613      	mov	r3, r2
 800354e:	71bb      	strb	r3, [r7, #6]
	if(index >= NUMBER_MOTORS)
 8003550:	79fb      	ldrb	r3, [r7, #7]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d82c      	bhi.n	80035b0 <set_control_params_int_max+0x74>
	{
		return;
	}
	if(ctrl_index > 2)
 8003556:	79bb      	ldrb	r3, [r7, #6]
 8003558:	2b02      	cmp	r3, #2
 800355a:	d82b      	bhi.n	80035b4 <set_control_params_int_max+0x78>
	{
		return;
	}

	if(ctrl_index == 0)
 800355c:	79bb      	ldrb	r3, [r7, #6]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d10a      	bne.n	8003578 <set_control_params_int_max+0x3c>
	{
		pos_params[index].integral_max = int_max;
 8003562:	79fa      	ldrb	r2, [r7, #7]
 8003564:	4916      	ldr	r1, [pc, #88]	; (80035c0 <set_control_params_int_max+0x84>)
 8003566:	4613      	mov	r3, r2
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	4413      	add	r3, r2
 800356c:	011b      	lsls	r3, r3, #4
 800356e:	440b      	add	r3, r1
 8003570:	3310      	adds	r3, #16
 8003572:	683a      	ldr	r2, [r7, #0]
 8003574:	601a      	str	r2, [r3, #0]
 8003576:	e01e      	b.n	80035b6 <set_control_params_int_max+0x7a>
	} else if(ctrl_index == 1)
 8003578:	79bb      	ldrb	r3, [r7, #6]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d10a      	bne.n	8003594 <set_control_params_int_max+0x58>
	{
		speed_params[index].integral_max = int_max;
 800357e:	79fa      	ldrb	r2, [r7, #7]
 8003580:	4910      	ldr	r1, [pc, #64]	; (80035c4 <set_control_params_int_max+0x88>)
 8003582:	4613      	mov	r3, r2
 8003584:	005b      	lsls	r3, r3, #1
 8003586:	4413      	add	r3, r2
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	440b      	add	r3, r1
 800358c:	3310      	adds	r3, #16
 800358e:	683a      	ldr	r2, [r7, #0]
 8003590:	601a      	str	r2, [r3, #0]
 8003592:	e010      	b.n	80035b6 <set_control_params_int_max+0x7a>
	} else if(ctrl_index == 2)
 8003594:	79bb      	ldrb	r3, [r7, #6]
 8003596:	2b02      	cmp	r3, #2
 8003598:	d10d      	bne.n	80035b6 <set_control_params_int_max+0x7a>
	{
		cur_params[index].integral_max = int_max;
 800359a:	79fa      	ldrb	r2, [r7, #7]
 800359c:	490a      	ldr	r1, [pc, #40]	; (80035c8 <set_control_params_int_max+0x8c>)
 800359e:	4613      	mov	r3, r2
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	4413      	add	r3, r2
 80035a4:	011b      	lsls	r3, r3, #4
 80035a6:	440b      	add	r3, r1
 80035a8:	3310      	adds	r3, #16
 80035aa:	683a      	ldr	r2, [r7, #0]
 80035ac:	601a      	str	r2, [r3, #0]
 80035ae:	e002      	b.n	80035b6 <set_control_params_int_max+0x7a>
		return;
 80035b0:	bf00      	nop
 80035b2:	e000      	b.n	80035b6 <set_control_params_int_max+0x7a>
		return;
 80035b4:	bf00      	nop
	}
 }
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr
 80035c0:	20000dec 	.word	0x20000dec
 80035c4:	20000e4c 	.word	0x20000e4c
 80035c8:	20000eac 	.word	0x20000eac

080035cc <set_control_params_int_min>:
 *	\param index The motor index
 *  \param ctrl_index Which controller to set, 0-position, 1-speed, 2-current
 *  \param int_min The minimum integral windup
 */
 void set_control_params_int_min(uint8_t index, uint8_t ctrl_index, float int_min)
 {
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	4603      	mov	r3, r0
 80035d4:	460a      	mov	r2, r1
 80035d6:	ed87 0a00 	vstr	s0, [r7]
 80035da:	71fb      	strb	r3, [r7, #7]
 80035dc:	4613      	mov	r3, r2
 80035de:	71bb      	strb	r3, [r7, #6]
	if(index >= NUMBER_MOTORS)
 80035e0:	79fb      	ldrb	r3, [r7, #7]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d82c      	bhi.n	8003640 <set_control_params_int_min+0x74>
	{
		return;
	}
	if(ctrl_index > 2)
 80035e6:	79bb      	ldrb	r3, [r7, #6]
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d82b      	bhi.n	8003644 <set_control_params_int_min+0x78>
	{
		return;
	}

	if(ctrl_index == 0)
 80035ec:	79bb      	ldrb	r3, [r7, #6]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10a      	bne.n	8003608 <set_control_params_int_min+0x3c>
	{
		pos_params[index].integral_min = int_min;
 80035f2:	79fa      	ldrb	r2, [r7, #7]
 80035f4:	4916      	ldr	r1, [pc, #88]	; (8003650 <set_control_params_int_min+0x84>)
 80035f6:	4613      	mov	r3, r2
 80035f8:	005b      	lsls	r3, r3, #1
 80035fa:	4413      	add	r3, r2
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	440b      	add	r3, r1
 8003600:	3314      	adds	r3, #20
 8003602:	683a      	ldr	r2, [r7, #0]
 8003604:	601a      	str	r2, [r3, #0]
 8003606:	e01e      	b.n	8003646 <set_control_params_int_min+0x7a>
	} else if(ctrl_index == 1)
 8003608:	79bb      	ldrb	r3, [r7, #6]
 800360a:	2b01      	cmp	r3, #1
 800360c:	d10a      	bne.n	8003624 <set_control_params_int_min+0x58>
	{
		speed_params[index].integral_min = int_min;
 800360e:	79fa      	ldrb	r2, [r7, #7]
 8003610:	4910      	ldr	r1, [pc, #64]	; (8003654 <set_control_params_int_min+0x88>)
 8003612:	4613      	mov	r3, r2
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	4413      	add	r3, r2
 8003618:	011b      	lsls	r3, r3, #4
 800361a:	440b      	add	r3, r1
 800361c:	3314      	adds	r3, #20
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	601a      	str	r2, [r3, #0]
 8003622:	e010      	b.n	8003646 <set_control_params_int_min+0x7a>
	} else if(ctrl_index == 2)
 8003624:	79bb      	ldrb	r3, [r7, #6]
 8003626:	2b02      	cmp	r3, #2
 8003628:	d10d      	bne.n	8003646 <set_control_params_int_min+0x7a>
	{
		cur_params[index].integral_min = int_min;
 800362a:	79fa      	ldrb	r2, [r7, #7]
 800362c:	490a      	ldr	r1, [pc, #40]	; (8003658 <set_control_params_int_min+0x8c>)
 800362e:	4613      	mov	r3, r2
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	4413      	add	r3, r2
 8003634:	011b      	lsls	r3, r3, #4
 8003636:	440b      	add	r3, r1
 8003638:	3314      	adds	r3, #20
 800363a:	683a      	ldr	r2, [r7, #0]
 800363c:	601a      	str	r2, [r3, #0]
 800363e:	e002      	b.n	8003646 <set_control_params_int_min+0x7a>
		return;
 8003640:	bf00      	nop
 8003642:	e000      	b.n	8003646 <set_control_params_int_min+0x7a>
		return;
 8003644:	bf00      	nop
	}
 }
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	20000dec 	.word	0x20000dec
 8003654:	20000e4c 	.word	0x20000e4c
 8003658:	20000eac 	.word	0x20000eac

0800365c <set_motor_ticks_per_rev>:
 *
 *	\param ticks_per_rev The number of quadrature counts per output shaft rotation
  *	\param index The motor index
 */
 void set_motor_ticks_per_rev(int32_t ticks_per_rev, uint8_t index)
 {
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	460b      	mov	r3, r1
 8003666:	70fb      	strb	r3, [r7, #3]
	if(index >= NUMBER_MOTORS)
 8003668:	78fb      	ldrb	r3, [r7, #3]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d80a      	bhi.n	8003684 <set_motor_ticks_per_rev+0x28>
	{
		return;
	}
	motors[index].ticks_per_rev = ticks_per_rev;
 800366e:	78fa      	ldrb	r2, [r7, #3]
 8003670:	4907      	ldr	r1, [pc, #28]	; (8003690 <set_motor_ticks_per_rev+0x34>)
 8003672:	4613      	mov	r3, r2
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	4413      	add	r3, r2
 8003678:	011b      	lsls	r3, r3, #4
 800367a:	440b      	add	r3, r1
 800367c:	3328      	adds	r3, #40	; 0x28
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	601a      	str	r2, [r3, #0]
 8003682:	e000      	b.n	8003686 <set_motor_ticks_per_rev+0x2a>
		return;
 8003684:	bf00      	nop
 }
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr
 8003690:	20000d8c 	.word	0x20000d8c

08003694 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b082      	sub	sp, #8
 8003698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800369a:	2300      	movs	r3, #0
 800369c:	607b      	str	r3, [r7, #4]
 800369e:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <HAL_MspInit+0x54>)
 80036a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a2:	4a11      	ldr	r2, [pc, #68]	; (80036e8 <HAL_MspInit+0x54>)
 80036a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036a8:	6453      	str	r3, [r2, #68]	; 0x44
 80036aa:	4b0f      	ldr	r3, [pc, #60]	; (80036e8 <HAL_MspInit+0x54>)
 80036ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036b2:	607b      	str	r3, [r7, #4]
 80036b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036b6:	2300      	movs	r3, #0
 80036b8:	603b      	str	r3, [r7, #0]
 80036ba:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <HAL_MspInit+0x54>)
 80036bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036be:	4a0a      	ldr	r2, [pc, #40]	; (80036e8 <HAL_MspInit+0x54>)
 80036c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036c4:	6413      	str	r3, [r2, #64]	; 0x40
 80036c6:	4b08      	ldr	r3, [pc, #32]	; (80036e8 <HAL_MspInit+0x54>)
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ce:	603b      	str	r3, [r7, #0]
 80036d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80036d2:	2200      	movs	r2, #0
 80036d4:	210f      	movs	r1, #15
 80036d6:	f06f 0001 	mvn.w	r0, #1
 80036da:	f002 f869 	bl	80057b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036de:	bf00      	nop
 80036e0:	3708      	adds	r7, #8
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	40023800 	.word	0x40023800

080036ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b08c      	sub	sp, #48	; 0x30
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f4:	f107 031c 	add.w	r3, r7, #28
 80036f8:	2200      	movs	r2, #0
 80036fa:	601a      	str	r2, [r3, #0]
 80036fc:	605a      	str	r2, [r3, #4]
 80036fe:	609a      	str	r2, [r3, #8]
 8003700:	60da      	str	r2, [r3, #12]
 8003702:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a36      	ldr	r2, [pc, #216]	; (80037e4 <HAL_ADC_MspInit+0xf8>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d130      	bne.n	8003770 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800370e:	2300      	movs	r3, #0
 8003710:	61bb      	str	r3, [r7, #24]
 8003712:	4b35      	ldr	r3, [pc, #212]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 8003714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003716:	4a34      	ldr	r2, [pc, #208]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 8003718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800371c:	6453      	str	r3, [r2, #68]	; 0x44
 800371e:	4b32      	ldr	r3, [pc, #200]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 8003720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003726:	61bb      	str	r3, [r7, #24]
 8003728:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800372a:	2300      	movs	r3, #0
 800372c:	617b      	str	r3, [r7, #20]
 800372e:	4b2e      	ldr	r3, [pc, #184]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 8003730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003732:	4a2d      	ldr	r2, [pc, #180]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 8003734:	f043 0301 	orr.w	r3, r3, #1
 8003738:	6313      	str	r3, [r2, #48]	; 0x30
 800373a:	4b2b      	ldr	r3, [pc, #172]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 800373c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	617b      	str	r3, [r7, #20]
 8003744:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA4     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = SNS1_Pin;
 8003746:	2310      	movs	r3, #16
 8003748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800374a:	2303      	movs	r3, #3
 800374c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374e:	2300      	movs	r3, #0
 8003750:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SNS1_GPIO_Port, &GPIO_InitStruct);
 8003752:	f107 031c 	add.w	r3, r7, #28
 8003756:	4619      	mov	r1, r3
 8003758:	4824      	ldr	r0, [pc, #144]	; (80037ec <HAL_ADC_MspInit+0x100>)
 800375a:	f002 f875 	bl	8005848 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 800375e:	2200      	movs	r2, #0
 8003760:	2105      	movs	r1, #5
 8003762:	2012      	movs	r0, #18
 8003764:	f002 f824 	bl	80057b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003768:	2012      	movs	r0, #18
 800376a:	f002 f83d 	bl	80057e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800376e:	e034      	b.n	80037da <HAL_ADC_MspInit+0xee>
  else if(hadc->Instance==ADC2)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a1e      	ldr	r2, [pc, #120]	; (80037f0 <HAL_ADC_MspInit+0x104>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d12f      	bne.n	80037da <HAL_ADC_MspInit+0xee>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800377a:	2300      	movs	r3, #0
 800377c:	613b      	str	r3, [r7, #16]
 800377e:	4b1a      	ldr	r3, [pc, #104]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 8003780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003782:	4a19      	ldr	r2, [pc, #100]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 8003784:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003788:	6453      	str	r3, [r2, #68]	; 0x44
 800378a:	4b17      	ldr	r3, [pc, #92]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 800378c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800378e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003792:	613b      	str	r3, [r7, #16]
 8003794:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003796:	2300      	movs	r3, #0
 8003798:	60fb      	str	r3, [r7, #12]
 800379a:	4b13      	ldr	r3, [pc, #76]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 800379c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379e:	4a12      	ldr	r2, [pc, #72]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	6313      	str	r3, [r2, #48]	; 0x30
 80037a6:	4b10      	ldr	r3, [pc, #64]	; (80037e8 <HAL_ADC_MspInit+0xfc>)
 80037a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	60fb      	str	r3, [r7, #12]
 80037b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SNS2_Pin;
 80037b2:	2320      	movs	r3, #32
 80037b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037b6:	2303      	movs	r3, #3
 80037b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ba:	2300      	movs	r3, #0
 80037bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SNS2_GPIO_Port, &GPIO_InitStruct);
 80037be:	f107 031c 	add.w	r3, r7, #28
 80037c2:	4619      	mov	r1, r3
 80037c4:	4809      	ldr	r0, [pc, #36]	; (80037ec <HAL_ADC_MspInit+0x100>)
 80037c6:	f002 f83f 	bl	8005848 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80037ca:	2200      	movs	r2, #0
 80037cc:	2105      	movs	r1, #5
 80037ce:	2012      	movs	r0, #18
 80037d0:	f001 ffee 	bl	80057b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80037d4:	2012      	movs	r0, #18
 80037d6:	f002 f807 	bl	80057e8 <HAL_NVIC_EnableIRQ>
}
 80037da:	bf00      	nop
 80037dc:	3730      	adds	r7, #48	; 0x30
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	40012000 	.word	0x40012000
 80037e8:	40023800 	.word	0x40023800
 80037ec:	40020000 	.word	0x40020000
 80037f0:	40012100 	.word	0x40012100

080037f4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b08a      	sub	sp, #40	; 0x28
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037fc:	f107 0314 	add.w	r3, r7, #20
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	605a      	str	r2, [r3, #4]
 8003806:	609a      	str	r2, [r3, #8]
 8003808:	60da      	str	r2, [r3, #12]
 800380a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a25      	ldr	r2, [pc, #148]	; (80038a8 <HAL_CAN_MspInit+0xb4>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d143      	bne.n	800389e <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003816:	2300      	movs	r3, #0
 8003818:	613b      	str	r3, [r7, #16]
 800381a:	4b24      	ldr	r3, [pc, #144]	; (80038ac <HAL_CAN_MspInit+0xb8>)
 800381c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381e:	4a23      	ldr	r2, [pc, #140]	; (80038ac <HAL_CAN_MspInit+0xb8>)
 8003820:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003824:	6413      	str	r3, [r2, #64]	; 0x40
 8003826:	4b21      	ldr	r3, [pc, #132]	; (80038ac <HAL_CAN_MspInit+0xb8>)
 8003828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800382e:	613b      	str	r3, [r7, #16]
 8003830:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003832:	2300      	movs	r3, #0
 8003834:	60fb      	str	r3, [r7, #12]
 8003836:	4b1d      	ldr	r3, [pc, #116]	; (80038ac <HAL_CAN_MspInit+0xb8>)
 8003838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383a:	4a1c      	ldr	r2, [pc, #112]	; (80038ac <HAL_CAN_MspInit+0xb8>)
 800383c:	f043 0308 	orr.w	r3, r3, #8
 8003840:	6313      	str	r3, [r2, #48]	; 0x30
 8003842:	4b1a      	ldr	r3, [pc, #104]	; (80038ac <HAL_CAN_MspInit+0xb8>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003846:	f003 0308 	and.w	r3, r3, #8
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin|CAN_TX_Pin;
 800384e:	2303      	movs	r3, #3
 8003850:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003852:	2302      	movs	r3, #2
 8003854:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003856:	2300      	movs	r3, #0
 8003858:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800385a:	2303      	movs	r3, #3
 800385c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800385e:	2309      	movs	r3, #9
 8003860:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003862:	f107 0314 	add.w	r3, r7, #20
 8003866:	4619      	mov	r1, r3
 8003868:	4811      	ldr	r0, [pc, #68]	; (80038b0 <HAL_CAN_MspInit+0xbc>)
 800386a:	f001 ffed 	bl	8005848 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 800386e:	2200      	movs	r2, #0
 8003870:	2105      	movs	r1, #5
 8003872:	2013      	movs	r0, #19
 8003874:	f001 ff9c 	bl	80057b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8003878:	2013      	movs	r0, #19
 800387a:	f001 ffb5 	bl	80057e8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800387e:	2200      	movs	r2, #0
 8003880:	2105      	movs	r1, #5
 8003882:	2014      	movs	r0, #20
 8003884:	f001 ff94 	bl	80057b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003888:	2014      	movs	r0, #20
 800388a:	f001 ffad 	bl	80057e8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 800388e:	2200      	movs	r2, #0
 8003890:	2105      	movs	r1, #5
 8003892:	2015      	movs	r0, #21
 8003894:	f001 ff8c 	bl	80057b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8003898:	2015      	movs	r0, #21
 800389a:	f001 ffa5 	bl	80057e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800389e:	bf00      	nop
 80038a0:	3728      	adds	r7, #40	; 0x28
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	40006400 	.word	0x40006400
 80038ac:	40023800 	.word	0x40023800
 80038b0:	40020c00 	.word	0x40020c00

080038b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b08a      	sub	sp, #40	; 0x28
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038bc:	f107 0314 	add.w	r3, r7, #20
 80038c0:	2200      	movs	r2, #0
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	605a      	str	r2, [r3, #4]
 80038c6:	609a      	str	r2, [r3, #8]
 80038c8:	60da      	str	r2, [r3, #12]
 80038ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a1d      	ldr	r2, [pc, #116]	; (8003948 <HAL_SPI_MspInit+0x94>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d134      	bne.n	8003940 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80038d6:	2300      	movs	r3, #0
 80038d8:	613b      	str	r3, [r7, #16]
 80038da:	4b1c      	ldr	r3, [pc, #112]	; (800394c <HAL_SPI_MspInit+0x98>)
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	4a1b      	ldr	r2, [pc, #108]	; (800394c <HAL_SPI_MspInit+0x98>)
 80038e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038e4:	6413      	str	r3, [r2, #64]	; 0x40
 80038e6:	4b19      	ldr	r3, [pc, #100]	; (800394c <HAL_SPI_MspInit+0x98>)
 80038e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038ee:	613b      	str	r3, [r7, #16]
 80038f0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038f2:	2300      	movs	r3, #0
 80038f4:	60fb      	str	r3, [r7, #12]
 80038f6:	4b15      	ldr	r3, [pc, #84]	; (800394c <HAL_SPI_MspInit+0x98>)
 80038f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fa:	4a14      	ldr	r2, [pc, #80]	; (800394c <HAL_SPI_MspInit+0x98>)
 80038fc:	f043 0302 	orr.w	r3, r3, #2
 8003900:	6313      	str	r3, [r2, #48]	; 0x30
 8003902:	4b12      	ldr	r3, [pc, #72]	; (800394c <HAL_SPI_MspInit+0x98>)
 8003904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	60fb      	str	r3, [r7, #12]
 800390c:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = FRAM_CS_Pin|SCK_Pin|MISO_Pin|MOSI_Pin;
 800390e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003912:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003914:	2302      	movs	r3, #2
 8003916:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003918:	2300      	movs	r3, #0
 800391a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800391c:	2303      	movs	r3, #3
 800391e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003920:	2305      	movs	r3, #5
 8003922:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003924:	f107 0314 	add.w	r3, r7, #20
 8003928:	4619      	mov	r1, r3
 800392a:	4809      	ldr	r0, [pc, #36]	; (8003950 <HAL_SPI_MspInit+0x9c>)
 800392c:	f001 ff8c 	bl	8005848 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8003930:	2200      	movs	r2, #0
 8003932:	2105      	movs	r1, #5
 8003934:	2024      	movs	r0, #36	; 0x24
 8003936:	f001 ff3b 	bl	80057b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800393a:	2024      	movs	r0, #36	; 0x24
 800393c:	f001 ff54 	bl	80057e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003940:	bf00      	nop
 8003942:	3728      	adds	r7, #40	; 0x28
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	40003800 	.word	0x40003800
 800394c:	40023800 	.word	0x40023800
 8003950:	40020400 	.word	0x40020400

08003954 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b08c      	sub	sp, #48	; 0x30
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800395c:	f107 031c 	add.w	r3, r7, #28
 8003960:	2200      	movs	r2, #0
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	605a      	str	r2, [r3, #4]
 8003966:	609a      	str	r2, [r3, #8]
 8003968:	60da      	str	r2, [r3, #12]
 800396a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a36      	ldr	r2, [pc, #216]	; (8003a4c <HAL_TIM_Encoder_MspInit+0xf8>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d135      	bne.n	80039e2 <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	61bb      	str	r3, [r7, #24]
 800397a:	4b35      	ldr	r3, [pc, #212]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 800397c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800397e:	4a34      	ldr	r2, [pc, #208]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003980:	f043 0301 	orr.w	r3, r3, #1
 8003984:	6453      	str	r3, [r2, #68]	; 0x44
 8003986:	4b32      	ldr	r3, [pc, #200]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	61bb      	str	r3, [r7, #24]
 8003990:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003992:	2300      	movs	r3, #0
 8003994:	617b      	str	r3, [r7, #20]
 8003996:	4b2e      	ldr	r3, [pc, #184]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399a:	4a2d      	ldr	r2, [pc, #180]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 800399c:	f043 0301 	orr.w	r3, r3, #1
 80039a0:	6313      	str	r3, [r2, #48]	; 0x30
 80039a2:	4b2b      	ldr	r3, [pc, #172]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a6:	f003 0301 	and.w	r3, r3, #1
 80039aa:	617b      	str	r3, [r7, #20]
 80039ac:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = M2IN1_Pin|M2IN2_Pin;
 80039ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80039b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039b4:	2312      	movs	r3, #18
 80039b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039b8:	2301      	movs	r3, #1
 80039ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039bc:	2300      	movs	r3, #0
 80039be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80039c0:	2301      	movs	r3, #1
 80039c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039c4:	f107 031c 	add.w	r3, r7, #28
 80039c8:	4619      	mov	r1, r3
 80039ca:	4822      	ldr	r0, [pc, #136]	; (8003a54 <HAL_TIM_Encoder_MspInit+0x100>)
 80039cc:	f001 ff3c 	bl	8005848 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 80039d0:	2200      	movs	r2, #0
 80039d2:	2105      	movs	r1, #5
 80039d4:	2018      	movs	r0, #24
 80039d6:	f001 feeb 	bl	80057b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80039da:	2018      	movs	r0, #24
 80039dc:	f001 ff04 	bl	80057e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80039e0:	e030      	b.n	8003a44 <HAL_TIM_Encoder_MspInit+0xf0>
  else if(htim_encoder->Instance==TIM3)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a1c      	ldr	r2, [pc, #112]	; (8003a58 <HAL_TIM_Encoder_MspInit+0x104>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d12b      	bne.n	8003a44 <HAL_TIM_Encoder_MspInit+0xf0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80039ec:	2300      	movs	r3, #0
 80039ee:	613b      	str	r3, [r7, #16]
 80039f0:	4b17      	ldr	r3, [pc, #92]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 80039f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f4:	4a16      	ldr	r2, [pc, #88]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 80039f6:	f043 0302 	orr.w	r3, r3, #2
 80039fa:	6413      	str	r3, [r2, #64]	; 0x40
 80039fc:	4b14      	ldr	r3, [pc, #80]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 80039fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	613b      	str	r3, [r7, #16]
 8003a06:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a08:	2300      	movs	r3, #0
 8003a0a:	60fb      	str	r3, [r7, #12]
 8003a0c:	4b10      	ldr	r3, [pc, #64]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a10:	4a0f      	ldr	r2, [pc, #60]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a12:	f043 0304 	orr.w	r3, r3, #4
 8003a16:	6313      	str	r3, [r2, #48]	; 0x30
 8003a18:	4b0d      	ldr	r3, [pc, #52]	; (8003a50 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	60fb      	str	r3, [r7, #12]
 8003a22:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M1IN1_Pin|M1IN2_Pin;
 8003a24:	23c0      	movs	r3, #192	; 0xc0
 8003a26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a28:	2312      	movs	r3, #18
 8003a2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a30:	2300      	movs	r3, #0
 8003a32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a34:	2302      	movs	r3, #2
 8003a36:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a38:	f107 031c 	add.w	r3, r7, #28
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	4807      	ldr	r0, [pc, #28]	; (8003a5c <HAL_TIM_Encoder_MspInit+0x108>)
 8003a40:	f001 ff02 	bl	8005848 <HAL_GPIO_Init>
}
 8003a44:	bf00      	nop
 8003a46:	3730      	adds	r7, #48	; 0x30
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	40010000 	.word	0x40010000
 8003a50:	40023800 	.word	0x40023800
 8003a54:	40020000 	.word	0x40020000
 8003a58:	40000400 	.word	0x40000400
 8003a5c:	40020800 	.word	0x40020800

08003a60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a70:	d10e      	bne.n	8003a90 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a72:	2300      	movs	r3, #0
 8003a74:	617b      	str	r3, [r7, #20]
 8003a76:	4b2e      	ldr	r3, [pc, #184]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	4a2d      	ldr	r2, [pc, #180]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003a7c:	f043 0301 	orr.w	r3, r3, #1
 8003a80:	6413      	str	r3, [r2, #64]	; 0x40
 8003a82:	4b2b      	ldr	r3, [pc, #172]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	617b      	str	r3, [r7, #20]
 8003a8c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8003a8e:	e04a      	b.n	8003b26 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM4)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a27      	ldr	r2, [pc, #156]	; (8003b34 <HAL_TIM_Base_MspInit+0xd4>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d116      	bne.n	8003ac8 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	4b24      	ldr	r3, [pc, #144]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa2:	4a23      	ldr	r2, [pc, #140]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003aa4:	f043 0304 	orr.w	r3, r3, #4
 8003aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aaa:	4b21      	ldr	r3, [pc, #132]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aae:	f003 0304 	and.w	r3, r3, #4
 8003ab2:	613b      	str	r3, [r7, #16]
 8003ab4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	2105      	movs	r1, #5
 8003aba:	201e      	movs	r0, #30
 8003abc:	f001 fe78 	bl	80057b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003ac0:	201e      	movs	r0, #30
 8003ac2:	f001 fe91 	bl	80057e8 <HAL_NVIC_EnableIRQ>
}
 8003ac6:	e02e      	b.n	8003b26 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM13)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a1a      	ldr	r2, [pc, #104]	; (8003b38 <HAL_TIM_Base_MspInit+0xd8>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d116      	bne.n	8003b00 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60fb      	str	r3, [r7, #12]
 8003ad6:	4b16      	ldr	r3, [pc, #88]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ada:	4a15      	ldr	r2, [pc, #84]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ae2:	4b13      	ldr	r3, [pc, #76]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aea:	60fb      	str	r3, [r7, #12]
 8003aec:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8003aee:	2200      	movs	r2, #0
 8003af0:	2100      	movs	r1, #0
 8003af2:	202c      	movs	r0, #44	; 0x2c
 8003af4:	f001 fe5c 	bl	80057b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003af8:	202c      	movs	r0, #44	; 0x2c
 8003afa:	f001 fe75 	bl	80057e8 <HAL_NVIC_EnableIRQ>
}
 8003afe:	e012      	b.n	8003b26 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM14)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a0d      	ldr	r2, [pc, #52]	; (8003b3c <HAL_TIM_Base_MspInit+0xdc>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d10d      	bne.n	8003b26 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	60bb      	str	r3, [r7, #8]
 8003b0e:	4b08      	ldr	r3, [pc, #32]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	4a07      	ldr	r2, [pc, #28]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b18:	6413      	str	r3, [r2, #64]	; 0x40
 8003b1a:	4b05      	ldr	r3, [pc, #20]	; (8003b30 <HAL_TIM_Base_MspInit+0xd0>)
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b22:	60bb      	str	r3, [r7, #8]
 8003b24:	68bb      	ldr	r3, [r7, #8]
}
 8003b26:	bf00      	nop
 8003b28:	3718      	adds	r7, #24
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40023800 	.word	0x40023800
 8003b34:	40000800 	.word	0x40000800
 8003b38:	40001c00 	.word	0x40001c00
 8003b3c:	40002000 	.word	0x40002000

08003b40 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM9)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a0e      	ldr	r2, [pc, #56]	; (8003b88 <HAL_TIM_OC_MspInit+0x48>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d115      	bne.n	8003b7e <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	60fb      	str	r3, [r7, #12]
 8003b56:	4b0d      	ldr	r3, [pc, #52]	; (8003b8c <HAL_TIM_OC_MspInit+0x4c>)
 8003b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5a:	4a0c      	ldr	r2, [pc, #48]	; (8003b8c <HAL_TIM_OC_MspInit+0x4c>)
 8003b5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b60:	6453      	str	r3, [r2, #68]	; 0x44
 8003b62:	4b0a      	ldr	r3, [pc, #40]	; (8003b8c <HAL_TIM_OC_MspInit+0x4c>)
 8003b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 8003b6e:	2200      	movs	r2, #0
 8003b70:	2105      	movs	r1, #5
 8003b72:	2018      	movs	r0, #24
 8003b74:	f001 fe1c 	bl	80057b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003b78:	2018      	movs	r0, #24
 8003b7a:	f001 fe35 	bl	80057e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8003b7e:	bf00      	nop
 8003b80:	3710      	adds	r7, #16
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	40014000 	.word	0x40014000
 8003b8c:	40023800 	.word	0x40023800

08003b90 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b08a      	sub	sp, #40	; 0x28
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b98:	f107 0314 	add.w	r3, r7, #20
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	601a      	str	r2, [r3, #0]
 8003ba0:	605a      	str	r2, [r3, #4]
 8003ba2:	609a      	str	r2, [r3, #8]
 8003ba4:	60da      	str	r2, [r3, #12]
 8003ba6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bb0:	d11e      	bne.n	8003bf0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	613b      	str	r3, [r7, #16]
 8003bb6:	4b34      	ldr	r3, [pc, #208]	; (8003c88 <HAL_TIM_MspPostInit+0xf8>)
 8003bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bba:	4a33      	ldr	r2, [pc, #204]	; (8003c88 <HAL_TIM_MspPostInit+0xf8>)
 8003bbc:	f043 0301 	orr.w	r3, r3, #1
 8003bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8003bc2:	4b31      	ldr	r3, [pc, #196]	; (8003c88 <HAL_TIM_MspPostInit+0xf8>)
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	613b      	str	r3, [r7, #16]
 8003bcc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = LED2_Pin|IN1_Pin|IN2_Pin;
 8003bce:	230e      	movs	r3, #14
 8003bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003bde:	2301      	movs	r3, #1
 8003be0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be2:	f107 0314 	add.w	r3, r7, #20
 8003be6:	4619      	mov	r1, r3
 8003be8:	4828      	ldr	r0, [pc, #160]	; (8003c8c <HAL_TIM_MspPostInit+0xfc>)
 8003bea:	f001 fe2d 	bl	8005848 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8003bee:	e046      	b.n	8003c7e <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM13)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a26      	ldr	r2, [pc, #152]	; (8003c90 <HAL_TIM_MspPostInit+0x100>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d11e      	bne.n	8003c38 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	60fb      	str	r3, [r7, #12]
 8003bfe:	4b22      	ldr	r3, [pc, #136]	; (8003c88 <HAL_TIM_MspPostInit+0xf8>)
 8003c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c02:	4a21      	ldr	r2, [pc, #132]	; (8003c88 <HAL_TIM_MspPostInit+0xf8>)
 8003c04:	f043 0301 	orr.w	r3, r3, #1
 8003c08:	6313      	str	r3, [r2, #48]	; 0x30
 8003c0a:	4b1f      	ldr	r3, [pc, #124]	; (8003c88 <HAL_TIM_MspPostInit+0xf8>)
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	60fb      	str	r3, [r7, #12]
 8003c14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IN3_Pin;
 8003c16:	2340      	movs	r3, #64	; 0x40
 8003c18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c22:	2300      	movs	r3, #0
 8003c24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8003c26:	2309      	movs	r3, #9
 8003c28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(IN3_GPIO_Port, &GPIO_InitStruct);
 8003c2a:	f107 0314 	add.w	r3, r7, #20
 8003c2e:	4619      	mov	r1, r3
 8003c30:	4816      	ldr	r0, [pc, #88]	; (8003c8c <HAL_TIM_MspPostInit+0xfc>)
 8003c32:	f001 fe09 	bl	8005848 <HAL_GPIO_Init>
}
 8003c36:	e022      	b.n	8003c7e <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM14)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a15      	ldr	r2, [pc, #84]	; (8003c94 <HAL_TIM_MspPostInit+0x104>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d11d      	bne.n	8003c7e <HAL_TIM_MspPostInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c42:	2300      	movs	r3, #0
 8003c44:	60bb      	str	r3, [r7, #8]
 8003c46:	4b10      	ldr	r3, [pc, #64]	; (8003c88 <HAL_TIM_MspPostInit+0xf8>)
 8003c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4a:	4a0f      	ldr	r2, [pc, #60]	; (8003c88 <HAL_TIM_MspPostInit+0xf8>)
 8003c4c:	f043 0301 	orr.w	r3, r3, #1
 8003c50:	6313      	str	r3, [r2, #48]	; 0x30
 8003c52:	4b0d      	ldr	r3, [pc, #52]	; (8003c88 <HAL_TIM_MspPostInit+0xf8>)
 8003c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	60bb      	str	r3, [r7, #8]
 8003c5c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IN4_Pin;
 8003c5e:	2380      	movs	r3, #128	; 0x80
 8003c60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c62:	2302      	movs	r3, #2
 8003c64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8003c6e:	2309      	movs	r3, #9
 8003c70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(IN4_GPIO_Port, &GPIO_InitStruct);
 8003c72:	f107 0314 	add.w	r3, r7, #20
 8003c76:	4619      	mov	r1, r3
 8003c78:	4804      	ldr	r0, [pc, #16]	; (8003c8c <HAL_TIM_MspPostInit+0xfc>)
 8003c7a:	f001 fde5 	bl	8005848 <HAL_GPIO_Init>
}
 8003c7e:	bf00      	nop
 8003c80:	3728      	adds	r7, #40	; 0x28
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	40023800 	.word	0x40023800
 8003c8c:	40020000 	.word	0x40020000
 8003c90:	40001c00 	.word	0x40001c00
 8003c94:	40002000 	.word	0x40002000

08003c98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b08c      	sub	sp, #48	; 0x30
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM8 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, TickPriority ,0); 
 8003ca8:	2200      	movs	r2, #0
 8003caa:	6879      	ldr	r1, [r7, #4]
 8003cac:	202c      	movs	r0, #44	; 0x2c
 8003cae:	f001 fd7f 	bl	80057b0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM8 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn); 
 8003cb2:	202c      	movs	r0, #44	; 0x2c
 8003cb4:	f001 fd98 	bl	80057e8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM8 clock */
  __HAL_RCC_TIM8_CLK_ENABLE();
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60fb      	str	r3, [r7, #12]
 8003cbc:	4b1f      	ldr	r3, [pc, #124]	; (8003d3c <HAL_InitTick+0xa4>)
 8003cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc0:	4a1e      	ldr	r2, [pc, #120]	; (8003d3c <HAL_InitTick+0xa4>)
 8003cc2:	f043 0302 	orr.w	r3, r3, #2
 8003cc6:	6453      	str	r3, [r2, #68]	; 0x44
 8003cc8:	4b1c      	ldr	r3, [pc, #112]	; (8003d3c <HAL_InitTick+0xa4>)
 8003cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ccc:	f003 0302 	and.w	r3, r3, #2
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003cd4:	f107 0210 	add.w	r2, r7, #16
 8003cd8:	f107 0314 	add.w	r3, r7, #20
 8003cdc:	4611      	mov	r1, r2
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f002 fb8e 	bl	8006400 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM8 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003ce4:	f002 fb78 	bl	80063d8 <HAL_RCC_GetPCLK2Freq>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM8 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cf0:	4a13      	ldr	r2, [pc, #76]	; (8003d40 <HAL_InitTick+0xa8>)
 8003cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf6:	0c9b      	lsrs	r3, r3, #18
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM8 */
  htim8.Instance = TIM8;
 8003cfc:	4b11      	ldr	r3, [pc, #68]	; (8003d44 <HAL_InitTick+0xac>)
 8003cfe:	4a12      	ldr	r2, [pc, #72]	; (8003d48 <HAL_InitTick+0xb0>)
 8003d00:	601a      	str	r2, [r3, #0]
  + Period = [(TIM8CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim8.Init.Period = (1000000 / 1000) - 1;
 8003d02:	4b10      	ldr	r3, [pc, #64]	; (8003d44 <HAL_InitTick+0xac>)
 8003d04:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003d08:	60da      	str	r2, [r3, #12]
  htim8.Init.Prescaler = uwPrescalerValue;
 8003d0a:	4a0e      	ldr	r2, [pc, #56]	; (8003d44 <HAL_InitTick+0xac>)
 8003d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d0e:	6053      	str	r3, [r2, #4]
  htim8.Init.ClockDivision = 0;
 8003d10:	4b0c      	ldr	r3, [pc, #48]	; (8003d44 <HAL_InitTick+0xac>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	611a      	str	r2, [r3, #16]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d16:	4b0b      	ldr	r3, [pc, #44]	; (8003d44 <HAL_InitTick+0xac>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim8) == HAL_OK)
 8003d1c:	4809      	ldr	r0, [pc, #36]	; (8003d44 <HAL_InitTick+0xac>)
 8003d1e:	f002 fd23 	bl	8006768 <HAL_TIM_Base_Init>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d104      	bne.n	8003d32 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim8);
 8003d28:	4806      	ldr	r0, [pc, #24]	; (8003d44 <HAL_InitTick+0xac>)
 8003d2a:	f002 fd48 	bl	80067be <HAL_TIM_Base_Start_IT>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	e000      	b.n	8003d34 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3730      	adds	r7, #48	; 0x30
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	431bde83 	.word	0x431bde83
 8003d44:	200158b4 	.word	0x200158b4
 8003d48:	40010400 	.word	0x40010400

08003d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003d50:	bf00      	nop
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr

08003d5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d5e:	e7fe      	b.n	8003d5e <HardFault_Handler+0x4>

08003d60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d64:	e7fe      	b.n	8003d64 <MemManage_Handler+0x4>

08003d66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d66:	b480      	push	{r7}
 8003d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d6a:	e7fe      	b.n	8003d6a <BusFault_Handler+0x4>

08003d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d70:	e7fe      	b.n	8003d70 <UsageFault_Handler+0x4>

08003d72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d72:	b480      	push	{r7}
 8003d74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d76:	bf00      	nop
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003d84:	4803      	ldr	r0, [pc, #12]	; (8003d94 <ADC_IRQHandler+0x14>)
 8003d86:	f000 fa6b 	bl	8004260 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8003d8a:	4803      	ldr	r0, [pc, #12]	; (8003d98 <ADC_IRQHandler+0x18>)
 8003d8c:	f000 fa68 	bl	8004260 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003d90:	bf00      	nop
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	20015704 	.word	0x20015704
 8003d98:	20015674 	.word	0x20015674

08003d9c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003da0:	4802      	ldr	r0, [pc, #8]	; (8003dac <CAN1_TX_IRQHandler+0x10>)
 8003da2:	f001 fa24 	bl	80051ee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8003da6:	bf00      	nop
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	2001584c 	.word	0x2001584c

08003db0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003db4:	4802      	ldr	r0, [pc, #8]	; (8003dc0 <CAN1_RX0_IRQHandler+0x10>)
 8003db6:	f001 fa1a 	bl	80051ee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003dba:	bf00      	nop
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	2001584c 	.word	0x2001584c

08003dc4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003dc8:	4802      	ldr	r0, [pc, #8]	; (8003dd4 <CAN1_RX1_IRQHandler+0x10>)
 8003dca:	f001 fa10 	bl	80051ee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8003dce:	bf00      	nop
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	2001584c 	.word	0x2001584c

08003dd8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
  sample_filter_adc();
 8003ddc:	f006 fb38 	bl	800a450 <sample_filter_adc>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003de0:	4803      	ldr	r0, [pc, #12]	; (8003df0 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8003de2:	f002 fe02 	bl	80069ea <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8003de6:	4803      	ldr	r0, [pc, #12]	; (8003df4 <TIM1_BRK_TIM9_IRQHandler+0x1c>)
 8003de8:	f002 fdff 	bl	80069ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003dec:	bf00      	nop
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	2001578c 	.word	0x2001578c
 8003df4:	200157cc 	.word	0x200157cc

08003df8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	enable_motor_task_from_isr();
 8003dfc:	f7fd fd42 	bl	8001884 <enable_motor_task_from_isr>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003e00:	4802      	ldr	r0, [pc, #8]	; (8003e0c <TIM4_IRQHandler+0x14>)
 8003e02:	f002 fdf2 	bl	80069ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003e06:	bf00      	nop
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	20015634 	.word	0x20015634

08003e10 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8003e14:	4802      	ldr	r0, [pc, #8]	; (8003e20 <SPI2_IRQHandler+0x10>)
 8003e16:	f002 fb89 	bl	800652c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003e1a:	bf00      	nop
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	200155dc 	.word	0x200155dc

08003e24 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003e28:	4803      	ldr	r0, [pc, #12]	; (8003e38 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8003e2a:	f002 fdde 	bl	80069ea <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8003e2e:	4803      	ldr	r0, [pc, #12]	; (8003e3c <TIM8_UP_TIM13_IRQHandler+0x18>)
 8003e30:	f002 fddb 	bl	80069ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003e34:	bf00      	nop
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	200158b4 	.word	0x200158b4
 8003e3c:	2001574c 	.word	0x2001574c

08003e40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e40:	b480      	push	{r7}
 8003e42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e44:	4b08      	ldr	r3, [pc, #32]	; (8003e68 <SystemInit+0x28>)
 8003e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e4a:	4a07      	ldr	r2, [pc, #28]	; (8003e68 <SystemInit+0x28>)
 8003e4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003e54:	4b04      	ldr	r3, [pc, #16]	; (8003e68 <SystemInit+0x28>)
 8003e56:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e5a:	609a      	str	r2, [r3, #8]
#endif
}
 8003e5c:	bf00      	nop
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	e000ed00 	.word	0xe000ed00

08003e6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003e6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ea4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003e70:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003e72:	e003      	b.n	8003e7c <LoopCopyDataInit>

08003e74 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003e74:	4b0c      	ldr	r3, [pc, #48]	; (8003ea8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003e76:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003e78:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003e7a:	3104      	adds	r1, #4

08003e7c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003e7c:	480b      	ldr	r0, [pc, #44]	; (8003eac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003e7e:	4b0c      	ldr	r3, [pc, #48]	; (8003eb0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003e80:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003e82:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003e84:	d3f6      	bcc.n	8003e74 <CopyDataInit>
  ldr  r2, =_sbss
 8003e86:	4a0b      	ldr	r2, [pc, #44]	; (8003eb4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003e88:	e002      	b.n	8003e90 <LoopFillZerobss>

08003e8a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003e8a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003e8c:	f842 3b04 	str.w	r3, [r2], #4

08003e90 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003e90:	4b09      	ldr	r3, [pc, #36]	; (8003eb8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003e92:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003e94:	d3f9      	bcc.n	8003e8a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003e96:	f7ff ffd3 	bl	8003e40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e9a:	f008 ff41 	bl	800cd20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e9e:	f7fd fd15 	bl	80018cc <main>
  bx  lr    
 8003ea2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003ea4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003ea8:	0800e3c8 	.word	0x0800e3c8
  ldr  r0, =_sdata
 8003eac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003eb0:	2000008c 	.word	0x2000008c
  ldr  r2, =_sbss
 8003eb4:	2000008c 	.word	0x2000008c
  ldr  r3, = _ebss
 8003eb8:	20015938 	.word	0x20015938

08003ebc <CAN1_SCE_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ebc:	e7fe      	b.n	8003ebc <CAN1_SCE_IRQHandler>
	...

08003ec0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ec4:	4b0e      	ldr	r3, [pc, #56]	; (8003f00 <HAL_Init+0x40>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a0d      	ldr	r2, [pc, #52]	; (8003f00 <HAL_Init+0x40>)
 8003eca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ece:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ed0:	4b0b      	ldr	r3, [pc, #44]	; (8003f00 <HAL_Init+0x40>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a0a      	ldr	r2, [pc, #40]	; (8003f00 <HAL_Init+0x40>)
 8003ed6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003eda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003edc:	4b08      	ldr	r3, [pc, #32]	; (8003f00 <HAL_Init+0x40>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a07      	ldr	r2, [pc, #28]	; (8003f00 <HAL_Init+0x40>)
 8003ee2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ee6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ee8:	2003      	movs	r0, #3
 8003eea:	f001 fc56 	bl	800579a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003eee:	2000      	movs	r0, #0
 8003ef0:	f7ff fed2 	bl	8003c98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ef4:	f7ff fbce 	bl	8003694 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	40023c00 	.word	0x40023c00

08003f04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f08:	4b06      	ldr	r3, [pc, #24]	; (8003f24 <HAL_IncTick+0x20>)
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	4b06      	ldr	r3, [pc, #24]	; (8003f28 <HAL_IncTick+0x24>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4413      	add	r3, r2
 8003f14:	4a04      	ldr	r2, [pc, #16]	; (8003f28 <HAL_IncTick+0x24>)
 8003f16:	6013      	str	r3, [r2, #0]
}
 8003f18:	bf00      	nop
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	2000000c 	.word	0x2000000c
 8003f28:	200158f4 	.word	0x200158f4

08003f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f30:	4b03      	ldr	r3, [pc, #12]	; (8003f40 <HAL_GetTick+0x14>)
 8003f32:	681b      	ldr	r3, [r3, #0]
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	200158f4 	.word	0x200158f4

08003f44 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e033      	b.n	8003fc2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d109      	bne.n	8003f76 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f7ff fbc2 	bl	80036ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7a:	f003 0310 	and.w	r3, r3, #16
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d118      	bne.n	8003fb4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f86:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003f8a:	f023 0302 	bic.w	r3, r3, #2
 8003f8e:	f043 0202 	orr.w	r2, r3, #2
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 fbf0 	bl	800477c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa6:	f023 0303 	bic.w	r3, r3, #3
 8003faa:	f043 0201 	orr.w	r2, r3, #1
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	641a      	str	r2, [r3, #64]	; 0x40
 8003fb2:	e001      	b.n	8003fb8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3710      	adds	r7, #16
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
	...

08003fcc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d101      	bne.n	8003fe6 <HAL_ADC_Start+0x1a>
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	e0a5      	b.n	8004132 <HAL_ADC_Start+0x166>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	f003 0301 	and.w	r3, r3, #1
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d018      	beq.n	800402e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	689a      	ldr	r2, [r3, #8]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 0201 	orr.w	r2, r2, #1
 800400a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800400c:	4b4c      	ldr	r3, [pc, #304]	; (8004140 <HAL_ADC_Start+0x174>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a4c      	ldr	r2, [pc, #304]	; (8004144 <HAL_ADC_Start+0x178>)
 8004012:	fba2 2303 	umull	r2, r3, r2, r3
 8004016:	0c9a      	lsrs	r2, r3, #18
 8004018:	4613      	mov	r3, r2
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	4413      	add	r3, r2
 800401e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004020:	e002      	b.n	8004028 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	3b01      	subs	r3, #1
 8004026:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1f9      	bne.n	8004022 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	2b01      	cmp	r3, #1
 800403a:	d179      	bne.n	8004130 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004040:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004044:	f023 0301 	bic.w	r3, r3, #1
 8004048:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800405a:	2b00      	cmp	r3, #0
 800405c:	d007      	beq.n	800406e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004062:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004066:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004072:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004076:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800407a:	d106      	bne.n	800408a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004080:	f023 0206 	bic.w	r2, r3, #6
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	645a      	str	r2, [r3, #68]	; 0x44
 8004088:	e002      	b.n	8004090 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004098:	4b2b      	ldr	r3, [pc, #172]	; (8004148 <HAL_ADC_Start+0x17c>)
 800409a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80040a4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f003 031f 	and.w	r3, r3, #31
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d12a      	bne.n	8004108 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a25      	ldr	r2, [pc, #148]	; (800414c <HAL_ADC_Start+0x180>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d015      	beq.n	80040e8 <HAL_ADC_Start+0x11c>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a23      	ldr	r2, [pc, #140]	; (8004150 <HAL_ADC_Start+0x184>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d105      	bne.n	80040d2 <HAL_ADC_Start+0x106>
 80040c6:	4b20      	ldr	r3, [pc, #128]	; (8004148 <HAL_ADC_Start+0x17c>)
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f003 031f 	and.w	r3, r3, #31
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00a      	beq.n	80040e8 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a1f      	ldr	r2, [pc, #124]	; (8004154 <HAL_ADC_Start+0x188>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d129      	bne.n	8004130 <HAL_ADC_Start+0x164>
 80040dc:	4b1a      	ldr	r3, [pc, #104]	; (8004148 <HAL_ADC_Start+0x17c>)
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f003 031f 	and.w	r3, r3, #31
 80040e4:	2b0f      	cmp	r3, #15
 80040e6:	d823      	bhi.n	8004130 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d11c      	bne.n	8004130 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	689a      	ldr	r2, [r3, #8]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004104:	609a      	str	r2, [r3, #8]
 8004106:	e013      	b.n	8004130 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a0f      	ldr	r2, [pc, #60]	; (800414c <HAL_ADC_Start+0x180>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d10e      	bne.n	8004130 <HAL_ADC_Start+0x164>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d107      	bne.n	8004130 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689a      	ldr	r2, [r3, #8]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800412e:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004130:	2300      	movs	r3, #0
}
 8004132:	4618      	mov	r0, r3
 8004134:	3714      	adds	r7, #20
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	20000004 	.word	0x20000004
 8004144:	431bde83 	.word	0x431bde83
 8004148:	40012300 	.word	0x40012300
 800414c:	40012000 	.word	0x40012000
 8004150:	40012100 	.word	0x40012100
 8004154:	40012200 	.word	0x40012200

08004158 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004162:	2300      	movs	r3, #0
 8004164:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004170:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004174:	d113      	bne.n	800419e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004180:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004184:	d10b      	bne.n	800419e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418a:	f043 0220 	orr.w	r2, r3, #32
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e05c      	b.n	8004258 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800419e:	f7ff fec5 	bl	8003f2c <HAL_GetTick>
 80041a2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80041a4:	e01a      	b.n	80041dc <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041ac:	d016      	beq.n	80041dc <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d007      	beq.n	80041c4 <HAL_ADC_PollForConversion+0x6c>
 80041b4:	f7ff feba 	bl	8003f2c <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	683a      	ldr	r2, [r7, #0]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d20b      	bcs.n	80041dc <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c8:	f043 0204 	orr.w	r2, r3, #4
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	e03d      	b.n	8004258 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0302 	and.w	r3, r3, #2
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d1dd      	bne.n	80041a6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f06f 0212 	mvn.w	r2, #18
 80041f2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d123      	bne.n	8004256 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004212:	2b00      	cmp	r3, #0
 8004214:	d11f      	bne.n	8004256 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004220:	2b00      	cmp	r3, #0
 8004222:	d006      	beq.n	8004232 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800422e:	2b00      	cmp	r3, #0
 8004230:	d111      	bne.n	8004256 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004236:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004242:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d105      	bne.n	8004256 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424e:	f043 0201 	orr.w	r2, r3, #1
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004268:	2300      	movs	r3, #0
 800426a:	60fb      	str	r3, [r7, #12]
 800426c:	2300      	movs	r3, #0
 800426e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b02      	cmp	r3, #2
 800427c:	bf0c      	ite	eq
 800427e:	2301      	moveq	r3, #1
 8004280:	2300      	movne	r3, #0
 8004282:	b2db      	uxtb	r3, r3
 8004284:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f003 0320 	and.w	r3, r3, #32
 8004290:	2b20      	cmp	r3, #32
 8004292:	bf0c      	ite	eq
 8004294:	2301      	moveq	r3, #1
 8004296:	2300      	movne	r3, #0
 8004298:	b2db      	uxtb	r3, r3
 800429a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d049      	beq.n	8004336 <HAL_ADC_IRQHandler+0xd6>
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d046      	beq.n	8004336 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ac:	f003 0310 	and.w	r3, r3, #16
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d105      	bne.n	80042c0 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d12b      	bne.n	8004326 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d127      	bne.n	8004326 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042dc:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d006      	beq.n	80042f2 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d119      	bne.n	8004326 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 0220 	bic.w	r2, r2, #32
 8004300:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004306:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004312:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d105      	bne.n	8004326 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431e:	f043 0201 	orr.w	r2, r3, #1
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 f8e8 	bl	80044fc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f06f 0212 	mvn.w	r2, #18
 8004334:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0304 	and.w	r3, r3, #4
 8004340:	2b04      	cmp	r3, #4
 8004342:	bf0c      	ite	eq
 8004344:	2301      	moveq	r3, #1
 8004346:	2300      	movne	r3, #0
 8004348:	b2db      	uxtb	r3, r3
 800434a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004356:	2b80      	cmp	r3, #128	; 0x80
 8004358:	bf0c      	ite	eq
 800435a:	2301      	moveq	r3, #1
 800435c:	2300      	movne	r3, #0
 800435e:	b2db      	uxtb	r3, r3
 8004360:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d057      	beq.n	8004418 <HAL_ADC_IRQHandler+0x1b8>
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d054      	beq.n	8004418 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004372:	f003 0310 	and.w	r3, r3, #16
 8004376:	2b00      	cmp	r3, #0
 8004378:	d105      	bne.n	8004386 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d139      	bne.n	8004408 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800439a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d006      	beq.n	80043b0 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d12b      	bne.n	8004408 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d124      	bne.n	8004408 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d11d      	bne.n	8004408 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d119      	bne.n	8004408 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	685a      	ldr	r2, [r3, #4]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d105      	bne.n	8004408 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004400:	f043 0201 	orr.w	r2, r3, #1
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 fab3 	bl	8004974 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f06f 020c 	mvn.w	r2, #12
 8004416:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b01      	cmp	r3, #1
 8004424:	bf0c      	ite	eq
 8004426:	2301      	moveq	r3, #1
 8004428:	2300      	movne	r3, #0
 800442a:	b2db      	uxtb	r3, r3
 800442c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004438:	2b40      	cmp	r3, #64	; 0x40
 800443a:	bf0c      	ite	eq
 800443c:	2301      	moveq	r3, #1
 800443e:	2300      	movne	r3, #0
 8004440:	b2db      	uxtb	r3, r3
 8004442:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d017      	beq.n	800447a <HAL_ADC_IRQHandler+0x21a>
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d014      	beq.n	800447a <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	2b01      	cmp	r3, #1
 800445c:	d10d      	bne.n	800447a <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004462:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f000 f850 	bl	8004510 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f06f 0201 	mvn.w	r2, #1
 8004478:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0320 	and.w	r3, r3, #32
 8004484:	2b20      	cmp	r3, #32
 8004486:	bf0c      	ite	eq
 8004488:	2301      	moveq	r3, #1
 800448a:	2300      	movne	r3, #0
 800448c:	b2db      	uxtb	r3, r3
 800448e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800449a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800449e:	bf0c      	ite	eq
 80044a0:	2301      	moveq	r3, #1
 80044a2:	2300      	movne	r3, #0
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d015      	beq.n	80044da <HAL_ADC_IRQHandler+0x27a>
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d012      	beq.n	80044da <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b8:	f043 0202 	orr.w	r2, r3, #2
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f06f 0220 	mvn.w	r2, #32
 80044c8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f000 f82a 	bl	8004524 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f06f 0220 	mvn.w	r2, #32
 80044d8:	601a      	str	r2, [r3, #0]
  }
}
 80044da:	bf00      	nop
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80044e2:	b480      	push	{r7}
 80044e4:	b083      	sub	sp, #12
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004504:	bf00      	nop
 8004506:	370c      	adds	r7, #12
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004518:	bf00      	nop
 800451a:	370c      	adds	r7, #12
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004542:	2300      	movs	r3, #0
 8004544:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800454c:	2b01      	cmp	r3, #1
 800454e:	d101      	bne.n	8004554 <HAL_ADC_ConfigChannel+0x1c>
 8004550:	2302      	movs	r3, #2
 8004552:	e105      	b.n	8004760 <HAL_ADC_ConfigChannel+0x228>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2b09      	cmp	r3, #9
 8004562:	d925      	bls.n	80045b0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68d9      	ldr	r1, [r3, #12]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	b29b      	uxth	r3, r3
 8004570:	461a      	mov	r2, r3
 8004572:	4613      	mov	r3, r2
 8004574:	005b      	lsls	r3, r3, #1
 8004576:	4413      	add	r3, r2
 8004578:	3b1e      	subs	r3, #30
 800457a:	2207      	movs	r2, #7
 800457c:	fa02 f303 	lsl.w	r3, r2, r3
 8004580:	43da      	mvns	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	400a      	ands	r2, r1
 8004588:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	68d9      	ldr	r1, [r3, #12]
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	689a      	ldr	r2, [r3, #8]
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	b29b      	uxth	r3, r3
 800459a:	4618      	mov	r0, r3
 800459c:	4603      	mov	r3, r0
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	4403      	add	r3, r0
 80045a2:	3b1e      	subs	r3, #30
 80045a4:	409a      	lsls	r2, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	60da      	str	r2, [r3, #12]
 80045ae:	e022      	b.n	80045f6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6919      	ldr	r1, [r3, #16]
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	461a      	mov	r2, r3
 80045be:	4613      	mov	r3, r2
 80045c0:	005b      	lsls	r3, r3, #1
 80045c2:	4413      	add	r3, r2
 80045c4:	2207      	movs	r2, #7
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	43da      	mvns	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	400a      	ands	r2, r1
 80045d2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	6919      	ldr	r1, [r3, #16]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	689a      	ldr	r2, [r3, #8]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	4618      	mov	r0, r3
 80045e6:	4603      	mov	r3, r0
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	4403      	add	r3, r0
 80045ec:	409a      	lsls	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	430a      	orrs	r2, r1
 80045f4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	2b06      	cmp	r3, #6
 80045fc:	d824      	bhi.n	8004648 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	685a      	ldr	r2, [r3, #4]
 8004608:	4613      	mov	r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	4413      	add	r3, r2
 800460e:	3b05      	subs	r3, #5
 8004610:	221f      	movs	r2, #31
 8004612:	fa02 f303 	lsl.w	r3, r2, r3
 8004616:	43da      	mvns	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	400a      	ands	r2, r1
 800461e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	b29b      	uxth	r3, r3
 800462c:	4618      	mov	r0, r3
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	685a      	ldr	r2, [r3, #4]
 8004632:	4613      	mov	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	4413      	add	r3, r2
 8004638:	3b05      	subs	r3, #5
 800463a:	fa00 f203 	lsl.w	r2, r0, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	430a      	orrs	r2, r1
 8004644:	635a      	str	r2, [r3, #52]	; 0x34
 8004646:	e04c      	b.n	80046e2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2b0c      	cmp	r3, #12
 800464e:	d824      	bhi.n	800469a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	4613      	mov	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	4413      	add	r3, r2
 8004660:	3b23      	subs	r3, #35	; 0x23
 8004662:	221f      	movs	r2, #31
 8004664:	fa02 f303 	lsl.w	r3, r2, r3
 8004668:	43da      	mvns	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	400a      	ands	r2, r1
 8004670:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	b29b      	uxth	r3, r3
 800467e:	4618      	mov	r0, r3
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	4613      	mov	r3, r2
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	4413      	add	r3, r2
 800468a:	3b23      	subs	r3, #35	; 0x23
 800468c:	fa00 f203 	lsl.w	r2, r0, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	430a      	orrs	r2, r1
 8004696:	631a      	str	r2, [r3, #48]	; 0x30
 8004698:	e023      	b.n	80046e2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	685a      	ldr	r2, [r3, #4]
 80046a4:	4613      	mov	r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4413      	add	r3, r2
 80046aa:	3b41      	subs	r3, #65	; 0x41
 80046ac:	221f      	movs	r2, #31
 80046ae:	fa02 f303 	lsl.w	r3, r2, r3
 80046b2:	43da      	mvns	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	400a      	ands	r2, r1
 80046ba:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	4618      	mov	r0, r3
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	4613      	mov	r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	4413      	add	r3, r2
 80046d4:	3b41      	subs	r3, #65	; 0x41
 80046d6:	fa00 f203 	lsl.w	r2, r0, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	430a      	orrs	r2, r1
 80046e0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80046e2:	4b22      	ldr	r3, [pc, #136]	; (800476c <HAL_ADC_ConfigChannel+0x234>)
 80046e4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a21      	ldr	r2, [pc, #132]	; (8004770 <HAL_ADC_ConfigChannel+0x238>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d109      	bne.n	8004704 <HAL_ADC_ConfigChannel+0x1cc>
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2b12      	cmp	r3, #18
 80046f6:	d105      	bne.n	8004704 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a19      	ldr	r2, [pc, #100]	; (8004770 <HAL_ADC_ConfigChannel+0x238>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d123      	bne.n	8004756 <HAL_ADC_ConfigChannel+0x21e>
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2b10      	cmp	r3, #16
 8004714:	d003      	beq.n	800471e <HAL_ADC_ConfigChannel+0x1e6>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	2b11      	cmp	r3, #17
 800471c:	d11b      	bne.n	8004756 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2b10      	cmp	r3, #16
 8004730:	d111      	bne.n	8004756 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004732:	4b10      	ldr	r3, [pc, #64]	; (8004774 <HAL_ADC_ConfigChannel+0x23c>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a10      	ldr	r2, [pc, #64]	; (8004778 <HAL_ADC_ConfigChannel+0x240>)
 8004738:	fba2 2303 	umull	r2, r3, r2, r3
 800473c:	0c9a      	lsrs	r2, r3, #18
 800473e:	4613      	mov	r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	4413      	add	r3, r2
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004748:	e002      	b.n	8004750 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	3b01      	subs	r3, #1
 800474e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1f9      	bne.n	800474a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800475e:	2300      	movs	r3, #0
}
 8004760:	4618      	mov	r0, r3
 8004762:	3714      	adds	r7, #20
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	40012300 	.word	0x40012300
 8004770:	40012000 	.word	0x40012000
 8004774:	20000004 	.word	0x20000004
 8004778:	431bde83 	.word	0x431bde83

0800477c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004784:	4b79      	ldr	r3, [pc, #484]	; (800496c <ADC_Init+0x1f0>)
 8004786:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	685a      	ldr	r2, [r3, #4]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	431a      	orrs	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	6859      	ldr	r1, [r3, #4]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	021a      	lsls	r2, r3, #8
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80047d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	6859      	ldr	r1, [r3, #4]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689a      	ldr	r2, [r3, #8]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689a      	ldr	r2, [r3, #8]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	6899      	ldr	r1, [r3, #8]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	68da      	ldr	r2, [r3, #12]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480e:	4a58      	ldr	r2, [pc, #352]	; (8004970 <ADC_Init+0x1f4>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d022      	beq.n	800485a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004822:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	6899      	ldr	r1, [r3, #8]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	430a      	orrs	r2, r1
 8004834:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	689a      	ldr	r2, [r3, #8]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004844:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	6899      	ldr	r1, [r3, #8]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	430a      	orrs	r2, r1
 8004856:	609a      	str	r2, [r3, #8]
 8004858:	e00f      	b.n	800487a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	689a      	ldr	r2, [r3, #8]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004868:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004878:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	689a      	ldr	r2, [r3, #8]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 0202 	bic.w	r2, r2, #2
 8004888:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	6899      	ldr	r1, [r3, #8]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	7e1b      	ldrb	r3, [r3, #24]
 8004894:	005a      	lsls	r2, r3, #1
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	430a      	orrs	r2, r1
 800489c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d01b      	beq.n	80048e0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	685a      	ldr	r2, [r3, #4]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80048c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	6859      	ldr	r1, [r3, #4]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d2:	3b01      	subs	r3, #1
 80048d4:	035a      	lsls	r2, r3, #13
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	430a      	orrs	r2, r1
 80048dc:	605a      	str	r2, [r3, #4]
 80048de:	e007      	b.n	80048f0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	685a      	ldr	r2, [r3, #4]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80048fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	69db      	ldr	r3, [r3, #28]
 800490a:	3b01      	subs	r3, #1
 800490c:	051a      	lsls	r2, r3, #20
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	430a      	orrs	r2, r1
 8004914:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689a      	ldr	r2, [r3, #8]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004924:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	6899      	ldr	r1, [r3, #8]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004932:	025a      	lsls	r2, r3, #9
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	430a      	orrs	r2, r1
 800493a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689a      	ldr	r2, [r3, #8]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800494a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	6899      	ldr	r1, [r3, #8]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	029a      	lsls	r2, r3, #10
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	430a      	orrs	r2, r1
 800495e:	609a      	str	r2, [r3, #8]
}
 8004960:	bf00      	nop
 8004962:	3714      	adds	r7, #20
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr
 800496c:	40012300 	.word	0x40012300
 8004970:	0f000001 	.word	0x0f000001

08004974 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800497c:	bf00      	nop
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e0ed      	b.n	8004b76 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d102      	bne.n	80049ac <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f7fe ff24 	bl	80037f4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f022 0202 	bic.w	r2, r2, #2
 80049ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80049bc:	f7ff fab6 	bl	8003f2c <HAL_GetTick>
 80049c0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80049c2:	e012      	b.n	80049ea <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80049c4:	f7ff fab2 	bl	8003f2c <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	2b0a      	cmp	r3, #10
 80049d0:	d90b      	bls.n	80049ea <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2205      	movs	r2, #5
 80049e2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e0c5      	b.n	8004b76 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	f003 0302 	and.w	r3, r3, #2
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1e5      	bne.n	80049c4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f042 0201 	orr.w	r2, r2, #1
 8004a06:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a08:	f7ff fa90 	bl	8003f2c <HAL_GetTick>
 8004a0c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004a0e:	e012      	b.n	8004a36 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004a10:	f7ff fa8c 	bl	8003f2c <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	2b0a      	cmp	r3, #10
 8004a1c:	d90b      	bls.n	8004a36 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a22:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2205      	movs	r2, #5
 8004a2e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e09f      	b.n	8004b76 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f003 0301 	and.w	r3, r3, #1
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d0e5      	beq.n	8004a10 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	7e1b      	ldrb	r3, [r3, #24]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d108      	bne.n	8004a5e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a5a:	601a      	str	r2, [r3, #0]
 8004a5c:	e007      	b.n	8004a6e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	7e5b      	ldrb	r3, [r3, #25]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d108      	bne.n	8004a88 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a84:	601a      	str	r2, [r3, #0]
 8004a86:	e007      	b.n	8004a98 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a96:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	7e9b      	ldrb	r3, [r3, #26]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d108      	bne.n	8004ab2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f042 0220 	orr.w	r2, r2, #32
 8004aae:	601a      	str	r2, [r3, #0]
 8004ab0:	e007      	b.n	8004ac2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f022 0220 	bic.w	r2, r2, #32
 8004ac0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	7edb      	ldrb	r3, [r3, #27]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d108      	bne.n	8004adc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 0210 	bic.w	r2, r2, #16
 8004ad8:	601a      	str	r2, [r3, #0]
 8004ada:	e007      	b.n	8004aec <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 0210 	orr.w	r2, r2, #16
 8004aea:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	7f1b      	ldrb	r3, [r3, #28]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d108      	bne.n	8004b06 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f042 0208 	orr.w	r2, r2, #8
 8004b02:	601a      	str	r2, [r3, #0]
 8004b04:	e007      	b.n	8004b16 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 0208 	bic.w	r2, r2, #8
 8004b14:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	7f5b      	ldrb	r3, [r3, #29]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d108      	bne.n	8004b30 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f042 0204 	orr.w	r2, r2, #4
 8004b2c:	601a      	str	r2, [r3, #0]
 8004b2e:	e007      	b.n	8004b40 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 0204 	bic.w	r2, r2, #4
 8004b3e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689a      	ldr	r2, [r3, #8]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	431a      	orrs	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	431a      	orrs	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	695b      	ldr	r3, [r3, #20]
 8004b54:	ea42 0103 	orr.w	r1, r2, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	1e5a      	subs	r2, r3, #1
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	430a      	orrs	r2, r1
 8004b64:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
	...

08004b80 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b087      	sub	sp, #28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b96:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004b98:	7cfb      	ldrb	r3, [r7, #19]
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d003      	beq.n	8004ba6 <HAL_CAN_ConfigFilter+0x26>
 8004b9e:	7cfb      	ldrb	r3, [r7, #19]
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	f040 80be 	bne.w	8004d22 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004ba6:	4b65      	ldr	r3, [pc, #404]	; (8004d3c <HAL_CAN_ConfigFilter+0x1bc>)
 8004ba8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004bb0:	f043 0201 	orr.w	r2, r3, #1
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004bc0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd4:	021b      	lsls	r3, r3, #8
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	f003 031f 	and.w	r3, r3, #31
 8004be6:	2201      	movs	r2, #1
 8004be8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bec:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	43db      	mvns	r3, r3
 8004bf8:	401a      	ands	r2, r3
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	69db      	ldr	r3, [r3, #28]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d123      	bne.n	8004c50 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	43db      	mvns	r3, r3
 8004c12:	401a      	ands	r2, r3
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004c26:	683a      	ldr	r2, [r7, #0]
 8004c28:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004c2a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	3248      	adds	r2, #72	; 0x48
 8004c30:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004c44:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004c46:	6979      	ldr	r1, [r7, #20]
 8004c48:	3348      	adds	r3, #72	; 0x48
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	440b      	add	r3, r1
 8004c4e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	69db      	ldr	r3, [r3, #28]
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d122      	bne.n	8004c9e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	431a      	orrs	r2, r3
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004c74:	683a      	ldr	r2, [r7, #0]
 8004c76:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004c78:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	3248      	adds	r2, #72	; 0x48
 8004c7e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004c92:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004c94:	6979      	ldr	r1, [r7, #20]
 8004c96:	3348      	adds	r3, #72	; 0x48
 8004c98:	00db      	lsls	r3, r3, #3
 8004c9a:	440b      	add	r3, r1
 8004c9c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d109      	bne.n	8004cba <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	43db      	mvns	r3, r3
 8004cb0:	401a      	ands	r2, r3
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004cb8:	e007      	b.n	8004cca <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	431a      	orrs	r2, r3
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d109      	bne.n	8004ce6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	43db      	mvns	r3, r3
 8004cdc:	401a      	ands	r2, r3
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004ce4:	e007      	b.n	8004cf6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	431a      	orrs	r2, r3
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	d107      	bne.n	8004d0e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	431a      	orrs	r2, r3
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004d14:	f023 0201 	bic.w	r2, r3, #1
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	e006      	b.n	8004d30 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d26:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
  }
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	371c      	adds	r7, #28
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr
 8004d3c:	40006400 	.word	0x40006400

08004d40 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d12e      	bne.n	8004db2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2202      	movs	r2, #2
 8004d58:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f022 0201 	bic.w	r2, r2, #1
 8004d6a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d6c:	f7ff f8de 	bl	8003f2c <HAL_GetTick>
 8004d70:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004d72:	e012      	b.n	8004d9a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004d74:	f7ff f8da 	bl	8003f2c <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b0a      	cmp	r3, #10
 8004d80:	d90b      	bls.n	8004d9a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d86:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2205      	movs	r2, #5
 8004d92:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e012      	b.n	8004dc0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f003 0301 	and.w	r3, r3, #1
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1e5      	bne.n	8004d74 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004dae:	2300      	movs	r3, #0
 8004db0:	e006      	b.n	8004dc0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
  }
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b089      	sub	sp, #36	; 0x24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
 8004dd4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ddc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004de6:	7ffb      	ldrb	r3, [r7, #31]
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d003      	beq.n	8004df4 <HAL_CAN_AddTxMessage+0x2c>
 8004dec:	7ffb      	ldrb	r3, [r7, #31]
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	f040 80b8 	bne.w	8004f64 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d10a      	bne.n	8004e14 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d105      	bne.n	8004e14 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	f000 80a0 	beq.w	8004f54 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	0e1b      	lsrs	r3, r3, #24
 8004e18:	f003 0303 	and.w	r3, r3, #3
 8004e1c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d907      	bls.n	8004e34 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e28:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e09e      	b.n	8004f72 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004e34:	2201      	movs	r2, #1
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	409a      	lsls	r2, r3
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10d      	bne.n	8004e62 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004e50:	68f9      	ldr	r1, [r7, #12]
 8004e52:	6809      	ldr	r1, [r1, #0]
 8004e54:	431a      	orrs	r2, r3
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	3318      	adds	r3, #24
 8004e5a:	011b      	lsls	r3, r3, #4
 8004e5c:	440b      	add	r3, r1
 8004e5e:	601a      	str	r2, [r3, #0]
 8004e60:	e00f      	b.n	8004e82 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004e6c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004e72:	68f9      	ldr	r1, [r7, #12]
 8004e74:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004e76:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	3318      	adds	r3, #24
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	440b      	add	r3, r1
 8004e80:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6819      	ldr	r1, [r3, #0]
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	691a      	ldr	r2, [r3, #16]
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	3318      	adds	r3, #24
 8004e8e:	011b      	lsls	r3, r3, #4
 8004e90:	440b      	add	r3, r1
 8004e92:	3304      	adds	r3, #4
 8004e94:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	7d1b      	ldrb	r3, [r3, #20]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d111      	bne.n	8004ec2 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	3318      	adds	r3, #24
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	4413      	add	r3, r2
 8004eaa:	3304      	adds	r3, #4
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	6811      	ldr	r1, [r2, #0]
 8004eb2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	3318      	adds	r3, #24
 8004eba:	011b      	lsls	r3, r3, #4
 8004ebc:	440b      	add	r3, r1
 8004ebe:	3304      	adds	r3, #4
 8004ec0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	3307      	adds	r3, #7
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	061a      	lsls	r2, r3, #24
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	3306      	adds	r3, #6
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	041b      	lsls	r3, r3, #16
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	3305      	adds	r3, #5
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	021b      	lsls	r3, r3, #8
 8004edc:	4313      	orrs	r3, r2
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	3204      	adds	r2, #4
 8004ee2:	7812      	ldrb	r2, [r2, #0]
 8004ee4:	4610      	mov	r0, r2
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	6811      	ldr	r1, [r2, #0]
 8004eea:	ea43 0200 	orr.w	r2, r3, r0
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	011b      	lsls	r3, r3, #4
 8004ef2:	440b      	add	r3, r1
 8004ef4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004ef8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	3303      	adds	r3, #3
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	061a      	lsls	r2, r3, #24
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	3302      	adds	r3, #2
 8004f06:	781b      	ldrb	r3, [r3, #0]
 8004f08:	041b      	lsls	r3, r3, #16
 8004f0a:	431a      	orrs	r2, r3
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	3301      	adds	r3, #1
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	021b      	lsls	r3, r3, #8
 8004f14:	4313      	orrs	r3, r2
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	7812      	ldrb	r2, [r2, #0]
 8004f1a:	4610      	mov	r0, r2
 8004f1c:	68fa      	ldr	r2, [r7, #12]
 8004f1e:	6811      	ldr	r1, [r2, #0]
 8004f20:	ea43 0200 	orr.w	r2, r3, r0
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	011b      	lsls	r3, r3, #4
 8004f28:	440b      	add	r3, r1
 8004f2a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004f2e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	3318      	adds	r3, #24
 8004f38:	011b      	lsls	r3, r3, #4
 8004f3a:	4413      	add	r3, r2
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	6811      	ldr	r1, [r2, #0]
 8004f42:	f043 0201 	orr.w	r2, r3, #1
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	3318      	adds	r3, #24
 8004f4a:	011b      	lsls	r3, r3, #4
 8004f4c:	440b      	add	r3, r1
 8004f4e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004f50:	2300      	movs	r3, #0
 8004f52:	e00e      	b.n	8004f72 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f58:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e006      	b.n	8004f72 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f68:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
  }
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3724      	adds	r7, #36	; 0x24
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr

08004f7e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004f7e:	b480      	push	{r7}
 8004f80:	b087      	sub	sp, #28
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	60f8      	str	r0, [r7, #12]
 8004f86:	60b9      	str	r1, [r7, #8]
 8004f88:	607a      	str	r2, [r7, #4]
 8004f8a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f92:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004f94:	7dfb      	ldrb	r3, [r7, #23]
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d003      	beq.n	8004fa2 <HAL_CAN_GetRxMessage+0x24>
 8004f9a:	7dfb      	ldrb	r3, [r7, #23]
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	f040 80f3 	bne.w	8005188 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d10e      	bne.n	8004fc6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d116      	bne.n	8004fe4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fba:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e0e7      	b.n	8005196 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	f003 0303 	and.w	r3, r3, #3
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d107      	bne.n	8004fe4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e0d8      	b.n	8005196 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	331b      	adds	r3, #27
 8004fec:	011b      	lsls	r3, r3, #4
 8004fee:	4413      	add	r3, r2
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 0204 	and.w	r2, r3, #4
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10c      	bne.n	800501c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	331b      	adds	r3, #27
 800500a:	011b      	lsls	r3, r3, #4
 800500c:	4413      	add	r3, r2
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	0d5b      	lsrs	r3, r3, #21
 8005012:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	601a      	str	r2, [r3, #0]
 800501a:	e00b      	b.n	8005034 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	331b      	adds	r3, #27
 8005024:	011b      	lsls	r3, r3, #4
 8005026:	4413      	add	r3, r2
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	08db      	lsrs	r3, r3, #3
 800502c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	331b      	adds	r3, #27
 800503c:	011b      	lsls	r3, r3, #4
 800503e:	4413      	add	r3, r2
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 0202 	and.w	r2, r3, #2
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	331b      	adds	r3, #27
 8005052:	011b      	lsls	r3, r3, #4
 8005054:	4413      	add	r3, r2
 8005056:	3304      	adds	r3, #4
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 020f 	and.w	r2, r3, #15
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	331b      	adds	r3, #27
 800506a:	011b      	lsls	r3, r3, #4
 800506c:	4413      	add	r3, r2
 800506e:	3304      	adds	r3, #4
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	0a1b      	lsrs	r3, r3, #8
 8005074:	b2da      	uxtb	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	331b      	adds	r3, #27
 8005082:	011b      	lsls	r3, r3, #4
 8005084:	4413      	add	r3, r2
 8005086:	3304      	adds	r3, #4
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	0c1b      	lsrs	r3, r3, #16
 800508c:	b29a      	uxth	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	011b      	lsls	r3, r3, #4
 800509a:	4413      	add	r3, r2
 800509c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	b2da      	uxtb	r2, r3
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	011b      	lsls	r3, r3, #4
 80050b0:	4413      	add	r3, r2
 80050b2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	0a1a      	lsrs	r2, r3, #8
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	3301      	adds	r3, #1
 80050be:	b2d2      	uxtb	r2, r2
 80050c0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	011b      	lsls	r3, r3, #4
 80050ca:	4413      	add	r3, r2
 80050cc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	0c1a      	lsrs	r2, r3, #16
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	3302      	adds	r3, #2
 80050d8:	b2d2      	uxtb	r2, r2
 80050da:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	011b      	lsls	r3, r3, #4
 80050e4:	4413      	add	r3, r2
 80050e6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	0e1a      	lsrs	r2, r3, #24
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	3303      	adds	r3, #3
 80050f2:	b2d2      	uxtb	r2, r2
 80050f4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	011b      	lsls	r3, r3, #4
 80050fe:	4413      	add	r3, r2
 8005100:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	3304      	adds	r3, #4
 800510a:	b2d2      	uxtb	r2, r2
 800510c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	011b      	lsls	r3, r3, #4
 8005116:	4413      	add	r3, r2
 8005118:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	0a1a      	lsrs	r2, r3, #8
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	3305      	adds	r3, #5
 8005124:	b2d2      	uxtb	r2, r2
 8005126:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	4413      	add	r3, r2
 8005132:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	0c1a      	lsrs	r2, r3, #16
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	3306      	adds	r3, #6
 800513e:	b2d2      	uxtb	r2, r2
 8005140:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	011b      	lsls	r3, r3, #4
 800514a:	4413      	add	r3, r2
 800514c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	0e1a      	lsrs	r2, r3, #24
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	3307      	adds	r3, #7
 8005158:	b2d2      	uxtb	r2, r2
 800515a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d108      	bne.n	8005174 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68da      	ldr	r2, [r3, #12]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f042 0220 	orr.w	r2, r2, #32
 8005170:	60da      	str	r2, [r3, #12]
 8005172:	e007      	b.n	8005184 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	691a      	ldr	r2, [r3, #16]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f042 0220 	orr.w	r2, r2, #32
 8005182:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005184:	2300      	movs	r3, #0
 8005186:	e006      	b.n	8005196 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
  }
}
 8005196:	4618      	mov	r0, r3
 8005198:	371c      	adds	r7, #28
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr

080051a2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b085      	sub	sp, #20
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
 80051aa:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051b2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80051b4:	7bfb      	ldrb	r3, [r7, #15]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d002      	beq.n	80051c0 <HAL_CAN_ActivateNotification+0x1e>
 80051ba:	7bfb      	ldrb	r3, [r7, #15]
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d109      	bne.n	80051d4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	6959      	ldr	r1, [r3, #20]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	683a      	ldr	r2, [r7, #0]
 80051cc:	430a      	orrs	r2, r1
 80051ce:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80051d0:	2300      	movs	r3, #0
 80051d2:	e006      	b.n	80051e2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
  }
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3714      	adds	r7, #20
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b08a      	sub	sp, #40	; 0x28
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80051f6:	2300      	movs	r3, #0
 80051f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	691b      	ldr	r3, [r3, #16]
 8005220:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	699b      	ldr	r3, [r3, #24]
 8005228:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800522a:	6a3b      	ldr	r3, [r7, #32]
 800522c:	f003 0301 	and.w	r3, r3, #1
 8005230:	2b00      	cmp	r3, #0
 8005232:	d07c      	beq.n	800532e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005234:	69bb      	ldr	r3, [r7, #24]
 8005236:	f003 0301 	and.w	r3, r3, #1
 800523a:	2b00      	cmp	r3, #0
 800523c:	d023      	beq.n	8005286 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2201      	movs	r2, #1
 8005244:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	f003 0302 	and.w	r3, r3, #2
 800524c:	2b00      	cmp	r3, #0
 800524e:	d003      	beq.n	8005258 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 f97d 	bl	8005550 <HAL_CAN_TxMailbox0CompleteCallback>
 8005256:	e016      	b.n	8005286 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	f003 0304 	and.w	r3, r3, #4
 800525e:	2b00      	cmp	r3, #0
 8005260:	d004      	beq.n	800526c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005264:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005268:	627b      	str	r3, [r7, #36]	; 0x24
 800526a:	e00c      	b.n	8005286 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800526c:	69bb      	ldr	r3, [r7, #24]
 800526e:	f003 0308 	and.w	r3, r3, #8
 8005272:	2b00      	cmp	r3, #0
 8005274:	d004      	beq.n	8005280 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005278:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800527c:	627b      	str	r3, [r7, #36]	; 0x24
 800527e:	e002      	b.n	8005286 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 f983 	bl	800558c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800528c:	2b00      	cmp	r3, #0
 800528e:	d024      	beq.n	80052da <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005298:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d003      	beq.n	80052ac <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f000 f95d 	bl	8005564 <HAL_CAN_TxMailbox1CompleteCallback>
 80052aa:	e016      	b.n	80052da <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80052ac:	69bb      	ldr	r3, [r7, #24]
 80052ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d004      	beq.n	80052c0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80052b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80052bc:	627b      	str	r3, [r7, #36]	; 0x24
 80052be:	e00c      	b.n	80052da <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d004      	beq.n	80052d4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80052ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052d0:	627b      	str	r3, [r7, #36]	; 0x24
 80052d2:	e002      	b.n	80052da <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f000 f963 	bl	80055a0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d024      	beq.n	800532e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80052ec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d003      	beq.n	8005300 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f000 f93d 	bl	8005578 <HAL_CAN_TxMailbox2CompleteCallback>
 80052fe:	e016      	b.n	800532e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d004      	beq.n	8005314 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800530a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005310:	627b      	str	r3, [r7, #36]	; 0x24
 8005312:	e00c      	b.n	800532e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d004      	beq.n	8005328 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800531e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005324:	627b      	str	r3, [r7, #36]	; 0x24
 8005326:	e002      	b.n	800532e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f000 f943 	bl	80055b4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800532e:	6a3b      	ldr	r3, [r7, #32]
 8005330:	f003 0308 	and.w	r3, r3, #8
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00c      	beq.n	8005352 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	f003 0310 	and.w	r3, r3, #16
 800533e:	2b00      	cmp	r3, #0
 8005340:	d007      	beq.n	8005352 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005344:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005348:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2210      	movs	r2, #16
 8005350:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005352:	6a3b      	ldr	r3, [r7, #32]
 8005354:	f003 0304 	and.w	r3, r3, #4
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00b      	beq.n	8005374 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	f003 0308 	and.w	r3, r3, #8
 8005362:	2b00      	cmp	r3, #0
 8005364:	d006      	beq.n	8005374 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2208      	movs	r2, #8
 800536c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 f92a 	bl	80055c8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005374:	6a3b      	ldr	r3, [r7, #32]
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d009      	beq.n	8005392 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	f003 0303 	and.w	r3, r3, #3
 8005388:	2b00      	cmp	r3, #0
 800538a:	d002      	beq.n	8005392 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f7fb fd83 	bl	8000e98 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00c      	beq.n	80053b6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	f003 0310 	and.w	r3, r3, #16
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d007      	beq.n	80053b6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80053a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80053ac:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2210      	movs	r2, #16
 80053b4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80053b6:	6a3b      	ldr	r3, [r7, #32]
 80053b8:	f003 0320 	and.w	r3, r3, #32
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00b      	beq.n	80053d8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	f003 0308 	and.w	r3, r3, #8
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d006      	beq.n	80053d8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2208      	movs	r2, #8
 80053d0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f90c 	bl	80055f0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80053d8:	6a3b      	ldr	r3, [r7, #32]
 80053da:	f003 0310 	and.w	r3, r3, #16
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d009      	beq.n	80053f6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	f003 0303 	and.w	r3, r3, #3
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 f8f3 	bl	80055dc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80053f6:	6a3b      	ldr	r3, [r7, #32]
 80053f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d00b      	beq.n	8005418 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	f003 0310 	and.w	r3, r3, #16
 8005406:	2b00      	cmp	r3, #0
 8005408:	d006      	beq.n	8005418 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2210      	movs	r2, #16
 8005410:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f8f6 	bl	8005604 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00b      	beq.n	800543a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	f003 0308 	and.w	r3, r3, #8
 8005428:	2b00      	cmp	r3, #0
 800542a:	d006      	beq.n	800543a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2208      	movs	r2, #8
 8005432:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f000 f8ef 	bl	8005618 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d075      	beq.n	8005530 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	f003 0304 	and.w	r3, r3, #4
 800544a:	2b00      	cmp	r3, #0
 800544c:	d06c      	beq.n	8005528 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800544e:	6a3b      	ldr	r3, [r7, #32]
 8005450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005454:	2b00      	cmp	r3, #0
 8005456:	d008      	beq.n	800546a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800545e:	2b00      	cmp	r3, #0
 8005460:	d003      	beq.n	800546a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005464:	f043 0301 	orr.w	r3, r3, #1
 8005468:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800546a:	6a3b      	ldr	r3, [r7, #32]
 800546c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005470:	2b00      	cmp	r3, #0
 8005472:	d008      	beq.n	8005486 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800547a:	2b00      	cmp	r3, #0
 800547c:	d003      	beq.n	8005486 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800547e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005480:	f043 0302 	orr.w	r3, r3, #2
 8005484:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005486:	6a3b      	ldr	r3, [r7, #32]
 8005488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800548c:	2b00      	cmp	r3, #0
 800548e:	d008      	beq.n	80054a2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005496:	2b00      	cmp	r3, #0
 8005498:	d003      	beq.n	80054a2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800549a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549c:	f043 0304 	orr.w	r3, r3, #4
 80054a0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80054a2:	6a3b      	ldr	r3, [r7, #32]
 80054a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d03d      	beq.n	8005528 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d038      	beq.n	8005528 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80054bc:	2b30      	cmp	r3, #48	; 0x30
 80054be:	d017      	beq.n	80054f0 <HAL_CAN_IRQHandler+0x302>
 80054c0:	2b30      	cmp	r3, #48	; 0x30
 80054c2:	d804      	bhi.n	80054ce <HAL_CAN_IRQHandler+0x2e0>
 80054c4:	2b10      	cmp	r3, #16
 80054c6:	d009      	beq.n	80054dc <HAL_CAN_IRQHandler+0x2ee>
 80054c8:	2b20      	cmp	r3, #32
 80054ca:	d00c      	beq.n	80054e6 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80054cc:	e024      	b.n	8005518 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80054ce:	2b50      	cmp	r3, #80	; 0x50
 80054d0:	d018      	beq.n	8005504 <HAL_CAN_IRQHandler+0x316>
 80054d2:	2b60      	cmp	r3, #96	; 0x60
 80054d4:	d01b      	beq.n	800550e <HAL_CAN_IRQHandler+0x320>
 80054d6:	2b40      	cmp	r3, #64	; 0x40
 80054d8:	d00f      	beq.n	80054fa <HAL_CAN_IRQHandler+0x30c>
            break;
 80054da:	e01d      	b.n	8005518 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80054dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054de:	f043 0308 	orr.w	r3, r3, #8
 80054e2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80054e4:	e018      	b.n	8005518 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80054e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e8:	f043 0310 	orr.w	r3, r3, #16
 80054ec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80054ee:	e013      	b.n	8005518 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80054f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f2:	f043 0320 	orr.w	r3, r3, #32
 80054f6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80054f8:	e00e      	b.n	8005518 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80054fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005500:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005502:	e009      	b.n	8005518 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8005504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800550a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800550c:	e004      	b.n	8005518 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 800550e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005510:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005514:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005516:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	699a      	ldr	r2, [r3, #24]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005526:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2204      	movs	r2, #4
 800552e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005532:	2b00      	cmp	r3, #0
 8005534:	d008      	beq.n	8005548 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800553a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553c:	431a      	orrs	r2, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f872 	bl	800562c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005548:	bf00      	nop
 800554a:	3728      	adds	r7, #40	; 0x28
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005580:	bf00      	nop
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f003 0307 	and.w	r3, r3, #7
 800564e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005650:	4b0c      	ldr	r3, [pc, #48]	; (8005684 <__NVIC_SetPriorityGrouping+0x44>)
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005656:	68ba      	ldr	r2, [r7, #8]
 8005658:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800565c:	4013      	ands	r3, r2
 800565e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005668:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800566c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005670:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005672:	4a04      	ldr	r2, [pc, #16]	; (8005684 <__NVIC_SetPriorityGrouping+0x44>)
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	60d3      	str	r3, [r2, #12]
}
 8005678:	bf00      	nop
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	e000ed00 	.word	0xe000ed00

08005688 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005688:	b480      	push	{r7}
 800568a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800568c:	4b04      	ldr	r3, [pc, #16]	; (80056a0 <__NVIC_GetPriorityGrouping+0x18>)
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	0a1b      	lsrs	r3, r3, #8
 8005692:	f003 0307 	and.w	r3, r3, #7
}
 8005696:	4618      	mov	r0, r3
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	e000ed00 	.word	0xe000ed00

080056a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	4603      	mov	r3, r0
 80056ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	db0b      	blt.n	80056ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056b6:	79fb      	ldrb	r3, [r7, #7]
 80056b8:	f003 021f 	and.w	r2, r3, #31
 80056bc:	4907      	ldr	r1, [pc, #28]	; (80056dc <__NVIC_EnableIRQ+0x38>)
 80056be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056c2:	095b      	lsrs	r3, r3, #5
 80056c4:	2001      	movs	r0, #1
 80056c6:	fa00 f202 	lsl.w	r2, r0, r2
 80056ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80056ce:	bf00      	nop
 80056d0:	370c      	adds	r7, #12
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	e000e100 	.word	0xe000e100

080056e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	4603      	mov	r3, r0
 80056e8:	6039      	str	r1, [r7, #0]
 80056ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	db0a      	blt.n	800570a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	b2da      	uxtb	r2, r3
 80056f8:	490c      	ldr	r1, [pc, #48]	; (800572c <__NVIC_SetPriority+0x4c>)
 80056fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056fe:	0112      	lsls	r2, r2, #4
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	440b      	add	r3, r1
 8005704:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005708:	e00a      	b.n	8005720 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	b2da      	uxtb	r2, r3
 800570e:	4908      	ldr	r1, [pc, #32]	; (8005730 <__NVIC_SetPriority+0x50>)
 8005710:	79fb      	ldrb	r3, [r7, #7]
 8005712:	f003 030f 	and.w	r3, r3, #15
 8005716:	3b04      	subs	r3, #4
 8005718:	0112      	lsls	r2, r2, #4
 800571a:	b2d2      	uxtb	r2, r2
 800571c:	440b      	add	r3, r1
 800571e:	761a      	strb	r2, [r3, #24]
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr
 800572c:	e000e100 	.word	0xe000e100
 8005730:	e000ed00 	.word	0xe000ed00

08005734 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005734:	b480      	push	{r7}
 8005736:	b089      	sub	sp, #36	; 0x24
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f003 0307 	and.w	r3, r3, #7
 8005746:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	f1c3 0307 	rsb	r3, r3, #7
 800574e:	2b04      	cmp	r3, #4
 8005750:	bf28      	it	cs
 8005752:	2304      	movcs	r3, #4
 8005754:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	3304      	adds	r3, #4
 800575a:	2b06      	cmp	r3, #6
 800575c:	d902      	bls.n	8005764 <NVIC_EncodePriority+0x30>
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	3b03      	subs	r3, #3
 8005762:	e000      	b.n	8005766 <NVIC_EncodePriority+0x32>
 8005764:	2300      	movs	r3, #0
 8005766:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005768:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	fa02 f303 	lsl.w	r3, r2, r3
 8005772:	43da      	mvns	r2, r3
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	401a      	ands	r2, r3
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800577c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	fa01 f303 	lsl.w	r3, r1, r3
 8005786:	43d9      	mvns	r1, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800578c:	4313      	orrs	r3, r2
         );
}
 800578e:	4618      	mov	r0, r3
 8005790:	3724      	adds	r7, #36	; 0x24
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr

0800579a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b082      	sub	sp, #8
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f7ff ff4c 	bl	8005640 <__NVIC_SetPriorityGrouping>
}
 80057a8:	bf00      	nop
 80057aa:	3708      	adds	r7, #8
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b086      	sub	sp, #24
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	4603      	mov	r3, r0
 80057b8:	60b9      	str	r1, [r7, #8]
 80057ba:	607a      	str	r2, [r7, #4]
 80057bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80057be:	2300      	movs	r3, #0
 80057c0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80057c2:	f7ff ff61 	bl	8005688 <__NVIC_GetPriorityGrouping>
 80057c6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	68b9      	ldr	r1, [r7, #8]
 80057cc:	6978      	ldr	r0, [r7, #20]
 80057ce:	f7ff ffb1 	bl	8005734 <NVIC_EncodePriority>
 80057d2:	4602      	mov	r2, r0
 80057d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057d8:	4611      	mov	r1, r2
 80057da:	4618      	mov	r0, r3
 80057dc:	f7ff ff80 	bl	80056e0 <__NVIC_SetPriority>
}
 80057e0:	bf00      	nop
 80057e2:	3718      	adds	r7, #24
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	4603      	mov	r3, r0
 80057f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7ff ff54 	bl	80056a4 <__NVIC_EnableIRQ>
}
 80057fc:	bf00      	nop
 80057fe:	3708      	adds	r7, #8
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2b02      	cmp	r3, #2
 8005816:	d004      	beq.n	8005822 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2280      	movs	r2, #128	; 0x80
 800581c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e00c      	b.n	800583c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2205      	movs	r2, #5
 8005826:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f022 0201 	bic.w	r2, r2, #1
 8005838:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800583a:	2300      	movs	r3, #0
}
 800583c:	4618      	mov	r0, r3
 800583e:	370c      	adds	r7, #12
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr

08005848 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005848:	b480      	push	{r7}
 800584a:	b089      	sub	sp, #36	; 0x24
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005852:	2300      	movs	r3, #0
 8005854:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005856:	2300      	movs	r3, #0
 8005858:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800585a:	2300      	movs	r3, #0
 800585c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800585e:	2300      	movs	r3, #0
 8005860:	61fb      	str	r3, [r7, #28]
 8005862:	e16b      	b.n	8005b3c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005864:	2201      	movs	r2, #1
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	fa02 f303 	lsl.w	r3, r2, r3
 800586c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	697a      	ldr	r2, [r7, #20]
 8005874:	4013      	ands	r3, r2
 8005876:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	429a      	cmp	r2, r3
 800587e:	f040 815a 	bne.w	8005b36 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	2b01      	cmp	r3, #1
 8005888:	d00b      	beq.n	80058a2 <HAL_GPIO_Init+0x5a>
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	2b02      	cmp	r3, #2
 8005890:	d007      	beq.n	80058a2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005896:	2b11      	cmp	r3, #17
 8005898:	d003      	beq.n	80058a2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	2b12      	cmp	r3, #18
 80058a0:	d130      	bne.n	8005904 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	005b      	lsls	r3, r3, #1
 80058ac:	2203      	movs	r2, #3
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	43db      	mvns	r3, r3
 80058b4:	69ba      	ldr	r2, [r7, #24]
 80058b6:	4013      	ands	r3, r2
 80058b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	68da      	ldr	r2, [r3, #12]
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	005b      	lsls	r3, r3, #1
 80058c2:	fa02 f303 	lsl.w	r3, r2, r3
 80058c6:	69ba      	ldr	r2, [r7, #24]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	69ba      	ldr	r2, [r7, #24]
 80058d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058d8:	2201      	movs	r2, #1
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	fa02 f303 	lsl.w	r3, r2, r3
 80058e0:	43db      	mvns	r3, r3
 80058e2:	69ba      	ldr	r2, [r7, #24]
 80058e4:	4013      	ands	r3, r2
 80058e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	091b      	lsrs	r3, r3, #4
 80058ee:	f003 0201 	and.w	r2, r3, #1
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	fa02 f303 	lsl.w	r3, r2, r3
 80058f8:	69ba      	ldr	r2, [r7, #24]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	69ba      	ldr	r2, [r7, #24]
 8005902:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	005b      	lsls	r3, r3, #1
 800590e:	2203      	movs	r2, #3
 8005910:	fa02 f303 	lsl.w	r3, r2, r3
 8005914:	43db      	mvns	r3, r3
 8005916:	69ba      	ldr	r2, [r7, #24]
 8005918:	4013      	ands	r3, r2
 800591a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	689a      	ldr	r2, [r3, #8]
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	005b      	lsls	r3, r3, #1
 8005924:	fa02 f303 	lsl.w	r3, r2, r3
 8005928:	69ba      	ldr	r2, [r7, #24]
 800592a:	4313      	orrs	r3, r2
 800592c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	69ba      	ldr	r2, [r7, #24]
 8005932:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	2b02      	cmp	r3, #2
 800593a:	d003      	beq.n	8005944 <HAL_GPIO_Init+0xfc>
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	2b12      	cmp	r3, #18
 8005942:	d123      	bne.n	800598c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	08da      	lsrs	r2, r3, #3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	3208      	adds	r2, #8
 800594c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005950:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	f003 0307 	and.w	r3, r3, #7
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	220f      	movs	r2, #15
 800595c:	fa02 f303 	lsl.w	r3, r2, r3
 8005960:	43db      	mvns	r3, r3
 8005962:	69ba      	ldr	r2, [r7, #24]
 8005964:	4013      	ands	r3, r2
 8005966:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	691a      	ldr	r2, [r3, #16]
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	f003 0307 	and.w	r3, r3, #7
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	fa02 f303 	lsl.w	r3, r2, r3
 8005978:	69ba      	ldr	r2, [r7, #24]
 800597a:	4313      	orrs	r3, r2
 800597c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	08da      	lsrs	r2, r3, #3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	3208      	adds	r2, #8
 8005986:	69b9      	ldr	r1, [r7, #24]
 8005988:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	005b      	lsls	r3, r3, #1
 8005996:	2203      	movs	r2, #3
 8005998:	fa02 f303 	lsl.w	r3, r2, r3
 800599c:	43db      	mvns	r3, r3
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	4013      	ands	r3, r2
 80059a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f003 0203 	and.w	r2, r3, #3
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	005b      	lsls	r3, r3, #1
 80059b0:	fa02 f303 	lsl.w	r3, r2, r3
 80059b4:	69ba      	ldr	r2, [r7, #24]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	69ba      	ldr	r2, [r7, #24]
 80059be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f000 80b4 	beq.w	8005b36 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059ce:	2300      	movs	r3, #0
 80059d0:	60fb      	str	r3, [r7, #12]
 80059d2:	4b5f      	ldr	r3, [pc, #380]	; (8005b50 <HAL_GPIO_Init+0x308>)
 80059d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059d6:	4a5e      	ldr	r2, [pc, #376]	; (8005b50 <HAL_GPIO_Init+0x308>)
 80059d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059dc:	6453      	str	r3, [r2, #68]	; 0x44
 80059de:	4b5c      	ldr	r3, [pc, #368]	; (8005b50 <HAL_GPIO_Init+0x308>)
 80059e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059e6:	60fb      	str	r3, [r7, #12]
 80059e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80059ea:	4a5a      	ldr	r2, [pc, #360]	; (8005b54 <HAL_GPIO_Init+0x30c>)
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	089b      	lsrs	r3, r3, #2
 80059f0:	3302      	adds	r3, #2
 80059f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	f003 0303 	and.w	r3, r3, #3
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	220f      	movs	r2, #15
 8005a02:	fa02 f303 	lsl.w	r3, r2, r3
 8005a06:	43db      	mvns	r3, r3
 8005a08:	69ba      	ldr	r2, [r7, #24]
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a51      	ldr	r2, [pc, #324]	; (8005b58 <HAL_GPIO_Init+0x310>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d02b      	beq.n	8005a6e <HAL_GPIO_Init+0x226>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a50      	ldr	r2, [pc, #320]	; (8005b5c <HAL_GPIO_Init+0x314>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d025      	beq.n	8005a6a <HAL_GPIO_Init+0x222>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a4f      	ldr	r2, [pc, #316]	; (8005b60 <HAL_GPIO_Init+0x318>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d01f      	beq.n	8005a66 <HAL_GPIO_Init+0x21e>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a4e      	ldr	r2, [pc, #312]	; (8005b64 <HAL_GPIO_Init+0x31c>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d019      	beq.n	8005a62 <HAL_GPIO_Init+0x21a>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a4d      	ldr	r2, [pc, #308]	; (8005b68 <HAL_GPIO_Init+0x320>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d013      	beq.n	8005a5e <HAL_GPIO_Init+0x216>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a4c      	ldr	r2, [pc, #304]	; (8005b6c <HAL_GPIO_Init+0x324>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d00d      	beq.n	8005a5a <HAL_GPIO_Init+0x212>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a4b      	ldr	r2, [pc, #300]	; (8005b70 <HAL_GPIO_Init+0x328>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d007      	beq.n	8005a56 <HAL_GPIO_Init+0x20e>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a4a      	ldr	r2, [pc, #296]	; (8005b74 <HAL_GPIO_Init+0x32c>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d101      	bne.n	8005a52 <HAL_GPIO_Init+0x20a>
 8005a4e:	2307      	movs	r3, #7
 8005a50:	e00e      	b.n	8005a70 <HAL_GPIO_Init+0x228>
 8005a52:	2308      	movs	r3, #8
 8005a54:	e00c      	b.n	8005a70 <HAL_GPIO_Init+0x228>
 8005a56:	2306      	movs	r3, #6
 8005a58:	e00a      	b.n	8005a70 <HAL_GPIO_Init+0x228>
 8005a5a:	2305      	movs	r3, #5
 8005a5c:	e008      	b.n	8005a70 <HAL_GPIO_Init+0x228>
 8005a5e:	2304      	movs	r3, #4
 8005a60:	e006      	b.n	8005a70 <HAL_GPIO_Init+0x228>
 8005a62:	2303      	movs	r3, #3
 8005a64:	e004      	b.n	8005a70 <HAL_GPIO_Init+0x228>
 8005a66:	2302      	movs	r3, #2
 8005a68:	e002      	b.n	8005a70 <HAL_GPIO_Init+0x228>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e000      	b.n	8005a70 <HAL_GPIO_Init+0x228>
 8005a6e:	2300      	movs	r3, #0
 8005a70:	69fa      	ldr	r2, [r7, #28]
 8005a72:	f002 0203 	and.w	r2, r2, #3
 8005a76:	0092      	lsls	r2, r2, #2
 8005a78:	4093      	lsls	r3, r2
 8005a7a:	69ba      	ldr	r2, [r7, #24]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a80:	4934      	ldr	r1, [pc, #208]	; (8005b54 <HAL_GPIO_Init+0x30c>)
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	089b      	lsrs	r3, r3, #2
 8005a86:	3302      	adds	r3, #2
 8005a88:	69ba      	ldr	r2, [r7, #24]
 8005a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a8e:	4b3a      	ldr	r3, [pc, #232]	; (8005b78 <HAL_GPIO_Init+0x330>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	43db      	mvns	r3, r3
 8005a98:	69ba      	ldr	r2, [r7, #24]
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005aaa:	69ba      	ldr	r2, [r7, #24]
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005ab2:	4a31      	ldr	r2, [pc, #196]	; (8005b78 <HAL_GPIO_Init+0x330>)
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005ab8:	4b2f      	ldr	r3, [pc, #188]	; (8005b78 <HAL_GPIO_Init+0x330>)
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	43db      	mvns	r3, r3
 8005ac2:	69ba      	ldr	r2, [r7, #24]
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d003      	beq.n	8005adc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005ad4:	69ba      	ldr	r2, [r7, #24]
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005adc:	4a26      	ldr	r2, [pc, #152]	; (8005b78 <HAL_GPIO_Init+0x330>)
 8005ade:	69bb      	ldr	r3, [r7, #24]
 8005ae0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ae2:	4b25      	ldr	r3, [pc, #148]	; (8005b78 <HAL_GPIO_Init+0x330>)
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	43db      	mvns	r3, r3
 8005aec:	69ba      	ldr	r2, [r7, #24]
 8005aee:	4013      	ands	r3, r2
 8005af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d003      	beq.n	8005b06 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005afe:	69ba      	ldr	r2, [r7, #24]
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b06:	4a1c      	ldr	r2, [pc, #112]	; (8005b78 <HAL_GPIO_Init+0x330>)
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b0c:	4b1a      	ldr	r3, [pc, #104]	; (8005b78 <HAL_GPIO_Init+0x330>)
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	43db      	mvns	r3, r3
 8005b16:	69ba      	ldr	r2, [r7, #24]
 8005b18:	4013      	ands	r3, r2
 8005b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d003      	beq.n	8005b30 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005b28:	69ba      	ldr	r2, [r7, #24]
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b30:	4a11      	ldr	r2, [pc, #68]	; (8005b78 <HAL_GPIO_Init+0x330>)
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	3301      	adds	r3, #1
 8005b3a:	61fb      	str	r3, [r7, #28]
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	2b0f      	cmp	r3, #15
 8005b40:	f67f ae90 	bls.w	8005864 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005b44:	bf00      	nop
 8005b46:	3724      	adds	r7, #36	; 0x24
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr
 8005b50:	40023800 	.word	0x40023800
 8005b54:	40013800 	.word	0x40013800
 8005b58:	40020000 	.word	0x40020000
 8005b5c:	40020400 	.word	0x40020400
 8005b60:	40020800 	.word	0x40020800
 8005b64:	40020c00 	.word	0x40020c00
 8005b68:	40021000 	.word	0x40021000
 8005b6c:	40021400 	.word	0x40021400
 8005b70:	40021800 	.word	0x40021800
 8005b74:	40021c00 	.word	0x40021c00
 8005b78:	40013c00 	.word	0x40013c00

08005b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	460b      	mov	r3, r1
 8005b86:	807b      	strh	r3, [r7, #2]
 8005b88:	4613      	mov	r3, r2
 8005b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b8c:	787b      	ldrb	r3, [r7, #1]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b92:	887a      	ldrh	r2, [r7, #2]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005b98:	e003      	b.n	8005ba2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005b9a:	887b      	ldrh	r3, [r7, #2]
 8005b9c:	041a      	lsls	r2, r3, #16
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	619a      	str	r2, [r3, #24]
}
 8005ba2:	bf00      	nop
 8005ba4:	370c      	adds	r7, #12
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr
	...

08005bb0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b086      	sub	sp, #24
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d101      	bne.n	8005bc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e25b      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 0301 	and.w	r3, r3, #1
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d075      	beq.n	8005cba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005bce:	4ba3      	ldr	r3, [pc, #652]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f003 030c 	and.w	r3, r3, #12
 8005bd6:	2b04      	cmp	r3, #4
 8005bd8:	d00c      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005bda:	4ba0      	ldr	r3, [pc, #640]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005be2:	2b08      	cmp	r3, #8
 8005be4:	d112      	bne.n	8005c0c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005be6:	4b9d      	ldr	r3, [pc, #628]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005bf2:	d10b      	bne.n	8005c0c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bf4:	4b99      	ldr	r3, [pc, #612]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d05b      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x108>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d157      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	e236      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c14:	d106      	bne.n	8005c24 <HAL_RCC_OscConfig+0x74>
 8005c16:	4b91      	ldr	r3, [pc, #580]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a90      	ldr	r2, [pc, #576]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005c1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c20:	6013      	str	r3, [r2, #0]
 8005c22:	e01d      	b.n	8005c60 <HAL_RCC_OscConfig+0xb0>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c2c:	d10c      	bne.n	8005c48 <HAL_RCC_OscConfig+0x98>
 8005c2e:	4b8b      	ldr	r3, [pc, #556]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a8a      	ldr	r2, [pc, #552]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005c34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c38:	6013      	str	r3, [r2, #0]
 8005c3a:	4b88      	ldr	r3, [pc, #544]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a87      	ldr	r2, [pc, #540]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005c40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c44:	6013      	str	r3, [r2, #0]
 8005c46:	e00b      	b.n	8005c60 <HAL_RCC_OscConfig+0xb0>
 8005c48:	4b84      	ldr	r3, [pc, #528]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a83      	ldr	r2, [pc, #524]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005c4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c52:	6013      	str	r3, [r2, #0]
 8005c54:	4b81      	ldr	r3, [pc, #516]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a80      	ldr	r2, [pc, #512]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005c5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d013      	beq.n	8005c90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c68:	f7fe f960 	bl	8003f2c <HAL_GetTick>
 8005c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c6e:	e008      	b.n	8005c82 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c70:	f7fe f95c 	bl	8003f2c <HAL_GetTick>
 8005c74:	4602      	mov	r2, r0
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	2b64      	cmp	r3, #100	; 0x64
 8005c7c:	d901      	bls.n	8005c82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e1fb      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c82:	4b76      	ldr	r3, [pc, #472]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d0f0      	beq.n	8005c70 <HAL_RCC_OscConfig+0xc0>
 8005c8e:	e014      	b.n	8005cba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c90:	f7fe f94c 	bl	8003f2c <HAL_GetTick>
 8005c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c96:	e008      	b.n	8005caa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c98:	f7fe f948 	bl	8003f2c <HAL_GetTick>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	1ad3      	subs	r3, r2, r3
 8005ca2:	2b64      	cmp	r3, #100	; 0x64
 8005ca4:	d901      	bls.n	8005caa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	e1e7      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005caa:	4b6c      	ldr	r3, [pc, #432]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d1f0      	bne.n	8005c98 <HAL_RCC_OscConfig+0xe8>
 8005cb6:	e000      	b.n	8005cba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0302 	and.w	r3, r3, #2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d063      	beq.n	8005d8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005cc6:	4b65      	ldr	r3, [pc, #404]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f003 030c 	and.w	r3, r3, #12
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d00b      	beq.n	8005cea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005cd2:	4b62      	ldr	r3, [pc, #392]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005cda:	2b08      	cmp	r3, #8
 8005cdc:	d11c      	bne.n	8005d18 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005cde:	4b5f      	ldr	r3, [pc, #380]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d116      	bne.n	8005d18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cea:	4b5c      	ldr	r3, [pc, #368]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0302 	and.w	r3, r3, #2
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d005      	beq.n	8005d02 <HAL_RCC_OscConfig+0x152>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d001      	beq.n	8005d02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e1bb      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d02:	4b56      	ldr	r3, [pc, #344]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	691b      	ldr	r3, [r3, #16]
 8005d0e:	00db      	lsls	r3, r3, #3
 8005d10:	4952      	ldr	r1, [pc, #328]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005d12:	4313      	orrs	r3, r2
 8005d14:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d16:	e03a      	b.n	8005d8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d020      	beq.n	8005d62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d20:	4b4f      	ldr	r3, [pc, #316]	; (8005e60 <HAL_RCC_OscConfig+0x2b0>)
 8005d22:	2201      	movs	r2, #1
 8005d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d26:	f7fe f901 	bl	8003f2c <HAL_GetTick>
 8005d2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d2c:	e008      	b.n	8005d40 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d2e:	f7fe f8fd 	bl	8003f2c <HAL_GetTick>
 8005d32:	4602      	mov	r2, r0
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	1ad3      	subs	r3, r2, r3
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d901      	bls.n	8005d40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e19c      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d40:	4b46      	ldr	r3, [pc, #280]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0302 	and.w	r3, r3, #2
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d0f0      	beq.n	8005d2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d4c:	4b43      	ldr	r3, [pc, #268]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	00db      	lsls	r3, r3, #3
 8005d5a:	4940      	ldr	r1, [pc, #256]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	600b      	str	r3, [r1, #0]
 8005d60:	e015      	b.n	8005d8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d62:	4b3f      	ldr	r3, [pc, #252]	; (8005e60 <HAL_RCC_OscConfig+0x2b0>)
 8005d64:	2200      	movs	r2, #0
 8005d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d68:	f7fe f8e0 	bl	8003f2c <HAL_GetTick>
 8005d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d6e:	e008      	b.n	8005d82 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d70:	f7fe f8dc 	bl	8003f2c <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	2b02      	cmp	r3, #2
 8005d7c:	d901      	bls.n	8005d82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e17b      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d82:	4b36      	ldr	r3, [pc, #216]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 0302 	and.w	r3, r3, #2
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1f0      	bne.n	8005d70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0308 	and.w	r3, r3, #8
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d030      	beq.n	8005dfc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d016      	beq.n	8005dd0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005da2:	4b30      	ldr	r3, [pc, #192]	; (8005e64 <HAL_RCC_OscConfig+0x2b4>)
 8005da4:	2201      	movs	r2, #1
 8005da6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005da8:	f7fe f8c0 	bl	8003f2c <HAL_GetTick>
 8005dac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dae:	e008      	b.n	8005dc2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005db0:	f7fe f8bc 	bl	8003f2c <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	2b02      	cmp	r3, #2
 8005dbc:	d901      	bls.n	8005dc2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e15b      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dc2:	4b26      	ldr	r3, [pc, #152]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005dc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d0f0      	beq.n	8005db0 <HAL_RCC_OscConfig+0x200>
 8005dce:	e015      	b.n	8005dfc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005dd0:	4b24      	ldr	r3, [pc, #144]	; (8005e64 <HAL_RCC_OscConfig+0x2b4>)
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dd6:	f7fe f8a9 	bl	8003f2c <HAL_GetTick>
 8005dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ddc:	e008      	b.n	8005df0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005dde:	f7fe f8a5 	bl	8003f2c <HAL_GetTick>
 8005de2:	4602      	mov	r2, r0
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d901      	bls.n	8005df0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e144      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005df0:	4b1a      	ldr	r3, [pc, #104]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005df2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005df4:	f003 0302 	and.w	r3, r3, #2
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1f0      	bne.n	8005dde <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0304 	and.w	r3, r3, #4
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f000 80a0 	beq.w	8005f4a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e0e:	4b13      	ldr	r3, [pc, #76]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d10f      	bne.n	8005e3a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60bb      	str	r3, [r7, #8]
 8005e1e:	4b0f      	ldr	r3, [pc, #60]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e22:	4a0e      	ldr	r2, [pc, #56]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005e24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e28:	6413      	str	r3, [r2, #64]	; 0x40
 8005e2a:	4b0c      	ldr	r3, [pc, #48]	; (8005e5c <HAL_RCC_OscConfig+0x2ac>)
 8005e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e32:	60bb      	str	r3, [r7, #8]
 8005e34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e36:	2301      	movs	r3, #1
 8005e38:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e3a:	4b0b      	ldr	r3, [pc, #44]	; (8005e68 <HAL_RCC_OscConfig+0x2b8>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d121      	bne.n	8005e8a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e46:	4b08      	ldr	r3, [pc, #32]	; (8005e68 <HAL_RCC_OscConfig+0x2b8>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a07      	ldr	r2, [pc, #28]	; (8005e68 <HAL_RCC_OscConfig+0x2b8>)
 8005e4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e52:	f7fe f86b 	bl	8003f2c <HAL_GetTick>
 8005e56:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e58:	e011      	b.n	8005e7e <HAL_RCC_OscConfig+0x2ce>
 8005e5a:	bf00      	nop
 8005e5c:	40023800 	.word	0x40023800
 8005e60:	42470000 	.word	0x42470000
 8005e64:	42470e80 	.word	0x42470e80
 8005e68:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e6c:	f7fe f85e 	bl	8003f2c <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d901      	bls.n	8005e7e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	e0fd      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e7e:	4b81      	ldr	r3, [pc, #516]	; (8006084 <HAL_RCC_OscConfig+0x4d4>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d0f0      	beq.n	8005e6c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d106      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x2f0>
 8005e92:	4b7d      	ldr	r3, [pc, #500]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e96:	4a7c      	ldr	r2, [pc, #496]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005e98:	f043 0301 	orr.w	r3, r3, #1
 8005e9c:	6713      	str	r3, [r2, #112]	; 0x70
 8005e9e:	e01c      	b.n	8005eda <HAL_RCC_OscConfig+0x32a>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	2b05      	cmp	r3, #5
 8005ea6:	d10c      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x312>
 8005ea8:	4b77      	ldr	r3, [pc, #476]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eac:	4a76      	ldr	r2, [pc, #472]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005eae:	f043 0304 	orr.w	r3, r3, #4
 8005eb2:	6713      	str	r3, [r2, #112]	; 0x70
 8005eb4:	4b74      	ldr	r3, [pc, #464]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eb8:	4a73      	ldr	r2, [pc, #460]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005eba:	f043 0301 	orr.w	r3, r3, #1
 8005ebe:	6713      	str	r3, [r2, #112]	; 0x70
 8005ec0:	e00b      	b.n	8005eda <HAL_RCC_OscConfig+0x32a>
 8005ec2:	4b71      	ldr	r3, [pc, #452]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ec6:	4a70      	ldr	r2, [pc, #448]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005ec8:	f023 0301 	bic.w	r3, r3, #1
 8005ecc:	6713      	str	r3, [r2, #112]	; 0x70
 8005ece:	4b6e      	ldr	r3, [pc, #440]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ed2:	4a6d      	ldr	r2, [pc, #436]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005ed4:	f023 0304 	bic.w	r3, r3, #4
 8005ed8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d015      	beq.n	8005f0e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ee2:	f7fe f823 	bl	8003f2c <HAL_GetTick>
 8005ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ee8:	e00a      	b.n	8005f00 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005eea:	f7fe f81f 	bl	8003f2c <HAL_GetTick>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	1ad3      	subs	r3, r2, r3
 8005ef4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d901      	bls.n	8005f00 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e0bc      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f00:	4b61      	ldr	r3, [pc, #388]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005f02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f04:	f003 0302 	and.w	r3, r3, #2
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d0ee      	beq.n	8005eea <HAL_RCC_OscConfig+0x33a>
 8005f0c:	e014      	b.n	8005f38 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f0e:	f7fe f80d 	bl	8003f2c <HAL_GetTick>
 8005f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f14:	e00a      	b.n	8005f2c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f16:	f7fe f809 	bl	8003f2c <HAL_GetTick>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d901      	bls.n	8005f2c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e0a6      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f2c:	4b56      	ldr	r3, [pc, #344]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f30:	f003 0302 	and.w	r3, r3, #2
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d1ee      	bne.n	8005f16 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f38:	7dfb      	ldrb	r3, [r7, #23]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d105      	bne.n	8005f4a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f3e:	4b52      	ldr	r3, [pc, #328]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f42:	4a51      	ldr	r2, [pc, #324]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005f44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f48:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	699b      	ldr	r3, [r3, #24]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	f000 8092 	beq.w	8006078 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f54:	4b4c      	ldr	r3, [pc, #304]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f003 030c 	and.w	r3, r3, #12
 8005f5c:	2b08      	cmp	r3, #8
 8005f5e:	d05c      	beq.n	800601a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	699b      	ldr	r3, [r3, #24]
 8005f64:	2b02      	cmp	r3, #2
 8005f66:	d141      	bne.n	8005fec <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f68:	4b48      	ldr	r3, [pc, #288]	; (800608c <HAL_RCC_OscConfig+0x4dc>)
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f6e:	f7fd ffdd 	bl	8003f2c <HAL_GetTick>
 8005f72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f74:	e008      	b.n	8005f88 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f76:	f7fd ffd9 	bl	8003f2c <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d901      	bls.n	8005f88 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e078      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f88:	4b3f      	ldr	r3, [pc, #252]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1f0      	bne.n	8005f76 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	69da      	ldr	r2, [r3, #28]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a1b      	ldr	r3, [r3, #32]
 8005f9c:	431a      	orrs	r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa2:	019b      	lsls	r3, r3, #6
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005faa:	085b      	lsrs	r3, r3, #1
 8005fac:	3b01      	subs	r3, #1
 8005fae:	041b      	lsls	r3, r3, #16
 8005fb0:	431a      	orrs	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb6:	061b      	lsls	r3, r3, #24
 8005fb8:	4933      	ldr	r1, [pc, #204]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005fbe:	4b33      	ldr	r3, [pc, #204]	; (800608c <HAL_RCC_OscConfig+0x4dc>)
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fc4:	f7fd ffb2 	bl	8003f2c <HAL_GetTick>
 8005fc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fca:	e008      	b.n	8005fde <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fcc:	f7fd ffae 	bl	8003f2c <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d901      	bls.n	8005fde <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005fda:	2303      	movs	r3, #3
 8005fdc:	e04d      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fde:	4b2a      	ldr	r3, [pc, #168]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d0f0      	beq.n	8005fcc <HAL_RCC_OscConfig+0x41c>
 8005fea:	e045      	b.n	8006078 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fec:	4b27      	ldr	r3, [pc, #156]	; (800608c <HAL_RCC_OscConfig+0x4dc>)
 8005fee:	2200      	movs	r2, #0
 8005ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ff2:	f7fd ff9b 	bl	8003f2c <HAL_GetTick>
 8005ff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ff8:	e008      	b.n	800600c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ffa:	f7fd ff97 	bl	8003f2c <HAL_GetTick>
 8005ffe:	4602      	mov	r2, r0
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	1ad3      	subs	r3, r2, r3
 8006004:	2b02      	cmp	r3, #2
 8006006:	d901      	bls.n	800600c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006008:	2303      	movs	r3, #3
 800600a:	e036      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800600c:	4b1e      	ldr	r3, [pc, #120]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006014:	2b00      	cmp	r3, #0
 8006016:	d1f0      	bne.n	8005ffa <HAL_RCC_OscConfig+0x44a>
 8006018:	e02e      	b.n	8006078 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	2b01      	cmp	r3, #1
 8006020:	d101      	bne.n	8006026 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e029      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006026:	4b18      	ldr	r3, [pc, #96]	; (8006088 <HAL_RCC_OscConfig+0x4d8>)
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	69db      	ldr	r3, [r3, #28]
 8006036:	429a      	cmp	r2, r3
 8006038:	d11c      	bne.n	8006074 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006044:	429a      	cmp	r2, r3
 8006046:	d115      	bne.n	8006074 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800604e:	4013      	ands	r3, r2
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006054:	4293      	cmp	r3, r2
 8006056:	d10d      	bne.n	8006074 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006062:	429a      	cmp	r2, r3
 8006064:	d106      	bne.n	8006074 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006070:	429a      	cmp	r2, r3
 8006072:	d001      	beq.n	8006078 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e000      	b.n	800607a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3718      	adds	r7, #24
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	40007000 	.word	0x40007000
 8006088:	40023800 	.word	0x40023800
 800608c:	42470060 	.word	0x42470060

08006090 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b084      	sub	sp, #16
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d101      	bne.n	80060a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e0cc      	b.n	800623e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80060a4:	4b68      	ldr	r3, [pc, #416]	; (8006248 <HAL_RCC_ClockConfig+0x1b8>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 030f 	and.w	r3, r3, #15
 80060ac:	683a      	ldr	r2, [r7, #0]
 80060ae:	429a      	cmp	r2, r3
 80060b0:	d90c      	bls.n	80060cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060b2:	4b65      	ldr	r3, [pc, #404]	; (8006248 <HAL_RCC_ClockConfig+0x1b8>)
 80060b4:	683a      	ldr	r2, [r7, #0]
 80060b6:	b2d2      	uxtb	r2, r2
 80060b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060ba:	4b63      	ldr	r3, [pc, #396]	; (8006248 <HAL_RCC_ClockConfig+0x1b8>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 030f 	and.w	r3, r3, #15
 80060c2:	683a      	ldr	r2, [r7, #0]
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d001      	beq.n	80060cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	e0b8      	b.n	800623e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 0302 	and.w	r3, r3, #2
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d020      	beq.n	800611a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 0304 	and.w	r3, r3, #4
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d005      	beq.n	80060f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80060e4:	4b59      	ldr	r3, [pc, #356]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	4a58      	ldr	r2, [pc, #352]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 80060ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80060ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 0308 	and.w	r3, r3, #8
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d005      	beq.n	8006108 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80060fc:	4b53      	ldr	r3, [pc, #332]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	4a52      	ldr	r2, [pc, #328]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 8006102:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006106:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006108:	4b50      	ldr	r3, [pc, #320]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	494d      	ldr	r1, [pc, #308]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 8006116:	4313      	orrs	r3, r2
 8006118:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b00      	cmp	r3, #0
 8006124:	d044      	beq.n	80061b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	2b01      	cmp	r3, #1
 800612c:	d107      	bne.n	800613e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800612e:	4b47      	ldr	r3, [pc, #284]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d119      	bne.n	800616e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	e07f      	b.n	800623e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	2b02      	cmp	r3, #2
 8006144:	d003      	beq.n	800614e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800614a:	2b03      	cmp	r3, #3
 800614c:	d107      	bne.n	800615e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800614e:	4b3f      	ldr	r3, [pc, #252]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006156:	2b00      	cmp	r3, #0
 8006158:	d109      	bne.n	800616e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e06f      	b.n	800623e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800615e:	4b3b      	ldr	r3, [pc, #236]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0302 	and.w	r3, r3, #2
 8006166:	2b00      	cmp	r3, #0
 8006168:	d101      	bne.n	800616e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e067      	b.n	800623e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800616e:	4b37      	ldr	r3, [pc, #220]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	f023 0203 	bic.w	r2, r3, #3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	4934      	ldr	r1, [pc, #208]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 800617c:	4313      	orrs	r3, r2
 800617e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006180:	f7fd fed4 	bl	8003f2c <HAL_GetTick>
 8006184:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006186:	e00a      	b.n	800619e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006188:	f7fd fed0 	bl	8003f2c <HAL_GetTick>
 800618c:	4602      	mov	r2, r0
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	f241 3288 	movw	r2, #5000	; 0x1388
 8006196:	4293      	cmp	r3, r2
 8006198:	d901      	bls.n	800619e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800619a:	2303      	movs	r3, #3
 800619c:	e04f      	b.n	800623e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800619e:	4b2b      	ldr	r3, [pc, #172]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f003 020c 	and.w	r2, r3, #12
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d1eb      	bne.n	8006188 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061b0:	4b25      	ldr	r3, [pc, #148]	; (8006248 <HAL_RCC_ClockConfig+0x1b8>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 030f 	and.w	r3, r3, #15
 80061b8:	683a      	ldr	r2, [r7, #0]
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d20c      	bcs.n	80061d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061be:	4b22      	ldr	r3, [pc, #136]	; (8006248 <HAL_RCC_ClockConfig+0x1b8>)
 80061c0:	683a      	ldr	r2, [r7, #0]
 80061c2:	b2d2      	uxtb	r2, r2
 80061c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061c6:	4b20      	ldr	r3, [pc, #128]	; (8006248 <HAL_RCC_ClockConfig+0x1b8>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f003 030f 	and.w	r3, r3, #15
 80061ce:	683a      	ldr	r2, [r7, #0]
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d001      	beq.n	80061d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e032      	b.n	800623e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 0304 	and.w	r3, r3, #4
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d008      	beq.n	80061f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061e4:	4b19      	ldr	r3, [pc, #100]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	4916      	ldr	r1, [pc, #88]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 80061f2:	4313      	orrs	r3, r2
 80061f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f003 0308 	and.w	r3, r3, #8
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d009      	beq.n	8006216 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006202:	4b12      	ldr	r3, [pc, #72]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	691b      	ldr	r3, [r3, #16]
 800620e:	00db      	lsls	r3, r3, #3
 8006210:	490e      	ldr	r1, [pc, #56]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 8006212:	4313      	orrs	r3, r2
 8006214:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006216:	f000 f821 	bl	800625c <HAL_RCC_GetSysClockFreq>
 800621a:	4601      	mov	r1, r0
 800621c:	4b0b      	ldr	r3, [pc, #44]	; (800624c <HAL_RCC_ClockConfig+0x1bc>)
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	091b      	lsrs	r3, r3, #4
 8006222:	f003 030f 	and.w	r3, r3, #15
 8006226:	4a0a      	ldr	r2, [pc, #40]	; (8006250 <HAL_RCC_ClockConfig+0x1c0>)
 8006228:	5cd3      	ldrb	r3, [r2, r3]
 800622a:	fa21 f303 	lsr.w	r3, r1, r3
 800622e:	4a09      	ldr	r2, [pc, #36]	; (8006254 <HAL_RCC_ClockConfig+0x1c4>)
 8006230:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006232:	4b09      	ldr	r3, [pc, #36]	; (8006258 <HAL_RCC_ClockConfig+0x1c8>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4618      	mov	r0, r3
 8006238:	f7fd fd2e 	bl	8003c98 <HAL_InitTick>

  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3710      	adds	r7, #16
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	40023c00 	.word	0x40023c00
 800624c:	40023800 	.word	0x40023800
 8006250:	0800db38 	.word	0x0800db38
 8006254:	20000004 	.word	0x20000004
 8006258:	20000008 	.word	0x20000008

0800625c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800625c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006262:	2300      	movs	r3, #0
 8006264:	607b      	str	r3, [r7, #4]
 8006266:	2300      	movs	r3, #0
 8006268:	60fb      	str	r3, [r7, #12]
 800626a:	2300      	movs	r3, #0
 800626c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800626e:	2300      	movs	r3, #0
 8006270:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006272:	4b50      	ldr	r3, [pc, #320]	; (80063b4 <HAL_RCC_GetSysClockFreq+0x158>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 030c 	and.w	r3, r3, #12
 800627a:	2b04      	cmp	r3, #4
 800627c:	d007      	beq.n	800628e <HAL_RCC_GetSysClockFreq+0x32>
 800627e:	2b08      	cmp	r3, #8
 8006280:	d008      	beq.n	8006294 <HAL_RCC_GetSysClockFreq+0x38>
 8006282:	2b00      	cmp	r3, #0
 8006284:	f040 808d 	bne.w	80063a2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006288:	4b4b      	ldr	r3, [pc, #300]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x15c>)
 800628a:	60bb      	str	r3, [r7, #8]
       break;
 800628c:	e08c      	b.n	80063a8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800628e:	4b4b      	ldr	r3, [pc, #300]	; (80063bc <HAL_RCC_GetSysClockFreq+0x160>)
 8006290:	60bb      	str	r3, [r7, #8]
      break;
 8006292:	e089      	b.n	80063a8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006294:	4b47      	ldr	r3, [pc, #284]	; (80063b4 <HAL_RCC_GetSysClockFreq+0x158>)
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800629c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800629e:	4b45      	ldr	r3, [pc, #276]	; (80063b4 <HAL_RCC_GetSysClockFreq+0x158>)
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d023      	beq.n	80062f2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062aa:	4b42      	ldr	r3, [pc, #264]	; (80063b4 <HAL_RCC_GetSysClockFreq+0x158>)
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	099b      	lsrs	r3, r3, #6
 80062b0:	f04f 0400 	mov.w	r4, #0
 80062b4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80062b8:	f04f 0200 	mov.w	r2, #0
 80062bc:	ea03 0501 	and.w	r5, r3, r1
 80062c0:	ea04 0602 	and.w	r6, r4, r2
 80062c4:	4a3d      	ldr	r2, [pc, #244]	; (80063bc <HAL_RCC_GetSysClockFreq+0x160>)
 80062c6:	fb02 f106 	mul.w	r1, r2, r6
 80062ca:	2200      	movs	r2, #0
 80062cc:	fb02 f205 	mul.w	r2, r2, r5
 80062d0:	440a      	add	r2, r1
 80062d2:	493a      	ldr	r1, [pc, #232]	; (80063bc <HAL_RCC_GetSysClockFreq+0x160>)
 80062d4:	fba5 0101 	umull	r0, r1, r5, r1
 80062d8:	1853      	adds	r3, r2, r1
 80062da:	4619      	mov	r1, r3
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f04f 0400 	mov.w	r4, #0
 80062e2:	461a      	mov	r2, r3
 80062e4:	4623      	mov	r3, r4
 80062e6:	f7fa fc57 	bl	8000b98 <__aeabi_uldivmod>
 80062ea:	4603      	mov	r3, r0
 80062ec:	460c      	mov	r4, r1
 80062ee:	60fb      	str	r3, [r7, #12]
 80062f0:	e049      	b.n	8006386 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062f2:	4b30      	ldr	r3, [pc, #192]	; (80063b4 <HAL_RCC_GetSysClockFreq+0x158>)
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	099b      	lsrs	r3, r3, #6
 80062f8:	f04f 0400 	mov.w	r4, #0
 80062fc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006300:	f04f 0200 	mov.w	r2, #0
 8006304:	ea03 0501 	and.w	r5, r3, r1
 8006308:	ea04 0602 	and.w	r6, r4, r2
 800630c:	4629      	mov	r1, r5
 800630e:	4632      	mov	r2, r6
 8006310:	f04f 0300 	mov.w	r3, #0
 8006314:	f04f 0400 	mov.w	r4, #0
 8006318:	0154      	lsls	r4, r2, #5
 800631a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800631e:	014b      	lsls	r3, r1, #5
 8006320:	4619      	mov	r1, r3
 8006322:	4622      	mov	r2, r4
 8006324:	1b49      	subs	r1, r1, r5
 8006326:	eb62 0206 	sbc.w	r2, r2, r6
 800632a:	f04f 0300 	mov.w	r3, #0
 800632e:	f04f 0400 	mov.w	r4, #0
 8006332:	0194      	lsls	r4, r2, #6
 8006334:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006338:	018b      	lsls	r3, r1, #6
 800633a:	1a5b      	subs	r3, r3, r1
 800633c:	eb64 0402 	sbc.w	r4, r4, r2
 8006340:	f04f 0100 	mov.w	r1, #0
 8006344:	f04f 0200 	mov.w	r2, #0
 8006348:	00e2      	lsls	r2, r4, #3
 800634a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800634e:	00d9      	lsls	r1, r3, #3
 8006350:	460b      	mov	r3, r1
 8006352:	4614      	mov	r4, r2
 8006354:	195b      	adds	r3, r3, r5
 8006356:	eb44 0406 	adc.w	r4, r4, r6
 800635a:	f04f 0100 	mov.w	r1, #0
 800635e:	f04f 0200 	mov.w	r2, #0
 8006362:	02a2      	lsls	r2, r4, #10
 8006364:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006368:	0299      	lsls	r1, r3, #10
 800636a:	460b      	mov	r3, r1
 800636c:	4614      	mov	r4, r2
 800636e:	4618      	mov	r0, r3
 8006370:	4621      	mov	r1, r4
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f04f 0400 	mov.w	r4, #0
 8006378:	461a      	mov	r2, r3
 800637a:	4623      	mov	r3, r4
 800637c:	f7fa fc0c 	bl	8000b98 <__aeabi_uldivmod>
 8006380:	4603      	mov	r3, r0
 8006382:	460c      	mov	r4, r1
 8006384:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006386:	4b0b      	ldr	r3, [pc, #44]	; (80063b4 <HAL_RCC_GetSysClockFreq+0x158>)
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	0c1b      	lsrs	r3, r3, #16
 800638c:	f003 0303 	and.w	r3, r3, #3
 8006390:	3301      	adds	r3, #1
 8006392:	005b      	lsls	r3, r3, #1
 8006394:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006396:	68fa      	ldr	r2, [r7, #12]
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	fbb2 f3f3 	udiv	r3, r2, r3
 800639e:	60bb      	str	r3, [r7, #8]
      break;
 80063a0:	e002      	b.n	80063a8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80063a2:	4b05      	ldr	r3, [pc, #20]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80063a4:	60bb      	str	r3, [r7, #8]
      break;
 80063a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80063a8:	68bb      	ldr	r3, [r7, #8]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3714      	adds	r7, #20
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063b2:	bf00      	nop
 80063b4:	40023800 	.word	0x40023800
 80063b8:	00f42400 	.word	0x00f42400
 80063bc:	017d7840 	.word	0x017d7840

080063c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063c0:	b480      	push	{r7}
 80063c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063c4:	4b03      	ldr	r3, [pc, #12]	; (80063d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80063c6:	681b      	ldr	r3, [r3, #0]
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	20000004 	.word	0x20000004

080063d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80063dc:	f7ff fff0 	bl	80063c0 <HAL_RCC_GetHCLKFreq>
 80063e0:	4601      	mov	r1, r0
 80063e2:	4b05      	ldr	r3, [pc, #20]	; (80063f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	0b5b      	lsrs	r3, r3, #13
 80063e8:	f003 0307 	and.w	r3, r3, #7
 80063ec:	4a03      	ldr	r2, [pc, #12]	; (80063fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80063ee:	5cd3      	ldrb	r3, [r2, r3]
 80063f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	40023800 	.word	0x40023800
 80063fc:	0800db48 	.word	0x0800db48

08006400 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006400:	b480      	push	{r7}
 8006402:	b083      	sub	sp, #12
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	220f      	movs	r2, #15
 800640e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006410:	4b12      	ldr	r3, [pc, #72]	; (800645c <HAL_RCC_GetClockConfig+0x5c>)
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	f003 0203 	and.w	r2, r3, #3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800641c:	4b0f      	ldr	r3, [pc, #60]	; (800645c <HAL_RCC_GetClockConfig+0x5c>)
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006428:	4b0c      	ldr	r3, [pc, #48]	; (800645c <HAL_RCC_GetClockConfig+0x5c>)
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006434:	4b09      	ldr	r3, [pc, #36]	; (800645c <HAL_RCC_GetClockConfig+0x5c>)
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	08db      	lsrs	r3, r3, #3
 800643a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006442:	4b07      	ldr	r3, [pc, #28]	; (8006460 <HAL_RCC_GetClockConfig+0x60>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f003 020f 	and.w	r2, r3, #15
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	601a      	str	r2, [r3, #0]
}
 800644e:	bf00      	nop
 8006450:	370c      	adds	r7, #12
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop
 800645c:	40023800 	.word	0x40023800
 8006460:	40023c00 	.word	0x40023c00

08006464 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d101      	bne.n	8006476 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	e056      	b.n	8006524 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006482:	b2db      	uxtb	r3, r3
 8006484:	2b00      	cmp	r3, #0
 8006486:	d106      	bne.n	8006496 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f7fd fa0f 	bl	80038b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2202      	movs	r2, #2
 800649a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064ac:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	685a      	ldr	r2, [r3, #4]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	431a      	orrs	r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	431a      	orrs	r2, r3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	431a      	orrs	r2, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	695b      	ldr	r3, [r3, #20]
 80064c8:	431a      	orrs	r2, r3
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	699b      	ldr	r3, [r3, #24]
 80064ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064d2:	431a      	orrs	r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	69db      	ldr	r3, [r3, #28]
 80064d8:	431a      	orrs	r2, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a1b      	ldr	r3, [r3, #32]
 80064de:	ea42 0103 	orr.w	r1, r2, r3
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	430a      	orrs	r2, r1
 80064ec:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	0c1b      	lsrs	r3, r3, #16
 80064f4:	f003 0104 	and.w	r1, r3, #4
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	430a      	orrs	r2, r1
 8006502:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	69da      	ldr	r2, [r3, #28]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006512:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2201      	movs	r2, #1
 800651e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3708      	adds	r7, #8
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b088      	sub	sp, #32
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	099b      	lsrs	r3, r3, #6
 8006548:	f003 0301 	and.w	r3, r3, #1
 800654c:	2b00      	cmp	r3, #0
 800654e:	d10f      	bne.n	8006570 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006556:	2b00      	cmp	r3, #0
 8006558:	d00a      	beq.n	8006570 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	099b      	lsrs	r3, r3, #6
 800655e:	f003 0301 	and.w	r3, r3, #1
 8006562:	2b00      	cmp	r3, #0
 8006564:	d004      	beq.n	8006570 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	4798      	blx	r3
    return;
 800656e:	e0d8      	b.n	8006722 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	085b      	lsrs	r3, r3, #1
 8006574:	f003 0301 	and.w	r3, r3, #1
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00a      	beq.n	8006592 <HAL_SPI_IRQHandler+0x66>
 800657c:	69fb      	ldr	r3, [r7, #28]
 800657e:	09db      	lsrs	r3, r3, #7
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b00      	cmp	r3, #0
 8006586:	d004      	beq.n	8006592 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	4798      	blx	r3
    return;
 8006590:	e0c7      	b.n	8006722 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006592:	69bb      	ldr	r3, [r7, #24]
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	f003 0301 	and.w	r3, r3, #1
 800659a:	2b00      	cmp	r3, #0
 800659c:	d10c      	bne.n	80065b8 <HAL_SPI_IRQHandler+0x8c>
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	099b      	lsrs	r3, r3, #6
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d106      	bne.n	80065b8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	0a1b      	lsrs	r3, r3, #8
 80065ae:	f003 0301 	and.w	r3, r3, #1
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f000 80b5 	beq.w	8006722 <HAL_SPI_IRQHandler+0x1f6>
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	095b      	lsrs	r3, r3, #5
 80065bc:	f003 0301 	and.w	r3, r3, #1
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	f000 80ae 	beq.w	8006722 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	099b      	lsrs	r3, r3, #6
 80065ca:	f003 0301 	and.w	r3, r3, #1
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d023      	beq.n	800661a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b03      	cmp	r3, #3
 80065dc:	d011      	beq.n	8006602 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065e2:	f043 0204 	orr.w	r2, r3, #4
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065ea:	2300      	movs	r3, #0
 80065ec:	617b      	str	r3, [r7, #20]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	617b      	str	r3, [r7, #20]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	617b      	str	r3, [r7, #20]
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	e00b      	b.n	800661a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006602:	2300      	movs	r3, #0
 8006604:	613b      	str	r3, [r7, #16]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	613b      	str	r3, [r7, #16]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	613b      	str	r3, [r7, #16]
 8006616:	693b      	ldr	r3, [r7, #16]
        return;
 8006618:	e083      	b.n	8006722 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	095b      	lsrs	r3, r3, #5
 800661e:	f003 0301 	and.w	r3, r3, #1
 8006622:	2b00      	cmp	r3, #0
 8006624:	d014      	beq.n	8006650 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800662a:	f043 0201 	orr.w	r2, r3, #1
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006632:	2300      	movs	r3, #0
 8006634:	60fb      	str	r3, [r7, #12]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	60fb      	str	r3, [r7, #12]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800664c:	601a      	str	r2, [r3, #0]
 800664e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	0a1b      	lsrs	r3, r3, #8
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	2b00      	cmp	r3, #0
 800665a:	d00c      	beq.n	8006676 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006660:	f043 0208 	orr.w	r2, r3, #8
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006668:	2300      	movs	r3, #0
 800666a:	60bb      	str	r3, [r7, #8]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	60bb      	str	r3, [r7, #8]
 8006674:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800667a:	2b00      	cmp	r3, #0
 800667c:	d050      	beq.n	8006720 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	685a      	ldr	r2, [r3, #4]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800668c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2201      	movs	r2, #1
 8006692:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	f003 0302 	and.w	r3, r3, #2
 800669c:	2b00      	cmp	r3, #0
 800669e:	d104      	bne.n	80066aa <HAL_SPI_IRQHandler+0x17e>
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	f003 0301 	and.w	r3, r3, #1
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d034      	beq.n	8006714 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	685a      	ldr	r2, [r3, #4]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f022 0203 	bic.w	r2, r2, #3
 80066b8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d011      	beq.n	80066e6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066c6:	4a18      	ldr	r2, [pc, #96]	; (8006728 <HAL_SPI_IRQHandler+0x1fc>)
 80066c8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066ce:	4618      	mov	r0, r3
 80066d0:	f7ff f898 	bl	8005804 <HAL_DMA_Abort_IT>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d005      	beq.n	80066e6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d016      	beq.n	800671c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066f2:	4a0d      	ldr	r2, [pc, #52]	; (8006728 <HAL_SPI_IRQHandler+0x1fc>)
 80066f4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066fa:	4618      	mov	r0, r3
 80066fc:	f7ff f882 	bl	8005804 <HAL_DMA_Abort_IT>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d00a      	beq.n	800671c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800670a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006712:	e003      	b.n	800671c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f000 f809 	bl	800672c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800671a:	e000      	b.n	800671e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800671c:	bf00      	nop
    return;
 800671e:	bf00      	nop
 8006720:	bf00      	nop
  }
}
 8006722:	3720      	adds	r7, #32
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}
 8006728:	08006741 	.word	0x08006741

0800672c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006734:	bf00      	nop
 8006736:	370c      	adds	r7, #12
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800674c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2200      	movs	r2, #0
 8006758:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f7ff ffe6 	bl	800672c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006760:	bf00      	nop
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d101      	bne.n	800677a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e01d      	b.n	80067b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d106      	bne.n	8006794 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7fd f966 	bl	8003a60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2202      	movs	r2, #2
 8006798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	3304      	adds	r3, #4
 80067a4:	4619      	mov	r1, r3
 80067a6:	4610      	mov	r0, r2
 80067a8:	f000 fc2e 	bl	8007008 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3708      	adds	r7, #8
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}

080067be <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067be:	b480      	push	{r7}
 80067c0:	b085      	sub	sp, #20
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68da      	ldr	r2, [r3, #12]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f042 0201 	orr.w	r2, r2, #1
 80067d4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f003 0307 	and.w	r3, r3, #7
 80067e0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2b06      	cmp	r3, #6
 80067e6:	d007      	beq.n	80067f8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f042 0201 	orr.w	r2, r2, #1
 80067f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067f8:	2300      	movs	r3, #0
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3714      	adds	r7, #20
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006806:	b580      	push	{r7, lr}
 8006808:	b082      	sub	sp, #8
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d101      	bne.n	8006818 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e01d      	b.n	8006854 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800681e:	b2db      	uxtb	r3, r3
 8006820:	2b00      	cmp	r3, #0
 8006822:	d106      	bne.n	8006832 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f7fd f987 	bl	8003b40 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2202      	movs	r2, #2
 8006836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	3304      	adds	r3, #4
 8006842:	4619      	mov	r1, r3
 8006844:	4610      	mov	r0, r2
 8006846:	f000 fbdf 	bl	8007008 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2201      	movs	r2, #1
 800684e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	3708      	adds	r7, #8
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d101      	bne.n	800686e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e01d      	b.n	80068aa <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006874:	b2db      	uxtb	r3, r3
 8006876:	2b00      	cmp	r3, #0
 8006878:	d106      	bne.n	8006888 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2200      	movs	r2, #0
 800687e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 f815 	bl	80068b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2202      	movs	r2, #2
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	3304      	adds	r3, #4
 8006898:	4619      	mov	r1, r3
 800689a:	4610      	mov	r0, r2
 800689c:	f000 fbb4 	bl	8007008 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3708      	adds	r7, #8
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}

080068b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80068b2:	b480      	push	{r7}
 80068b4:	b083      	sub	sp, #12
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80068ba:	bf00      	nop
 80068bc:	370c      	adds	r7, #12
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr

080068c6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80068c6:	b580      	push	{r7, lr}
 80068c8:	b086      	sub	sp, #24
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
 80068ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d101      	bne.n	80068da <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e083      	b.n	80069e2 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d106      	bne.n	80068f4 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f7fd f830 	bl	8003954 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2202      	movs	r2, #2
 80068f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	6812      	ldr	r2, [r2, #0]
 8006906:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800690a:	f023 0307 	bic.w	r3, r3, #7
 800690e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	3304      	adds	r3, #4
 8006918:	4619      	mov	r1, r3
 800691a:	4610      	mov	r0, r2
 800691c:	f000 fb74 	bl	8007008 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	699b      	ldr	r3, [r3, #24]
 800692e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	6a1b      	ldr	r3, [r3, #32]
 8006936:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	697a      	ldr	r2, [r7, #20]
 800693e:	4313      	orrs	r3, r2
 8006940:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006948:	f023 0303 	bic.w	r3, r3, #3
 800694c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	689a      	ldr	r2, [r3, #8]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	021b      	lsls	r3, r3, #8
 8006958:	4313      	orrs	r3, r2
 800695a:	693a      	ldr	r2, [r7, #16]
 800695c:	4313      	orrs	r3, r2
 800695e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006966:	f023 030c 	bic.w	r3, r3, #12
 800696a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006972:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006976:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	68da      	ldr	r2, [r3, #12]
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	021b      	lsls	r3, r3, #8
 8006982:	4313      	orrs	r3, r2
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	4313      	orrs	r3, r2
 8006988:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	011a      	lsls	r2, r3, #4
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	6a1b      	ldr	r3, [r3, #32]
 8006994:	031b      	lsls	r3, r3, #12
 8006996:	4313      	orrs	r3, r2
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	4313      	orrs	r3, r2
 800699c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80069a4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80069ac:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	695b      	ldr	r3, [r3, #20]
 80069b6:	011b      	lsls	r3, r3, #4
 80069b8:	4313      	orrs	r3, r2
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	4313      	orrs	r3, r2
 80069be:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	697a      	ldr	r2, [r7, #20]
 80069c6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3718      	adds	r7, #24
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b082      	sub	sp, #8
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	691b      	ldr	r3, [r3, #16]
 80069f8:	f003 0302 	and.w	r3, r3, #2
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	d122      	bne.n	8006a46 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	f003 0302 	and.w	r3, r3, #2
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d11b      	bne.n	8006a46 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f06f 0202 	mvn.w	r2, #2
 8006a16:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	699b      	ldr	r3, [r3, #24]
 8006a24:	f003 0303 	and.w	r3, r3, #3
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d003      	beq.n	8006a34 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f000 facc 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006a32:	e005      	b.n	8006a40 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 fabe 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 facf 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	691b      	ldr	r3, [r3, #16]
 8006a4c:	f003 0304 	and.w	r3, r3, #4
 8006a50:	2b04      	cmp	r3, #4
 8006a52:	d122      	bne.n	8006a9a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	f003 0304 	and.w	r3, r3, #4
 8006a5e:	2b04      	cmp	r3, #4
 8006a60:	d11b      	bne.n	8006a9a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f06f 0204 	mvn.w	r2, #4
 8006a6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2202      	movs	r2, #2
 8006a70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d003      	beq.n	8006a88 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 faa2 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006a86:	e005      	b.n	8006a94 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 fa94 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 faa5 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	691b      	ldr	r3, [r3, #16]
 8006aa0:	f003 0308 	and.w	r3, r3, #8
 8006aa4:	2b08      	cmp	r3, #8
 8006aa6:	d122      	bne.n	8006aee <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	f003 0308 	and.w	r3, r3, #8
 8006ab2:	2b08      	cmp	r3, #8
 8006ab4:	d11b      	bne.n	8006aee <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f06f 0208 	mvn.w	r2, #8
 8006abe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2204      	movs	r2, #4
 8006ac4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	f003 0303 	and.w	r3, r3, #3
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d003      	beq.n	8006adc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f000 fa78 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006ada:	e005      	b.n	8006ae8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f000 fa6a 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f000 fa7b 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	691b      	ldr	r3, [r3, #16]
 8006af4:	f003 0310 	and.w	r3, r3, #16
 8006af8:	2b10      	cmp	r3, #16
 8006afa:	d122      	bne.n	8006b42 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68db      	ldr	r3, [r3, #12]
 8006b02:	f003 0310 	and.w	r3, r3, #16
 8006b06:	2b10      	cmp	r3, #16
 8006b08:	d11b      	bne.n	8006b42 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f06f 0210 	mvn.w	r2, #16
 8006b12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2208      	movs	r2, #8
 8006b18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	69db      	ldr	r3, [r3, #28]
 8006b20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d003      	beq.n	8006b30 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f000 fa4e 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006b2e:	e005      	b.n	8006b3c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 fa40 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 fa51 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	691b      	ldr	r3, [r3, #16]
 8006b48:	f003 0301 	and.w	r3, r3, #1
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d10e      	bne.n	8006b6e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	f003 0301 	and.w	r3, r3, #1
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d107      	bne.n	8006b6e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f06f 0201 	mvn.w	r2, #1
 8006b66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f7fb fbe1 	bl	8002330 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b78:	2b80      	cmp	r3, #128	; 0x80
 8006b7a:	d10e      	bne.n	8006b9a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68db      	ldr	r3, [r3, #12]
 8006b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b86:	2b80      	cmp	r3, #128	; 0x80
 8006b88:	d107      	bne.n	8006b9a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006b92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 fda7 	bl	80076e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	691b      	ldr	r3, [r3, #16]
 8006ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ba4:	2b40      	cmp	r3, #64	; 0x40
 8006ba6:	d10e      	bne.n	8006bc6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bb2:	2b40      	cmp	r3, #64	; 0x40
 8006bb4:	d107      	bne.n	8006bc6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006bbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 fa16 	bl	8006ff2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	691b      	ldr	r3, [r3, #16]
 8006bcc:	f003 0320 	and.w	r3, r3, #32
 8006bd0:	2b20      	cmp	r3, #32
 8006bd2:	d10e      	bne.n	8006bf2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	f003 0320 	and.w	r3, r3, #32
 8006bde:	2b20      	cmp	r3, #32
 8006be0:	d107      	bne.n	8006bf2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f06f 0220 	mvn.w	r2, #32
 8006bea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f000 fd71 	bl	80076d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bf2:	bf00      	nop
 8006bf4:	3708      	adds	r7, #8
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
	...

08006bfc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d101      	bne.n	8006c16 <HAL_TIM_OC_ConfigChannel+0x1a>
 8006c12:	2302      	movs	r3, #2
 8006c14:	e04e      	b.n	8006cb4 <HAL_TIM_OC_ConfigChannel+0xb8>
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2202      	movs	r2, #2
 8006c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2b0c      	cmp	r3, #12
 8006c2a:	d839      	bhi.n	8006ca0 <HAL_TIM_OC_ConfigChannel+0xa4>
 8006c2c:	a201      	add	r2, pc, #4	; (adr r2, 8006c34 <HAL_TIM_OC_ConfigChannel+0x38>)
 8006c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c32:	bf00      	nop
 8006c34:	08006c69 	.word	0x08006c69
 8006c38:	08006ca1 	.word	0x08006ca1
 8006c3c:	08006ca1 	.word	0x08006ca1
 8006c40:	08006ca1 	.word	0x08006ca1
 8006c44:	08006c77 	.word	0x08006c77
 8006c48:	08006ca1 	.word	0x08006ca1
 8006c4c:	08006ca1 	.word	0x08006ca1
 8006c50:	08006ca1 	.word	0x08006ca1
 8006c54:	08006c85 	.word	0x08006c85
 8006c58:	08006ca1 	.word	0x08006ca1
 8006c5c:	08006ca1 	.word	0x08006ca1
 8006c60:	08006ca1 	.word	0x08006ca1
 8006c64:	08006c93 	.word	0x08006c93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	68b9      	ldr	r1, [r7, #8]
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f000 fa6a 	bl	8007148 <TIM_OC1_SetConfig>
      break;
 8006c74:	e015      	b.n	8006ca2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	68b9      	ldr	r1, [r7, #8]
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f000 fad3 	bl	8007228 <TIM_OC2_SetConfig>
      break;
 8006c82:	e00e      	b.n	8006ca2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68b9      	ldr	r1, [r7, #8]
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f000 fb42 	bl	8007314 <TIM_OC3_SetConfig>
      break;
 8006c90:	e007      	b.n	8006ca2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68b9      	ldr	r1, [r7, #8]
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f000 fbaf 	bl	80073fc <TIM_OC4_SetConfig>
      break;
 8006c9e:	e000      	b.n	8006ca2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8006ca0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cb2:	2300      	movs	r3, #0
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3710      	adds	r7, #16
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}

08006cbc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	60f8      	str	r0, [r7, #12]
 8006cc4:	60b9      	str	r1, [r7, #8]
 8006cc6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d101      	bne.n	8006cd6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006cd2:	2302      	movs	r3, #2
 8006cd4:	e0b4      	b.n	8006e40 <HAL_TIM_PWM_ConfigChannel+0x184>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2202      	movs	r2, #2
 8006ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b0c      	cmp	r3, #12
 8006cea:	f200 809f 	bhi.w	8006e2c <HAL_TIM_PWM_ConfigChannel+0x170>
 8006cee:	a201      	add	r2, pc, #4	; (adr r2, 8006cf4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf4:	08006d29 	.word	0x08006d29
 8006cf8:	08006e2d 	.word	0x08006e2d
 8006cfc:	08006e2d 	.word	0x08006e2d
 8006d00:	08006e2d 	.word	0x08006e2d
 8006d04:	08006d69 	.word	0x08006d69
 8006d08:	08006e2d 	.word	0x08006e2d
 8006d0c:	08006e2d 	.word	0x08006e2d
 8006d10:	08006e2d 	.word	0x08006e2d
 8006d14:	08006dab 	.word	0x08006dab
 8006d18:	08006e2d 	.word	0x08006e2d
 8006d1c:	08006e2d 	.word	0x08006e2d
 8006d20:	08006e2d 	.word	0x08006e2d
 8006d24:	08006deb 	.word	0x08006deb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68b9      	ldr	r1, [r7, #8]
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f000 fa0a 	bl	8007148 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	699a      	ldr	r2, [r3, #24]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f042 0208 	orr.w	r2, r2, #8
 8006d42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	699a      	ldr	r2, [r3, #24]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f022 0204 	bic.w	r2, r2, #4
 8006d52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	6999      	ldr	r1, [r3, #24]
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	691a      	ldr	r2, [r3, #16]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	430a      	orrs	r2, r1
 8006d64:	619a      	str	r2, [r3, #24]
      break;
 8006d66:	e062      	b.n	8006e2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68b9      	ldr	r1, [r7, #8]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f000 fa5a 	bl	8007228 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	699a      	ldr	r2, [r3, #24]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	699a      	ldr	r2, [r3, #24]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	6999      	ldr	r1, [r3, #24]
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	021a      	lsls	r2, r3, #8
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	430a      	orrs	r2, r1
 8006da6:	619a      	str	r2, [r3, #24]
      break;
 8006da8:	e041      	b.n	8006e2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	68b9      	ldr	r1, [r7, #8]
 8006db0:	4618      	mov	r0, r3
 8006db2:	f000 faaf 	bl	8007314 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	69da      	ldr	r2, [r3, #28]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f042 0208 	orr.w	r2, r2, #8
 8006dc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	69da      	ldr	r2, [r3, #28]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f022 0204 	bic.w	r2, r2, #4
 8006dd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	69d9      	ldr	r1, [r3, #28]
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	691a      	ldr	r2, [r3, #16]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	430a      	orrs	r2, r1
 8006de6:	61da      	str	r2, [r3, #28]
      break;
 8006de8:	e021      	b.n	8006e2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68b9      	ldr	r1, [r7, #8]
 8006df0:	4618      	mov	r0, r3
 8006df2:	f000 fb03 	bl	80073fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	69da      	ldr	r2, [r3, #28]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	69da      	ldr	r2, [r3, #28]
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	69d9      	ldr	r1, [r3, #28]
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	691b      	ldr	r3, [r3, #16]
 8006e20:	021a      	lsls	r2, r3, #8
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	430a      	orrs	r2, r1
 8006e28:	61da      	str	r2, [r3, #28]
      break;
 8006e2a:	e000      	b.n	8006e2e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006e2c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2201      	movs	r2, #1
 8006e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3710      	adds	r7, #16
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d101      	bne.n	8006e60 <HAL_TIM_ConfigClockSource+0x18>
 8006e5c:	2302      	movs	r3, #2
 8006e5e:	e0a6      	b.n	8006fae <HAL_TIM_ConfigClockSource+0x166>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2202      	movs	r2, #2
 8006e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006e7e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e86:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2b40      	cmp	r3, #64	; 0x40
 8006e96:	d067      	beq.n	8006f68 <HAL_TIM_ConfigClockSource+0x120>
 8006e98:	2b40      	cmp	r3, #64	; 0x40
 8006e9a:	d80b      	bhi.n	8006eb4 <HAL_TIM_ConfigClockSource+0x6c>
 8006e9c:	2b10      	cmp	r3, #16
 8006e9e:	d073      	beq.n	8006f88 <HAL_TIM_ConfigClockSource+0x140>
 8006ea0:	2b10      	cmp	r3, #16
 8006ea2:	d802      	bhi.n	8006eaa <HAL_TIM_ConfigClockSource+0x62>
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d06f      	beq.n	8006f88 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006ea8:	e078      	b.n	8006f9c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006eaa:	2b20      	cmp	r3, #32
 8006eac:	d06c      	beq.n	8006f88 <HAL_TIM_ConfigClockSource+0x140>
 8006eae:	2b30      	cmp	r3, #48	; 0x30
 8006eb0:	d06a      	beq.n	8006f88 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006eb2:	e073      	b.n	8006f9c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006eb4:	2b70      	cmp	r3, #112	; 0x70
 8006eb6:	d00d      	beq.n	8006ed4 <HAL_TIM_ConfigClockSource+0x8c>
 8006eb8:	2b70      	cmp	r3, #112	; 0x70
 8006eba:	d804      	bhi.n	8006ec6 <HAL_TIM_ConfigClockSource+0x7e>
 8006ebc:	2b50      	cmp	r3, #80	; 0x50
 8006ebe:	d033      	beq.n	8006f28 <HAL_TIM_ConfigClockSource+0xe0>
 8006ec0:	2b60      	cmp	r3, #96	; 0x60
 8006ec2:	d041      	beq.n	8006f48 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006ec4:	e06a      	b.n	8006f9c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006ec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eca:	d066      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x152>
 8006ecc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ed0:	d017      	beq.n	8006f02 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006ed2:	e063      	b.n	8006f9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6818      	ldr	r0, [r3, #0]
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	6899      	ldr	r1, [r3, #8]
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	685a      	ldr	r2, [r3, #4]
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	f000 fb5a 	bl	800759c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006ef6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	68fa      	ldr	r2, [r7, #12]
 8006efe:	609a      	str	r2, [r3, #8]
      break;
 8006f00:	e04c      	b.n	8006f9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6818      	ldr	r0, [r3, #0]
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	6899      	ldr	r1, [r3, #8]
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	685a      	ldr	r2, [r3, #4]
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f000 fb43 	bl	800759c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	689a      	ldr	r2, [r3, #8]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f24:	609a      	str	r2, [r3, #8]
      break;
 8006f26:	e039      	b.n	8006f9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6818      	ldr	r0, [r3, #0]
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	6859      	ldr	r1, [r3, #4]
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	68db      	ldr	r3, [r3, #12]
 8006f34:	461a      	mov	r2, r3
 8006f36:	f000 fab7 	bl	80074a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2150      	movs	r1, #80	; 0x50
 8006f40:	4618      	mov	r0, r3
 8006f42:	f000 fb10 	bl	8007566 <TIM_ITRx_SetConfig>
      break;
 8006f46:	e029      	b.n	8006f9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6818      	ldr	r0, [r3, #0]
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	6859      	ldr	r1, [r3, #4]
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	461a      	mov	r2, r3
 8006f56:	f000 fad6 	bl	8007506 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	2160      	movs	r1, #96	; 0x60
 8006f60:	4618      	mov	r0, r3
 8006f62:	f000 fb00 	bl	8007566 <TIM_ITRx_SetConfig>
      break;
 8006f66:	e019      	b.n	8006f9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6818      	ldr	r0, [r3, #0]
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	6859      	ldr	r1, [r3, #4]
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	461a      	mov	r2, r3
 8006f76:	f000 fa97 	bl	80074a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2140      	movs	r1, #64	; 0x40
 8006f80:	4618      	mov	r0, r3
 8006f82:	f000 faf0 	bl	8007566 <TIM_ITRx_SetConfig>
      break;
 8006f86:	e009      	b.n	8006f9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4619      	mov	r1, r3
 8006f92:	4610      	mov	r0, r2
 8006f94:	f000 fae7 	bl	8007566 <TIM_ITRx_SetConfig>
      break;
 8006f98:	e000      	b.n	8006f9c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006f9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fac:	2300      	movs	r3, #0
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3710      	adds	r7, #16
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006fb6:	b480      	push	{r7}
 8006fb8:	b083      	sub	sp, #12
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006fbe:	bf00      	nop
 8006fc0:	370c      	adds	r7, #12
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b083      	sub	sp, #12
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fd2:	bf00      	nop
 8006fd4:	370c      	adds	r7, #12
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fdc:	4770      	bx	lr

08006fde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fde:	b480      	push	{r7}
 8006fe0:	b083      	sub	sp, #12
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fe6:	bf00      	nop
 8006fe8:	370c      	adds	r7, #12
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr

08006ff2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ff2:	b480      	push	{r7}
 8006ff4:	b083      	sub	sp, #12
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ffa:	bf00      	nop
 8006ffc:	370c      	adds	r7, #12
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr
	...

08007008 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007008:	b480      	push	{r7}
 800700a:	b085      	sub	sp, #20
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a40      	ldr	r2, [pc, #256]	; (800711c <TIM_Base_SetConfig+0x114>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d013      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007026:	d00f      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a3d      	ldr	r2, [pc, #244]	; (8007120 <TIM_Base_SetConfig+0x118>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d00b      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a3c      	ldr	r2, [pc, #240]	; (8007124 <TIM_Base_SetConfig+0x11c>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d007      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a3b      	ldr	r2, [pc, #236]	; (8007128 <TIM_Base_SetConfig+0x120>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d003      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a3a      	ldr	r2, [pc, #232]	; (800712c <TIM_Base_SetConfig+0x124>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d108      	bne.n	800705a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800704e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	4313      	orrs	r3, r2
 8007058:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a2f      	ldr	r2, [pc, #188]	; (800711c <TIM_Base_SetConfig+0x114>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d02b      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007068:	d027      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a2c      	ldr	r2, [pc, #176]	; (8007120 <TIM_Base_SetConfig+0x118>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d023      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a2b      	ldr	r2, [pc, #172]	; (8007124 <TIM_Base_SetConfig+0x11c>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d01f      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a2a      	ldr	r2, [pc, #168]	; (8007128 <TIM_Base_SetConfig+0x120>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d01b      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a29      	ldr	r2, [pc, #164]	; (800712c <TIM_Base_SetConfig+0x124>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d017      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a28      	ldr	r2, [pc, #160]	; (8007130 <TIM_Base_SetConfig+0x128>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d013      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a27      	ldr	r2, [pc, #156]	; (8007134 <TIM_Base_SetConfig+0x12c>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d00f      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a26      	ldr	r2, [pc, #152]	; (8007138 <TIM_Base_SetConfig+0x130>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d00b      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a25      	ldr	r2, [pc, #148]	; (800713c <TIM_Base_SetConfig+0x134>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d007      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a24      	ldr	r2, [pc, #144]	; (8007140 <TIM_Base_SetConfig+0x138>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d003      	beq.n	80070ba <TIM_Base_SetConfig+0xb2>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a23      	ldr	r2, [pc, #140]	; (8007144 <TIM_Base_SetConfig+0x13c>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d108      	bne.n	80070cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	68fa      	ldr	r2, [r7, #12]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	695b      	ldr	r3, [r3, #20]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	68fa      	ldr	r2, [r7, #12]
 80070de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	689a      	ldr	r2, [r3, #8]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4a0a      	ldr	r2, [pc, #40]	; (800711c <TIM_Base_SetConfig+0x114>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d003      	beq.n	8007100 <TIM_Base_SetConfig+0xf8>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	4a0c      	ldr	r2, [pc, #48]	; (800712c <TIM_Base_SetConfig+0x124>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d103      	bne.n	8007108 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	691a      	ldr	r2, [r3, #16]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	615a      	str	r2, [r3, #20]
}
 800710e:	bf00      	nop
 8007110:	3714      	adds	r7, #20
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	40010000 	.word	0x40010000
 8007120:	40000400 	.word	0x40000400
 8007124:	40000800 	.word	0x40000800
 8007128:	40000c00 	.word	0x40000c00
 800712c:	40010400 	.word	0x40010400
 8007130:	40014000 	.word	0x40014000
 8007134:	40014400 	.word	0x40014400
 8007138:	40014800 	.word	0x40014800
 800713c:	40001800 	.word	0x40001800
 8007140:	40001c00 	.word	0x40001c00
 8007144:	40002000 	.word	0x40002000

08007148 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007148:	b480      	push	{r7}
 800714a:	b087      	sub	sp, #28
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a1b      	ldr	r3, [r3, #32]
 8007156:	f023 0201 	bic.w	r2, r3, #1
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6a1b      	ldr	r3, [r3, #32]
 8007162:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007176:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f023 0303 	bic.w	r3, r3, #3
 800717e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	4313      	orrs	r3, r2
 8007188:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	f023 0302 	bic.w	r3, r3, #2
 8007190:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	697a      	ldr	r2, [r7, #20]
 8007198:	4313      	orrs	r3, r2
 800719a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a20      	ldr	r2, [pc, #128]	; (8007220 <TIM_OC1_SetConfig+0xd8>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d003      	beq.n	80071ac <TIM_OC1_SetConfig+0x64>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a1f      	ldr	r2, [pc, #124]	; (8007224 <TIM_OC1_SetConfig+0xdc>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d10c      	bne.n	80071c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	f023 0308 	bic.w	r3, r3, #8
 80071b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	697a      	ldr	r2, [r7, #20]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	f023 0304 	bic.w	r3, r3, #4
 80071c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4a15      	ldr	r2, [pc, #84]	; (8007220 <TIM_OC1_SetConfig+0xd8>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d003      	beq.n	80071d6 <TIM_OC1_SetConfig+0x8e>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4a14      	ldr	r2, [pc, #80]	; (8007224 <TIM_OC1_SetConfig+0xdc>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d111      	bne.n	80071fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	695b      	ldr	r3, [r3, #20]
 80071ea:	693a      	ldr	r2, [r7, #16]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	699b      	ldr	r3, [r3, #24]
 80071f4:	693a      	ldr	r2, [r7, #16]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	693a      	ldr	r2, [r7, #16]
 80071fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	68fa      	ldr	r2, [r7, #12]
 8007204:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	697a      	ldr	r2, [r7, #20]
 8007212:	621a      	str	r2, [r3, #32]
}
 8007214:	bf00      	nop
 8007216:	371c      	adds	r7, #28
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr
 8007220:	40010000 	.word	0x40010000
 8007224:	40010400 	.word	0x40010400

08007228 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007228:	b480      	push	{r7}
 800722a:	b087      	sub	sp, #28
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a1b      	ldr	r3, [r3, #32]
 8007236:	f023 0210 	bic.w	r2, r3, #16
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6a1b      	ldr	r3, [r3, #32]
 8007242:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	699b      	ldr	r3, [r3, #24]
 800724e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800725e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	021b      	lsls	r3, r3, #8
 8007266:	68fa      	ldr	r2, [r7, #12]
 8007268:	4313      	orrs	r3, r2
 800726a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	f023 0320 	bic.w	r3, r3, #32
 8007272:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	011b      	lsls	r3, r3, #4
 800727a:	697a      	ldr	r2, [r7, #20]
 800727c:	4313      	orrs	r3, r2
 800727e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	4a22      	ldr	r2, [pc, #136]	; (800730c <TIM_OC2_SetConfig+0xe4>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d003      	beq.n	8007290 <TIM_OC2_SetConfig+0x68>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	4a21      	ldr	r2, [pc, #132]	; (8007310 <TIM_OC2_SetConfig+0xe8>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d10d      	bne.n	80072ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007296:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	011b      	lsls	r3, r3, #4
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4a17      	ldr	r2, [pc, #92]	; (800730c <TIM_OC2_SetConfig+0xe4>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d003      	beq.n	80072bc <TIM_OC2_SetConfig+0x94>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4a16      	ldr	r2, [pc, #88]	; (8007310 <TIM_OC2_SetConfig+0xe8>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d113      	bne.n	80072e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80072c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80072ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	695b      	ldr	r3, [r3, #20]
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	699b      	ldr	r3, [r3, #24]
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	693a      	ldr	r2, [r7, #16]
 80072e0:	4313      	orrs	r3, r2
 80072e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	693a      	ldr	r2, [r7, #16]
 80072e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	68fa      	ldr	r2, [r7, #12]
 80072ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	685a      	ldr	r2, [r3, #4]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	621a      	str	r2, [r3, #32]
}
 80072fe:	bf00      	nop
 8007300:	371c      	adds	r7, #28
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr
 800730a:	bf00      	nop
 800730c:	40010000 	.word	0x40010000
 8007310:	40010400 	.word	0x40010400

08007314 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007314:	b480      	push	{r7}
 8007316:	b087      	sub	sp, #28
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a1b      	ldr	r3, [r3, #32]
 8007322:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a1b      	ldr	r3, [r3, #32]
 800732e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	69db      	ldr	r3, [r3, #28]
 800733a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f023 0303 	bic.w	r3, r3, #3
 800734a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68fa      	ldr	r2, [r7, #12]
 8007352:	4313      	orrs	r3, r2
 8007354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800735c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	021b      	lsls	r3, r3, #8
 8007364:	697a      	ldr	r2, [r7, #20]
 8007366:	4313      	orrs	r3, r2
 8007368:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	4a21      	ldr	r2, [pc, #132]	; (80073f4 <TIM_OC3_SetConfig+0xe0>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d003      	beq.n	800737a <TIM_OC3_SetConfig+0x66>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	4a20      	ldr	r2, [pc, #128]	; (80073f8 <TIM_OC3_SetConfig+0xe4>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d10d      	bne.n	8007396 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007380:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	021b      	lsls	r3, r3, #8
 8007388:	697a      	ldr	r2, [r7, #20]
 800738a:	4313      	orrs	r3, r2
 800738c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007394:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a16      	ldr	r2, [pc, #88]	; (80073f4 <TIM_OC3_SetConfig+0xe0>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d003      	beq.n	80073a6 <TIM_OC3_SetConfig+0x92>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	4a15      	ldr	r2, [pc, #84]	; (80073f8 <TIM_OC3_SetConfig+0xe4>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d113      	bne.n	80073ce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80073ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	695b      	ldr	r3, [r3, #20]
 80073ba:	011b      	lsls	r3, r3, #4
 80073bc:	693a      	ldr	r2, [r7, #16]
 80073be:	4313      	orrs	r3, r2
 80073c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	011b      	lsls	r3, r3, #4
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	693a      	ldr	r2, [r7, #16]
 80073d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	68fa      	ldr	r2, [r7, #12]
 80073d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	685a      	ldr	r2, [r3, #4]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	697a      	ldr	r2, [r7, #20]
 80073e6:	621a      	str	r2, [r3, #32]
}
 80073e8:	bf00      	nop
 80073ea:	371c      	adds	r7, #28
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr
 80073f4:	40010000 	.word	0x40010000
 80073f8:	40010400 	.word	0x40010400

080073fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b087      	sub	sp, #28
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a1b      	ldr	r3, [r3, #32]
 800740a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a1b      	ldr	r3, [r3, #32]
 8007416:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	69db      	ldr	r3, [r3, #28]
 8007422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800742a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007432:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	021b      	lsls	r3, r3, #8
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	4313      	orrs	r3, r2
 800743e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007446:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	031b      	lsls	r3, r3, #12
 800744e:	693a      	ldr	r2, [r7, #16]
 8007450:	4313      	orrs	r3, r2
 8007452:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	4a12      	ldr	r2, [pc, #72]	; (80074a0 <TIM_OC4_SetConfig+0xa4>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d003      	beq.n	8007464 <TIM_OC4_SetConfig+0x68>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4a11      	ldr	r2, [pc, #68]	; (80074a4 <TIM_OC4_SetConfig+0xa8>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d109      	bne.n	8007478 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800746a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	695b      	ldr	r3, [r3, #20]
 8007470:	019b      	lsls	r3, r3, #6
 8007472:	697a      	ldr	r2, [r7, #20]
 8007474:	4313      	orrs	r3, r2
 8007476:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	697a      	ldr	r2, [r7, #20]
 800747c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	68fa      	ldr	r2, [r7, #12]
 8007482:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	685a      	ldr	r2, [r3, #4]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	693a      	ldr	r2, [r7, #16]
 8007490:	621a      	str	r2, [r3, #32]
}
 8007492:	bf00      	nop
 8007494:	371c      	adds	r7, #28
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	40010000 	.word	0x40010000
 80074a4:	40010400 	.word	0x40010400

080074a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b087      	sub	sp, #28
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	60f8      	str	r0, [r7, #12]
 80074b0:	60b9      	str	r1, [r7, #8]
 80074b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6a1b      	ldr	r3, [r3, #32]
 80074b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6a1b      	ldr	r3, [r3, #32]
 80074be:	f023 0201 	bic.w	r2, r3, #1
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	699b      	ldr	r3, [r3, #24]
 80074ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	011b      	lsls	r3, r3, #4
 80074d8:	693a      	ldr	r2, [r7, #16]
 80074da:	4313      	orrs	r3, r2
 80074dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	f023 030a 	bic.w	r3, r3, #10
 80074e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074e6:	697a      	ldr	r2, [r7, #20]
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	693a      	ldr	r2, [r7, #16]
 80074f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	697a      	ldr	r2, [r7, #20]
 80074f8:	621a      	str	r2, [r3, #32]
}
 80074fa:	bf00      	nop
 80074fc:	371c      	adds	r7, #28
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr

08007506 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007506:	b480      	push	{r7}
 8007508:	b087      	sub	sp, #28
 800750a:	af00      	add	r7, sp, #0
 800750c:	60f8      	str	r0, [r7, #12]
 800750e:	60b9      	str	r1, [r7, #8]
 8007510:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	6a1b      	ldr	r3, [r3, #32]
 8007516:	f023 0210 	bic.w	r2, r3, #16
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	699b      	ldr	r3, [r3, #24]
 8007522:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6a1b      	ldr	r3, [r3, #32]
 8007528:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007530:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	031b      	lsls	r3, r3, #12
 8007536:	697a      	ldr	r2, [r7, #20]
 8007538:	4313      	orrs	r3, r2
 800753a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007542:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	011b      	lsls	r3, r3, #4
 8007548:	693a      	ldr	r2, [r7, #16]
 800754a:	4313      	orrs	r3, r2
 800754c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	697a      	ldr	r2, [r7, #20]
 8007552:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	693a      	ldr	r2, [r7, #16]
 8007558:	621a      	str	r2, [r3, #32]
}
 800755a:	bf00      	nop
 800755c:	371c      	adds	r7, #28
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr

08007566 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007566:	b480      	push	{r7}
 8007568:	b085      	sub	sp, #20
 800756a:	af00      	add	r7, sp, #0
 800756c:	6078      	str	r0, [r7, #4]
 800756e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800757c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800757e:	683a      	ldr	r2, [r7, #0]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	4313      	orrs	r3, r2
 8007584:	f043 0307 	orr.w	r3, r3, #7
 8007588:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	68fa      	ldr	r2, [r7, #12]
 800758e:	609a      	str	r2, [r3, #8]
}
 8007590:	bf00      	nop
 8007592:	3714      	adds	r7, #20
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800759c:	b480      	push	{r7}
 800759e:	b087      	sub	sp, #28
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	60b9      	str	r1, [r7, #8]
 80075a6:	607a      	str	r2, [r7, #4]
 80075a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	021a      	lsls	r2, r3, #8
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	431a      	orrs	r2, r3
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	4313      	orrs	r3, r2
 80075c4:	697a      	ldr	r2, [r7, #20]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	697a      	ldr	r2, [r7, #20]
 80075ce:	609a      	str	r2, [r3, #8]
}
 80075d0:	bf00      	nop
 80075d2:	371c      	adds	r7, #28
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr

080075dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075dc:	b480      	push	{r7}
 80075de:	b085      	sub	sp, #20
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d101      	bne.n	80075f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075f0:	2302      	movs	r3, #2
 80075f2:	e05a      	b.n	80076aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2202      	movs	r2, #2
 8007600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800761a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	4313      	orrs	r3, r2
 8007624:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	68fa      	ldr	r2, [r7, #12]
 800762c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a21      	ldr	r2, [pc, #132]	; (80076b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d022      	beq.n	800767e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007640:	d01d      	beq.n	800767e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a1d      	ldr	r2, [pc, #116]	; (80076bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d018      	beq.n	800767e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a1b      	ldr	r2, [pc, #108]	; (80076c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d013      	beq.n	800767e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a1a      	ldr	r2, [pc, #104]	; (80076c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d00e      	beq.n	800767e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a18      	ldr	r2, [pc, #96]	; (80076c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d009      	beq.n	800767e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4a17      	ldr	r2, [pc, #92]	; (80076cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d004      	beq.n	800767e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4a15      	ldr	r2, [pc, #84]	; (80076d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d10c      	bne.n	8007698 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007684:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	68ba      	ldr	r2, [r7, #8]
 800768c:	4313      	orrs	r3, r2
 800768e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	68ba      	ldr	r2, [r7, #8]
 8007696:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2201      	movs	r2, #1
 800769c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076a8:	2300      	movs	r3, #0
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3714      	adds	r7, #20
 80076ae:	46bd      	mov	sp, r7
 80076b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b4:	4770      	bx	lr
 80076b6:	bf00      	nop
 80076b8:	40010000 	.word	0x40010000
 80076bc:	40000400 	.word	0x40000400
 80076c0:	40000800 	.word	0x40000800
 80076c4:	40000c00 	.word	0x40000c00
 80076c8:	40010400 	.word	0x40010400
 80076cc:	40014000 	.word	0x40014000
 80076d0:	40001800 	.word	0x40001800

080076d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b085      	sub	sp, #20
 8007700:	af00      	add	r7, sp, #0
 8007702:	4603      	mov	r3, r0
 8007704:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007706:	2300      	movs	r3, #0
 8007708:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800770a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800770e:	2b84      	cmp	r3, #132	; 0x84
 8007710:	d005      	beq.n	800771e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007712:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	4413      	add	r3, r2
 800771a:	3303      	adds	r3, #3
 800771c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800771e:	68fb      	ldr	r3, [r7, #12]
}
 8007720:	4618      	mov	r0, r3
 8007722:	3714      	adds	r7, #20
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr

0800772c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007730:	f001 f8b2 	bl	8008898 <vTaskStartScheduler>
  
  return osOK;
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	bd80      	pop	{r7, pc}

0800773a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800773a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800773c:	b089      	sub	sp, #36	; 0x24
 800773e:	af04      	add	r7, sp, #16
 8007740:	6078      	str	r0, [r7, #4]
 8007742:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	695b      	ldr	r3, [r3, #20]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d020      	beq.n	800778e <osThreadCreate+0x54>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	699b      	ldr	r3, [r3, #24]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d01c      	beq.n	800778e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	685c      	ldr	r4, [r3, #4]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681d      	ldr	r5, [r3, #0]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	691e      	ldr	r6, [r3, #16]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007766:	4618      	mov	r0, r3
 8007768:	f7ff ffc8 	bl	80076fc <makeFreeRtosPriority>
 800776c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	695b      	ldr	r3, [r3, #20]
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007776:	9202      	str	r2, [sp, #8]
 8007778:	9301      	str	r3, [sp, #4]
 800777a:	9100      	str	r1, [sp, #0]
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	4632      	mov	r2, r6
 8007780:	4629      	mov	r1, r5
 8007782:	4620      	mov	r0, r4
 8007784:	f000 fec5 	bl	8008512 <xTaskCreateStatic>
 8007788:	4603      	mov	r3, r0
 800778a:	60fb      	str	r3, [r7, #12]
 800778c:	e01c      	b.n	80077c8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	685c      	ldr	r4, [r3, #4]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800779a:	b29e      	uxth	r6, r3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80077a2:	4618      	mov	r0, r3
 80077a4:	f7ff ffaa 	bl	80076fc <makeFreeRtosPriority>
 80077a8:	4602      	mov	r2, r0
 80077aa:	f107 030c 	add.w	r3, r7, #12
 80077ae:	9301      	str	r3, [sp, #4]
 80077b0:	9200      	str	r2, [sp, #0]
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	4632      	mov	r2, r6
 80077b6:	4629      	mov	r1, r5
 80077b8:	4620      	mov	r0, r4
 80077ba:	f000 ff04 	bl	80085c6 <xTaskCreate>
 80077be:	4603      	mov	r3, r0
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d001      	beq.n	80077c8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80077c4:	2300      	movs	r3, #0
 80077c6:	e000      	b.n	80077ca <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80077c8:	68fb      	ldr	r3, [r7, #12]
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3714      	adds	r7, #20
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080077d2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80077d2:	b480      	push	{r7}
 80077d4:	b083      	sub	sp, #12
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f103 0208 	add.w	r2, r3, #8
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80077ea:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f103 0208 	add.w	r2, r3, #8
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f103 0208 	add.w	r2, r3, #8
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007806:	bf00      	nop
 8007808:	370c      	adds	r7, #12
 800780a:	46bd      	mov	sp, r7
 800780c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007810:	4770      	bx	lr

08007812 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007812:	b480      	push	{r7}
 8007814:	b083      	sub	sp, #12
 8007816:	af00      	add	r7, sp, #0
 8007818:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007820:	bf00      	nop
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	689a      	ldr	r2, [r3, #8]
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	689b      	ldr	r3, [r3, #8]
 800784e:	683a      	ldr	r2, [r7, #0]
 8007850:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	683a      	ldr	r2, [r7, #0]
 8007856:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	687a      	ldr	r2, [r7, #4]
 800785c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	1c5a      	adds	r2, r3, #1
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	601a      	str	r2, [r3, #0]
}
 8007868:	bf00      	nop
 800786a:	3714      	adds	r7, #20
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800788a:	d103      	bne.n	8007894 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	60fb      	str	r3, [r7, #12]
 8007892:	e00c      	b.n	80078ae <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	3308      	adds	r3, #8
 8007898:	60fb      	str	r3, [r7, #12]
 800789a:	e002      	b.n	80078a2 <vListInsert+0x2e>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	60fb      	str	r3, [r7, #12]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	68ba      	ldr	r2, [r7, #8]
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d2f6      	bcs.n	800789c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	685a      	ldr	r2, [r3, #4]
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	683a      	ldr	r2, [r7, #0]
 80078bc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	683a      	ldr	r2, [r7, #0]
 80078c8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	1c5a      	adds	r2, r3, #1
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	601a      	str	r2, [r3, #0]
}
 80078da:	bf00      	nop
 80078dc:	3714      	adds	r7, #20
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr

080078e6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80078e6:	b480      	push	{r7}
 80078e8:	b085      	sub	sp, #20
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	6892      	ldr	r2, [r2, #8]
 80078fc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	687a      	ldr	r2, [r7, #4]
 8007904:	6852      	ldr	r2, [r2, #4]
 8007906:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	687a      	ldr	r2, [r7, #4]
 800790e:	429a      	cmp	r2, r3
 8007910:	d103      	bne.n	800791a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	689a      	ldr	r2, [r3, #8]
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	1e5a      	subs	r2, r3, #1
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
}
 800792e:	4618      	mov	r0, r3
 8007930:	3714      	adds	r7, #20
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr
	...

0800793c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d109      	bne.n	8007964 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007954:	f383 8811 	msr	BASEPRI, r3
 8007958:	f3bf 8f6f 	isb	sy
 800795c:	f3bf 8f4f 	dsb	sy
 8007960:	60bb      	str	r3, [r7, #8]
 8007962:	e7fe      	b.n	8007962 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8007964:	f002 fa5a 	bl	8009e1c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007970:	68f9      	ldr	r1, [r7, #12]
 8007972:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007974:	fb01 f303 	mul.w	r3, r1, r3
 8007978:	441a      	add	r2, r3
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2200      	movs	r2, #0
 8007982:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007994:	3b01      	subs	r3, #1
 8007996:	68f9      	ldr	r1, [r7, #12]
 8007998:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800799a:	fb01 f303 	mul.w	r3, r1, r3
 800799e:	441a      	add	r2, r3
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	22ff      	movs	r2, #255	; 0xff
 80079a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	22ff      	movs	r2, #255	; 0xff
 80079b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d114      	bne.n	80079e4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d01a      	beq.n	80079f8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	3310      	adds	r3, #16
 80079c6:	4618      	mov	r0, r3
 80079c8:	f001 f9e4 	bl	8008d94 <xTaskRemoveFromEventList>
 80079cc:	4603      	mov	r3, r0
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d012      	beq.n	80079f8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80079d2:	4b0d      	ldr	r3, [pc, #52]	; (8007a08 <xQueueGenericReset+0xcc>)
 80079d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079d8:	601a      	str	r2, [r3, #0]
 80079da:	f3bf 8f4f 	dsb	sy
 80079de:	f3bf 8f6f 	isb	sy
 80079e2:	e009      	b.n	80079f8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	3310      	adds	r3, #16
 80079e8:	4618      	mov	r0, r3
 80079ea:	f7ff fef2 	bl	80077d2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	3324      	adds	r3, #36	; 0x24
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7ff feed 	bl	80077d2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80079f8:	f002 fa3e 	bl	8009e78 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80079fc:	2301      	movs	r3, #1
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3710      	adds	r7, #16
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}
 8007a06:	bf00      	nop
 8007a08:	e000ed04 	.word	0xe000ed04

08007a0c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b08e      	sub	sp, #56	; 0x38
 8007a10:	af02      	add	r7, sp, #8
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	607a      	str	r2, [r7, #4]
 8007a18:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d109      	bne.n	8007a34 <xQueueGenericCreateStatic+0x28>
 8007a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a24:	f383 8811 	msr	BASEPRI, r3
 8007a28:	f3bf 8f6f 	isb	sy
 8007a2c:	f3bf 8f4f 	dsb	sy
 8007a30:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a32:	e7fe      	b.n	8007a32 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d109      	bne.n	8007a4e <xQueueGenericCreateStatic+0x42>
 8007a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a3e:	f383 8811 	msr	BASEPRI, r3
 8007a42:	f3bf 8f6f 	isb	sy
 8007a46:	f3bf 8f4f 	dsb	sy
 8007a4a:	627b      	str	r3, [r7, #36]	; 0x24
 8007a4c:	e7fe      	b.n	8007a4c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d002      	beq.n	8007a5a <xQueueGenericCreateStatic+0x4e>
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d001      	beq.n	8007a5e <xQueueGenericCreateStatic+0x52>
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e000      	b.n	8007a60 <xQueueGenericCreateStatic+0x54>
 8007a5e:	2300      	movs	r3, #0
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d109      	bne.n	8007a78 <xQueueGenericCreateStatic+0x6c>
 8007a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a68:	f383 8811 	msr	BASEPRI, r3
 8007a6c:	f3bf 8f6f 	isb	sy
 8007a70:	f3bf 8f4f 	dsb	sy
 8007a74:	623b      	str	r3, [r7, #32]
 8007a76:	e7fe      	b.n	8007a76 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d102      	bne.n	8007a84 <xQueueGenericCreateStatic+0x78>
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d101      	bne.n	8007a88 <xQueueGenericCreateStatic+0x7c>
 8007a84:	2301      	movs	r3, #1
 8007a86:	e000      	b.n	8007a8a <xQueueGenericCreateStatic+0x7e>
 8007a88:	2300      	movs	r3, #0
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d109      	bne.n	8007aa2 <xQueueGenericCreateStatic+0x96>
 8007a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a92:	f383 8811 	msr	BASEPRI, r3
 8007a96:	f3bf 8f6f 	isb	sy
 8007a9a:	f3bf 8f4f 	dsb	sy
 8007a9e:	61fb      	str	r3, [r7, #28]
 8007aa0:	e7fe      	b.n	8007aa0 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007aa2:	234c      	movs	r3, #76	; 0x4c
 8007aa4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	2b4c      	cmp	r3, #76	; 0x4c
 8007aaa:	d009      	beq.n	8007ac0 <xQueueGenericCreateStatic+0xb4>
 8007aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ab0:	f383 8811 	msr	BASEPRI, r3
 8007ab4:	f3bf 8f6f 	isb	sy
 8007ab8:	f3bf 8f4f 	dsb	sy
 8007abc:	61bb      	str	r3, [r7, #24]
 8007abe:	e7fe      	b.n	8007abe <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007ac0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00d      	beq.n	8007ae8 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ace:	2201      	movs	r2, #1
 8007ad0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007ad4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ada:	9300      	str	r3, [sp, #0]
 8007adc:	4613      	mov	r3, r2
 8007ade:	687a      	ldr	r2, [r7, #4]
 8007ae0:	68b9      	ldr	r1, [r7, #8]
 8007ae2:	68f8      	ldr	r0, [r7, #12]
 8007ae4:	f000 f844 	bl	8007b70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3730      	adds	r7, #48	; 0x30
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}

08007af2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007af2:	b580      	push	{r7, lr}
 8007af4:	b08a      	sub	sp, #40	; 0x28
 8007af6:	af02      	add	r7, sp, #8
 8007af8:	60f8      	str	r0, [r7, #12]
 8007afa:	60b9      	str	r1, [r7, #8]
 8007afc:	4613      	mov	r3, r2
 8007afe:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d109      	bne.n	8007b1a <xQueueGenericCreate+0x28>
 8007b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b0a:	f383 8811 	msr	BASEPRI, r3
 8007b0e:	f3bf 8f6f 	isb	sy
 8007b12:	f3bf 8f4f 	dsb	sy
 8007b16:	613b      	str	r3, [r7, #16]
 8007b18:	e7fe      	b.n	8007b18 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d102      	bne.n	8007b26 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8007b20:	2300      	movs	r3, #0
 8007b22:	61fb      	str	r3, [r7, #28]
 8007b24:	e004      	b.n	8007b30 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	68ba      	ldr	r2, [r7, #8]
 8007b2a:	fb02 f303 	mul.w	r3, r2, r3
 8007b2e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007b30:	69fb      	ldr	r3, [r7, #28]
 8007b32:	334c      	adds	r3, #76	; 0x4c
 8007b34:	4618      	mov	r0, r3
 8007b36:	f002 fa8b 	bl	800a050 <pvPortMalloc>
 8007b3a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007b3c:	69bb      	ldr	r3, [r7, #24]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d011      	beq.n	8007b66 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	334c      	adds	r3, #76	; 0x4c
 8007b4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007b4c:	69bb      	ldr	r3, [r7, #24]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007b54:	79fa      	ldrb	r2, [r7, #7]
 8007b56:	69bb      	ldr	r3, [r7, #24]
 8007b58:	9300      	str	r3, [sp, #0]
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	697a      	ldr	r2, [r7, #20]
 8007b5e:	68b9      	ldr	r1, [r7, #8]
 8007b60:	68f8      	ldr	r0, [r7, #12]
 8007b62:	f000 f805 	bl	8007b70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007b66:	69bb      	ldr	r3, [r7, #24]
	}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	3720      	adds	r7, #32
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b084      	sub	sp, #16
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	607a      	str	r2, [r7, #4]
 8007b7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d103      	bne.n	8007b8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007b84:	69bb      	ldr	r3, [r7, #24]
 8007b86:	69ba      	ldr	r2, [r7, #24]
 8007b88:	601a      	str	r2, [r3, #0]
 8007b8a:	e002      	b.n	8007b92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	68fa      	ldr	r2, [r7, #12]
 8007b96:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	68ba      	ldr	r2, [r7, #8]
 8007b9c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007b9e:	2101      	movs	r1, #1
 8007ba0:	69b8      	ldr	r0, [r7, #24]
 8007ba2:	f7ff fecb 	bl	800793c <xQueueGenericReset>
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8007ba6:	69bb      	ldr	r3, [r7, #24]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007bac:	bf00      	nop
 8007bae:	3710      	adds	r7, #16
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b08e      	sub	sp, #56	; 0x38
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	60f8      	str	r0, [r7, #12]
 8007bbc:	60b9      	str	r1, [r7, #8]
 8007bbe:	607a      	str	r2, [r7, #4]
 8007bc0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d109      	bne.n	8007be4 <xQueueGenericSend+0x30>
 8007bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bd4:	f383 8811 	msr	BASEPRI, r3
 8007bd8:	f3bf 8f6f 	isb	sy
 8007bdc:	f3bf 8f4f 	dsb	sy
 8007be0:	627b      	str	r3, [r7, #36]	; 0x24
 8007be2:	e7fe      	b.n	8007be2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d103      	bne.n	8007bf2 <xQueueGenericSend+0x3e>
 8007bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d101      	bne.n	8007bf6 <xQueueGenericSend+0x42>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e000      	b.n	8007bf8 <xQueueGenericSend+0x44>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d109      	bne.n	8007c10 <xQueueGenericSend+0x5c>
 8007bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c00:	f383 8811 	msr	BASEPRI, r3
 8007c04:	f3bf 8f6f 	isb	sy
 8007c08:	f3bf 8f4f 	dsb	sy
 8007c0c:	623b      	str	r3, [r7, #32]
 8007c0e:	e7fe      	b.n	8007c0e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	2b02      	cmp	r3, #2
 8007c14:	d103      	bne.n	8007c1e <xQueueGenericSend+0x6a>
 8007c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d101      	bne.n	8007c22 <xQueueGenericSend+0x6e>
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e000      	b.n	8007c24 <xQueueGenericSend+0x70>
 8007c22:	2300      	movs	r3, #0
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d109      	bne.n	8007c3c <xQueueGenericSend+0x88>
 8007c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c2c:	f383 8811 	msr	BASEPRI, r3
 8007c30:	f3bf 8f6f 	isb	sy
 8007c34:	f3bf 8f4f 	dsb	sy
 8007c38:	61fb      	str	r3, [r7, #28]
 8007c3a:	e7fe      	b.n	8007c3a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c3c:	f001 fa60 	bl	8009100 <xTaskGetSchedulerState>
 8007c40:	4603      	mov	r3, r0
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d102      	bne.n	8007c4c <xQueueGenericSend+0x98>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d101      	bne.n	8007c50 <xQueueGenericSend+0x9c>
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e000      	b.n	8007c52 <xQueueGenericSend+0x9e>
 8007c50:	2300      	movs	r3, #0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d109      	bne.n	8007c6a <xQueueGenericSend+0xb6>
 8007c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	61bb      	str	r3, [r7, #24]
 8007c68:	e7fe      	b.n	8007c68 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007c6a:	f002 f8d7 	bl	8009e1c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d302      	bcc.n	8007c80 <xQueueGenericSend+0xcc>
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	2b02      	cmp	r3, #2
 8007c7e:	d146      	bne.n	8007d0e <xQueueGenericSend+0x15a>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c84:	62fb      	str	r3, [r7, #44]	; 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c86:	683a      	ldr	r2, [r7, #0]
 8007c88:	68b9      	ldr	r1, [r7, #8]
 8007c8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007c8c:	f000 fa2c 	bl	80080e8 <prvCopyDataToQueue>
 8007c90:	62b8      	str	r0, [r7, #40]	; 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 8007c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d015      	beq.n	8007cc6 <xQueueGenericSend+0x112>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	2b02      	cmp	r3, #2
 8007c9e:	d102      	bne.n	8007ca6 <xQueueGenericSend+0xf2>
 8007ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d12f      	bne.n	8007d06 <xQueueGenericSend+0x152>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8007ca6:	6839      	ldr	r1, [r7, #0]
 8007ca8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007caa:	f000 fbda 	bl	8008462 <prvNotifyQueueSetContainer>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d028      	beq.n	8007d06 <xQueueGenericSend+0x152>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 8007cb4:	4b4a      	ldr	r3, [pc, #296]	; (8007de0 <xQueueGenericSend+0x22c>)
 8007cb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cba:	601a      	str	r2, [r3, #0]
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	f3bf 8f6f 	isb	sy
 8007cc4:	e01f      	b.n	8007d06 <xQueueGenericSend+0x152>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d010      	beq.n	8007cf0 <xQueueGenericSend+0x13c>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cd0:	3324      	adds	r3, #36	; 0x24
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	f001 f85e 	bl	8008d94 <xTaskRemoveFromEventList>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d013      	beq.n	8007d06 <xQueueGenericSend+0x152>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8007cde:	4b40      	ldr	r3, [pc, #256]	; (8007de0 <xQueueGenericSend+0x22c>)
 8007ce0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ce4:	601a      	str	r2, [r3, #0]
 8007ce6:	f3bf 8f4f 	dsb	sy
 8007cea:	f3bf 8f6f 	isb	sy
 8007cee:	e00a      	b.n	8007d06 <xQueueGenericSend+0x152>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8007cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d007      	beq.n	8007d06 <xQueueGenericSend+0x152>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8007cf6:	4b3a      	ldr	r3, [pc, #232]	; (8007de0 <xQueueGenericSend+0x22c>)
 8007cf8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cfc:	601a      	str	r2, [r3, #0]
 8007cfe:	f3bf 8f4f 	dsb	sy
 8007d02:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007d06:	f002 f8b7 	bl	8009e78 <vPortExitCritical>
				return pdPASS;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e063      	b.n	8007dd6 <xQueueGenericSend+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d103      	bne.n	8007d1c <xQueueGenericSend+0x168>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d14:	f002 f8b0 	bl	8009e78 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	e05c      	b.n	8007dd6 <xQueueGenericSend+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d106      	bne.n	8007d30 <xQueueGenericSend+0x17c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d22:	f107 0310 	add.w	r3, r7, #16
 8007d26:	4618      	mov	r0, r3
 8007d28:	f001 f896 	bl	8008e58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d30:	f002 f8a2 	bl	8009e78 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d34:	f000 fe14 	bl	8008960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d38:	f002 f870 	bl	8009e1c <vPortEnterCritical>
 8007d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d3e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007d42:	b25b      	sxtb	r3, r3
 8007d44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d48:	d103      	bne.n	8007d52 <xQueueGenericSend+0x19e>
 8007d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d58:	b25b      	sxtb	r3, r3
 8007d5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d5e:	d103      	bne.n	8007d68 <xQueueGenericSend+0x1b4>
 8007d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d62:	2200      	movs	r2, #0
 8007d64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007d68:	f002 f886 	bl	8009e78 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d6c:	1d3a      	adds	r2, r7, #4
 8007d6e:	f107 0310 	add.w	r3, r7, #16
 8007d72:	4611      	mov	r1, r2
 8007d74:	4618      	mov	r0, r3
 8007d76:	f001 f885 	bl	8008e84 <xTaskCheckForTimeOut>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d124      	bne.n	8007dca <xQueueGenericSend+0x216>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007d80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d82:	f000 fab7 	bl	80082f4 <prvIsQueueFull>
 8007d86:	4603      	mov	r3, r0
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d018      	beq.n	8007dbe <xQueueGenericSend+0x20a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d8e:	3310      	adds	r3, #16
 8007d90:	687a      	ldr	r2, [r7, #4]
 8007d92:	4611      	mov	r1, r2
 8007d94:	4618      	mov	r0, r3
 8007d96:	f000 ffaf 	bl	8008cf8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007d9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d9c:	f000 fa34 	bl	8008208 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007da0:	f000 fdec 	bl	800897c <xTaskResumeAll>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	f47f af5f 	bne.w	8007c6a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8007dac:	4b0c      	ldr	r3, [pc, #48]	; (8007de0 <xQueueGenericSend+0x22c>)
 8007dae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007db2:	601a      	str	r2, [r3, #0]
 8007db4:	f3bf 8f4f 	dsb	sy
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	e755      	b.n	8007c6a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007dbe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007dc0:	f000 fa22 	bl	8008208 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007dc4:	f000 fdda 	bl	800897c <xTaskResumeAll>
 8007dc8:	e74f      	b.n	8007c6a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007dca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007dcc:	f000 fa1c 	bl	8008208 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007dd0:	f000 fdd4 	bl	800897c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007dd4:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3738      	adds	r7, #56	; 0x38
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	e000ed04 	.word	0xe000ed04

08007de4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b08e      	sub	sp, #56	; 0x38
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
 8007df0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d109      	bne.n	8007e10 <xQueueGenericSendFromISR+0x2c>
 8007dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e00:	f383 8811 	msr	BASEPRI, r3
 8007e04:	f3bf 8f6f 	isb	sy
 8007e08:	f3bf 8f4f 	dsb	sy
 8007e0c:	627b      	str	r3, [r7, #36]	; 0x24
 8007e0e:	e7fe      	b.n	8007e0e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d103      	bne.n	8007e1e <xQueueGenericSendFromISR+0x3a>
 8007e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d101      	bne.n	8007e22 <xQueueGenericSendFromISR+0x3e>
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e000      	b.n	8007e24 <xQueueGenericSendFromISR+0x40>
 8007e22:	2300      	movs	r3, #0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d109      	bne.n	8007e3c <xQueueGenericSendFromISR+0x58>
 8007e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e2c:	f383 8811 	msr	BASEPRI, r3
 8007e30:	f3bf 8f6f 	isb	sy
 8007e34:	f3bf 8f4f 	dsb	sy
 8007e38:	623b      	str	r3, [r7, #32]
 8007e3a:	e7fe      	b.n	8007e3a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	2b02      	cmp	r3, #2
 8007e40:	d103      	bne.n	8007e4a <xQueueGenericSendFromISR+0x66>
 8007e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d101      	bne.n	8007e4e <xQueueGenericSendFromISR+0x6a>
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e000      	b.n	8007e50 <xQueueGenericSendFromISR+0x6c>
 8007e4e:	2300      	movs	r3, #0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d109      	bne.n	8007e68 <xQueueGenericSendFromISR+0x84>
 8007e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e58:	f383 8811 	msr	BASEPRI, r3
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	61fb      	str	r3, [r7, #28]
 8007e66:	e7fe      	b.n	8007e66 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007e68:	f002 f8b4 	bl	8009fd4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007e6c:	f3ef 8211 	mrs	r2, BASEPRI
 8007e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e74:	f383 8811 	msr	BASEPRI, r3
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	f3bf 8f4f 	dsb	sy
 8007e80:	61ba      	str	r2, [r7, #24]
 8007e82:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007e84:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007e86:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d302      	bcc.n	8007e9a <xQueueGenericSendFromISR+0xb6>
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	2b02      	cmp	r3, #2
 8007e98:	d13e      	bne.n	8007f18 <xQueueGenericSendFromISR+0x134>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007ea0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ea4:	683a      	ldr	r2, [r7, #0]
 8007ea6:	68b9      	ldr	r1, [r7, #8]
 8007ea8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007eaa:	f000 f91d 	bl	80080e8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007eae:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007eb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007eb6:	d124      	bne.n	8007f02 <xQueueGenericSendFromISR+0x11e>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8007eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d00d      	beq.n	8007edc <xQueueGenericSendFromISR+0xf8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8007ec0:	6839      	ldr	r1, [r7, #0]
 8007ec2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ec4:	f000 facd 	bl	8008462 <prvNotifyQueueSetContainer>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d021      	beq.n	8007f12 <xQueueGenericSendFromISR+0x12e>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d01e      	beq.n	8007f12 <xQueueGenericSendFromISR+0x12e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	601a      	str	r2, [r3, #0]
 8007eda:	e01a      	b.n	8007f12 <xQueueGenericSendFromISR+0x12e>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d016      	beq.n	8007f12 <xQueueGenericSendFromISR+0x12e>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ee6:	3324      	adds	r3, #36	; 0x24
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f000 ff53 	bl	8008d94 <xTaskRemoveFromEventList>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d00e      	beq.n	8007f12 <xQueueGenericSendFromISR+0x12e>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d00b      	beq.n	8007f12 <xQueueGenericSendFromISR+0x12e>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2201      	movs	r2, #1
 8007efe:	601a      	str	r2, [r3, #0]
 8007f00:	e007      	b.n	8007f12 <xQueueGenericSendFromISR+0x12e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f02:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f06:	3301      	adds	r3, #1
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	b25a      	sxtb	r2, r3
 8007f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007f12:	2301      	movs	r3, #1
 8007f14:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007f16:	e001      	b.n	8007f1c <xQueueGenericSendFromISR+0x138>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	637b      	str	r3, [r7, #52]	; 0x34
 8007f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f1e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3738      	adds	r7, #56	; 0x38
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b08c      	sub	sp, #48	; 0x30
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d109      	bne.n	8007f5e <xQueueReceive+0x2e>
	__asm volatile
 8007f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f4e:	f383 8811 	msr	BASEPRI, r3
 8007f52:	f3bf 8f6f 	isb	sy
 8007f56:	f3bf 8f4f 	dsb	sy
 8007f5a:	623b      	str	r3, [r7, #32]
 8007f5c:	e7fe      	b.n	8007f5c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d103      	bne.n	8007f6c <xQueueReceive+0x3c>
 8007f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d101      	bne.n	8007f70 <xQueueReceive+0x40>
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e000      	b.n	8007f72 <xQueueReceive+0x42>
 8007f70:	2300      	movs	r3, #0
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d109      	bne.n	8007f8a <xQueueReceive+0x5a>
 8007f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f7a:	f383 8811 	msr	BASEPRI, r3
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	61fb      	str	r3, [r7, #28]
 8007f88:	e7fe      	b.n	8007f88 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f8a:	f001 f8b9 	bl	8009100 <xTaskGetSchedulerState>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d102      	bne.n	8007f9a <xQueueReceive+0x6a>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d101      	bne.n	8007f9e <xQueueReceive+0x6e>
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	e000      	b.n	8007fa0 <xQueueReceive+0x70>
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d109      	bne.n	8007fb8 <xQueueReceive+0x88>
 8007fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fa8:	f383 8811 	msr	BASEPRI, r3
 8007fac:	f3bf 8f6f 	isb	sy
 8007fb0:	f3bf 8f4f 	dsb	sy
 8007fb4:	61bb      	str	r3, [r7, #24]
 8007fb6:	e7fe      	b.n	8007fb6 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007fb8:	f001 ff30 	bl	8009e1c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fc0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d01f      	beq.n	8008008 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007fc8:	68b9      	ldr	r1, [r7, #8]
 8007fca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007fcc:	f000 f8f6 	bl	80081bc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd2:	1e5a      	subs	r2, r3, #1
 8007fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fd6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fda:	691b      	ldr	r3, [r3, #16]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00f      	beq.n	8008000 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fe2:	3310      	adds	r3, #16
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f000 fed5 	bl	8008d94 <xTaskRemoveFromEventList>
 8007fea:	4603      	mov	r3, r0
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d007      	beq.n	8008000 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007ff0:	4b3c      	ldr	r3, [pc, #240]	; (80080e4 <xQueueReceive+0x1b4>)
 8007ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ff6:	601a      	str	r2, [r3, #0]
 8007ff8:	f3bf 8f4f 	dsb	sy
 8007ffc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008000:	f001 ff3a 	bl	8009e78 <vPortExitCritical>
				return pdPASS;
 8008004:	2301      	movs	r3, #1
 8008006:	e069      	b.n	80080dc <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d103      	bne.n	8008016 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800800e:	f001 ff33 	bl	8009e78 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008012:	2300      	movs	r3, #0
 8008014:	e062      	b.n	80080dc <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008018:	2b00      	cmp	r3, #0
 800801a:	d106      	bne.n	800802a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800801c:	f107 0310 	add.w	r3, r7, #16
 8008020:	4618      	mov	r0, r3
 8008022:	f000 ff19 	bl	8008e58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008026:	2301      	movs	r3, #1
 8008028:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800802a:	f001 ff25 	bl	8009e78 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800802e:	f000 fc97 	bl	8008960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008032:	f001 fef3 	bl	8009e1c <vPortEnterCritical>
 8008036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008038:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800803c:	b25b      	sxtb	r3, r3
 800803e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008042:	d103      	bne.n	800804c <xQueueReceive+0x11c>
 8008044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008046:	2200      	movs	r2, #0
 8008048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800804c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800804e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008052:	b25b      	sxtb	r3, r3
 8008054:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008058:	d103      	bne.n	8008062 <xQueueReceive+0x132>
 800805a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800805c:	2200      	movs	r2, #0
 800805e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008062:	f001 ff09 	bl	8009e78 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008066:	1d3a      	adds	r2, r7, #4
 8008068:	f107 0310 	add.w	r3, r7, #16
 800806c:	4611      	mov	r1, r2
 800806e:	4618      	mov	r0, r3
 8008070:	f000 ff08 	bl	8008e84 <xTaskCheckForTimeOut>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d123      	bne.n	80080c2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800807a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800807c:	f000 f924 	bl	80082c8 <prvIsQueueEmpty>
 8008080:	4603      	mov	r3, r0
 8008082:	2b00      	cmp	r3, #0
 8008084:	d017      	beq.n	80080b6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008088:	3324      	adds	r3, #36	; 0x24
 800808a:	687a      	ldr	r2, [r7, #4]
 800808c:	4611      	mov	r1, r2
 800808e:	4618      	mov	r0, r3
 8008090:	f000 fe32 	bl	8008cf8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008094:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008096:	f000 f8b7 	bl	8008208 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800809a:	f000 fc6f 	bl	800897c <xTaskResumeAll>
 800809e:	4603      	mov	r3, r0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d189      	bne.n	8007fb8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80080a4:	4b0f      	ldr	r3, [pc, #60]	; (80080e4 <xQueueReceive+0x1b4>)
 80080a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080aa:	601a      	str	r2, [r3, #0]
 80080ac:	f3bf 8f4f 	dsb	sy
 80080b0:	f3bf 8f6f 	isb	sy
 80080b4:	e780      	b.n	8007fb8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80080b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080b8:	f000 f8a6 	bl	8008208 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80080bc:	f000 fc5e 	bl	800897c <xTaskResumeAll>
 80080c0:	e77a      	b.n	8007fb8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80080c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080c4:	f000 f8a0 	bl	8008208 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80080c8:	f000 fc58 	bl	800897c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080ce:	f000 f8fb 	bl	80082c8 <prvIsQueueEmpty>
 80080d2:	4603      	mov	r3, r0
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	f43f af6f 	beq.w	8007fb8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80080da:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3730      	adds	r7, #48	; 0x30
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	e000ed04 	.word	0xe000ed04

080080e8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b086      	sub	sp, #24
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80080f4:	2300      	movs	r3, #0
 80080f6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080fc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008102:	2b00      	cmp	r3, #0
 8008104:	d10d      	bne.n	8008122 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d14d      	bne.n	80081aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	4618      	mov	r0, r3
 8008114:	f001 f812 	bl	800913c <xTaskPriorityDisinherit>
 8008118:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2200      	movs	r2, #0
 800811e:	609a      	str	r2, [r3, #8]
 8008120:	e043      	b.n	80081aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d119      	bne.n	800815c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	6858      	ldr	r0, [r3, #4]
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008130:	461a      	mov	r2, r3
 8008132:	68b9      	ldr	r1, [r7, #8]
 8008134:	f004 fe18 	bl	800cd68 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	685a      	ldr	r2, [r3, #4]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008140:	441a      	add	r2, r3
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	685a      	ldr	r2, [r3, #4]
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	429a      	cmp	r2, r3
 8008150:	d32b      	bcc.n	80081aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	605a      	str	r2, [r3, #4]
 800815a:	e026      	b.n	80081aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	68d8      	ldr	r0, [r3, #12]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008164:	461a      	mov	r2, r3
 8008166:	68b9      	ldr	r1, [r7, #8]
 8008168:	f004 fdfe 	bl	800cd68 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	68da      	ldr	r2, [r3, #12]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008174:	425b      	negs	r3, r3
 8008176:	441a      	add	r2, r3
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	68da      	ldr	r2, [r3, #12]
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	429a      	cmp	r2, r3
 8008186:	d207      	bcs.n	8008198 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	689a      	ldr	r2, [r3, #8]
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008190:	425b      	negs	r3, r3
 8008192:	441a      	add	r2, r3
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2b02      	cmp	r3, #2
 800819c:	d105      	bne.n	80081aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d002      	beq.n	80081aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80081a4:	693b      	ldr	r3, [r7, #16]
 80081a6:	3b01      	subs	r3, #1
 80081a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	1c5a      	adds	r2, r3, #1
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80081b2:	697b      	ldr	r3, [r7, #20]
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3718      	adds	r7, #24
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b082      	sub	sp, #8
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d018      	beq.n	8008200 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	68da      	ldr	r2, [r3, #12]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d6:	441a      	add	r2, r3
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	68da      	ldr	r2, [r3, #12]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d303      	bcc.n	80081f0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681a      	ldr	r2, [r3, #0]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	68d9      	ldr	r1, [r3, #12]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081f8:	461a      	mov	r2, r3
 80081fa:	6838      	ldr	r0, [r7, #0]
 80081fc:	f004 fdb4 	bl	800cd68 <memcpy>
	}
}
 8008200:	bf00      	nop
 8008202:	3708      	adds	r7, #8
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008210:	f001 fe04 	bl	8009e1c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800821a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800821c:	e01f      	b.n	800825e <prvUnlockQueue+0x56>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008222:	2b00      	cmp	r3, #0
 8008224:	d009      	beq.n	800823a <prvUnlockQueue+0x32>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 8008226:	2100      	movs	r1, #0
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 f91a 	bl	8008462 <prvNotifyQueueSetContainer>
 800822e:	4603      	mov	r3, r0
 8008230:	2b00      	cmp	r3, #0
 8008232:	d010      	beq.n	8008256 <prvUnlockQueue+0x4e>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8008234:	f000 fe86 	bl	8008f44 <vTaskMissedYield>
 8008238:	e00d      	b.n	8008256 <prvUnlockQueue+0x4e>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800823e:	2b00      	cmp	r3, #0
 8008240:	d012      	beq.n	8008268 <prvUnlockQueue+0x60>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	3324      	adds	r3, #36	; 0x24
 8008246:	4618      	mov	r0, r3
 8008248:	f000 fda4 	bl	8008d94 <xTaskRemoveFromEventList>
 800824c:	4603      	mov	r3, r0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d001      	beq.n	8008256 <prvUnlockQueue+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8008252:	f000 fe77 	bl	8008f44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008256:	7bfb      	ldrb	r3, [r7, #15]
 8008258:	3b01      	subs	r3, #1
 800825a:	b2db      	uxtb	r3, r3
 800825c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800825e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008262:	2b00      	cmp	r3, #0
 8008264:	dcdb      	bgt.n	800821e <prvUnlockQueue+0x16>
 8008266:	e000      	b.n	800826a <prvUnlockQueue+0x62>
						break;
 8008268:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	22ff      	movs	r2, #255	; 0xff
 800826e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008272:	f001 fe01 	bl	8009e78 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008276:	f001 fdd1 	bl	8009e1c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008280:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008282:	e011      	b.n	80082a8 <prvUnlockQueue+0xa0>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	691b      	ldr	r3, [r3, #16]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d012      	beq.n	80082b2 <prvUnlockQueue+0xaa>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	3310      	adds	r3, #16
 8008290:	4618      	mov	r0, r3
 8008292:	f000 fd7f 	bl	8008d94 <xTaskRemoveFromEventList>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d001      	beq.n	80082a0 <prvUnlockQueue+0x98>
				{
					vTaskMissedYield();
 800829c:	f000 fe52 	bl	8008f44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80082a0:	7bbb      	ldrb	r3, [r7, #14]
 80082a2:	3b01      	subs	r3, #1
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80082a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	dce9      	bgt.n	8008284 <prvUnlockQueue+0x7c>
 80082b0:	e000      	b.n	80082b4 <prvUnlockQueue+0xac>
			}
			else
			{
				break;
 80082b2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	22ff      	movs	r2, #255	; 0xff
 80082b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80082bc:	f001 fddc 	bl	8009e78 <vPortExitCritical>
}
 80082c0:	bf00      	nop
 80082c2:	3710      	adds	r7, #16
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bd80      	pop	{r7, pc}

080082c8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b084      	sub	sp, #16
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80082d0:	f001 fda4 	bl	8009e1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d102      	bne.n	80082e2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80082dc:	2301      	movs	r3, #1
 80082de:	60fb      	str	r3, [r7, #12]
 80082e0:	e001      	b.n	80082e6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80082e2:	2300      	movs	r3, #0
 80082e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80082e6:	f001 fdc7 	bl	8009e78 <vPortExitCritical>

	return xReturn;
 80082ea:	68fb      	ldr	r3, [r7, #12]
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3710      	adds	r7, #16
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}

080082f4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b084      	sub	sp, #16
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80082fc:	f001 fd8e 	bl	8009e1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008308:	429a      	cmp	r2, r3
 800830a:	d102      	bne.n	8008312 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800830c:	2301      	movs	r3, #1
 800830e:	60fb      	str	r3, [r7, #12]
 8008310:	e001      	b.n	8008316 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008312:	2300      	movs	r3, #0
 8008314:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008316:	f001 fdaf 	bl	8009e78 <vPortExitCritical>

	return xReturn;
 800831a:	68fb      	ldr	r3, [r7, #12]
}
 800831c:	4618      	mov	r0, r3
 800831e:	3710      	adds	r7, #16
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008324:	b480      	push	{r7}
 8008326:	b085      	sub	sp, #20
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
 800832c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800832e:	2300      	movs	r3, #0
 8008330:	60fb      	str	r3, [r7, #12]
 8008332:	e014      	b.n	800835e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008334:	4a0e      	ldr	r2, [pc, #56]	; (8008370 <vQueueAddToRegistry+0x4c>)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d10b      	bne.n	8008358 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008340:	490b      	ldr	r1, [pc, #44]	; (8008370 <vQueueAddToRegistry+0x4c>)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	683a      	ldr	r2, [r7, #0]
 8008346:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800834a:	4a09      	ldr	r2, [pc, #36]	; (8008370 <vQueueAddToRegistry+0x4c>)
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	00db      	lsls	r3, r3, #3
 8008350:	4413      	add	r3, r2
 8008352:	687a      	ldr	r2, [r7, #4]
 8008354:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008356:	e005      	b.n	8008364 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	3301      	adds	r3, #1
 800835c:	60fb      	str	r3, [r7, #12]
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2b07      	cmp	r3, #7
 8008362:	d9e7      	bls.n	8008334 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008364:	bf00      	nop
 8008366:	3714      	adds	r7, #20
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr
 8008370:	200158f8 	.word	0x200158f8

08008374 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008374:	b580      	push	{r7, lr}
 8008376:	b086      	sub	sp, #24
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008384:	f001 fd4a 	bl	8009e1c <vPortEnterCritical>
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800838e:	b25b      	sxtb	r3, r3
 8008390:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008394:	d103      	bne.n	800839e <vQueueWaitForMessageRestricted+0x2a>
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	2200      	movs	r2, #0
 800839a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083a4:	b25b      	sxtb	r3, r3
 80083a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083aa:	d103      	bne.n	80083b4 <vQueueWaitForMessageRestricted+0x40>
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083b4:	f001 fd60 	bl	8009e78 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d106      	bne.n	80083ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	3324      	adds	r3, #36	; 0x24
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	68b9      	ldr	r1, [r7, #8]
 80083c8:	4618      	mov	r0, r3
 80083ca:	f000 fcb9 	bl	8008d40 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80083ce:	6978      	ldr	r0, [r7, #20]
 80083d0:	f7ff ff1a 	bl	8008208 <prvUnlockQueue>
	}
 80083d4:	bf00      	nop
 80083d6:	3718      	adds	r7, #24
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}

080083dc <xQueueCreateSet>:
/*-----------------------------------------------------------*/

#if( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )
	{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
	QueueSetHandle_t pxQueue;

		pxQueue = xQueueGenericCreate( uxEventQueueLength, ( UBaseType_t ) sizeof( Queue_t * ), queueQUEUE_TYPE_SET );
 80083e4:	2200      	movs	r2, #0
 80083e6:	2104      	movs	r1, #4
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f7ff fb82 	bl	8007af2 <xQueueGenericCreate>
 80083ee:	60f8      	str	r0, [r7, #12]

		return pxQueue;
 80083f0:	68fb      	ldr	r3, [r7, #12]
	}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3710      	adds	r7, #16
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}

080083fa <xQueueAddToSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )
	{
 80083fa:	b580      	push	{r7, lr}
 80083fc:	b084      	sub	sp, #16
 80083fe:	af00      	add	r7, sp, #0
 8008400:	6078      	str	r0, [r7, #4]
 8008402:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8008404:	f001 fd0a 	bl	8009e1c <vPortEnterCritical>
		{
			if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800840c:	2b00      	cmp	r3, #0
 800840e:	d002      	beq.n	8008416 <xQueueAddToSet+0x1c>
			{
				/* Cannot add a queue/semaphore to more than one queue set. */
				xReturn = pdFAIL;
 8008410:	2300      	movs	r3, #0
 8008412:	60fb      	str	r3, [r7, #12]
 8008414:	e00b      	b.n	800842e <xQueueAddToSet+0x34>
			}
			else if( ( ( Queue_t * ) xQueueOrSemaphore )->uxMessagesWaiting != ( UBaseType_t ) 0 )
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800841a:	2b00      	cmp	r3, #0
 800841c:	d002      	beq.n	8008424 <xQueueAddToSet+0x2a>
			{
				/* Cannot add a queue/semaphore to a queue set if there are already
				items in the queue/semaphore. */
				xReturn = pdFAIL;
 800841e:	2300      	movs	r3, #0
 8008420:	60fb      	str	r3, [r7, #12]
 8008422:	e004      	b.n	800842e <xQueueAddToSet+0x34>
			}
			else
			{
				( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer = xQueueSet;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	683a      	ldr	r2, [r7, #0]
 8008428:	649a      	str	r2, [r3, #72]	; 0x48
				xReturn = pdPASS;
 800842a:	2301      	movs	r3, #1
 800842c:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800842e:	f001 fd23 	bl	8009e78 <vPortExitCritical>

		return xReturn;
 8008432:	68fb      	ldr	r3, [r7, #12]
	}
 8008434:	4618      	mov	r0, r3
 8008436:	3710      	adds	r7, #16
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <xQueueSelectFromSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )
	{
 800843c:	b580      	push	{r7, lr}
 800843e:	b084      	sub	sp, #16
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
 8008444:	6039      	str	r1, [r7, #0]
	QueueSetMemberHandle_t xReturn = NULL;
 8008446:	2300      	movs	r3, #0
 8008448:	60fb      	str	r3, [r7, #12]

		( void ) xQueueReceive( ( QueueHandle_t ) xQueueSet, &xReturn, xTicksToWait ); /*lint !e961 Casting from one typedef to another is not redundant. */
 800844a:	f107 030c 	add.w	r3, r7, #12
 800844e:	683a      	ldr	r2, [r7, #0]
 8008450:	4619      	mov	r1, r3
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7ff fd6c 	bl	8007f30 <xQueueReceive>
		return xReturn;
 8008458:	68fb      	ldr	r3, [r7, #12]
	}
 800845a:	4618      	mov	r0, r3
 800845c:	3710      	adds	r7, #16
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}

08008462 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 8008462:	b580      	push	{r7, lr}
 8008464:	b088      	sub	sp, #32
 8008466:	af00      	add	r7, sp, #0
 8008468:	6078      	str	r0, [r7, #4]
 800846a:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008470:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 8008472:	2300      	movs	r3, #0
 8008474:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d109      	bne.n	8008490 <prvNotifyQueueSetContainer+0x2e>
 800847c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008480:	f383 8811 	msr	BASEPRI, r3
 8008484:	f3bf 8f6f 	isb	sy
 8008488:	f3bf 8f4f 	dsb	sy
 800848c:	613b      	str	r3, [r7, #16]
 800848e:	e7fe      	b.n	800848e <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008494:	69bb      	ldr	r3, [r7, #24]
 8008496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008498:	429a      	cmp	r2, r3
 800849a:	d309      	bcc.n	80084b0 <prvNotifyQueueSetContainer+0x4e>
 800849c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084a0:	f383 8811 	msr	BASEPRI, r3
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	f3bf 8f4f 	dsb	sy
 80084ac:	60fb      	str	r3, [r7, #12]
 80084ae:	e7fe      	b.n	80084ae <prvNotifyQueueSetContainer+0x4c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 80084b0:	69bb      	ldr	r3, [r7, #24]
 80084b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d225      	bcs.n	8008508 <prvNotifyQueueSetContainer+0xa6>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 80084bc:	69bb      	ldr	r3, [r7, #24]
 80084be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80084c2:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 80084c4:	1d3b      	adds	r3, r7, #4
 80084c6:	683a      	ldr	r2, [r7, #0]
 80084c8:	4619      	mov	r1, r3
 80084ca:	69b8      	ldr	r0, [r7, #24]
 80084cc:	f7ff fe0c 	bl	80080e8 <prvCopyDataToQueue>
 80084d0:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 80084d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80084d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80084da:	d10e      	bne.n	80084fa <prvNotifyQueueSetContainer+0x98>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80084dc:	69bb      	ldr	r3, [r7, #24]
 80084de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d011      	beq.n	8008508 <prvNotifyQueueSetContainer+0xa6>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	3324      	adds	r3, #36	; 0x24
 80084e8:	4618      	mov	r0, r3
 80084ea:	f000 fc53 	bl	8008d94 <xTaskRemoveFromEventList>
 80084ee:	4603      	mov	r3, r0
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d009      	beq.n	8008508 <prvNotifyQueueSetContainer+0xa6>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 80084f4:	2301      	movs	r3, #1
 80084f6:	61fb      	str	r3, [r7, #28]
 80084f8:	e006      	b.n	8008508 <prvNotifyQueueSetContainer+0xa6>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80084fa:	7dfb      	ldrb	r3, [r7, #23]
 80084fc:	3301      	adds	r3, #1
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	b25a      	sxtb	r2, r3
 8008502:	69bb      	ldr	r3, [r7, #24]
 8008504:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008508:	69fb      	ldr	r3, [r7, #28]
	}
 800850a:	4618      	mov	r0, r3
 800850c:	3720      	adds	r7, #32
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}

08008512 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008512:	b580      	push	{r7, lr}
 8008514:	b08e      	sub	sp, #56	; 0x38
 8008516:	af04      	add	r7, sp, #16
 8008518:	60f8      	str	r0, [r7, #12]
 800851a:	60b9      	str	r1, [r7, #8]
 800851c:	607a      	str	r2, [r7, #4]
 800851e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008522:	2b00      	cmp	r3, #0
 8008524:	d109      	bne.n	800853a <xTaskCreateStatic+0x28>
 8008526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800852a:	f383 8811 	msr	BASEPRI, r3
 800852e:	f3bf 8f6f 	isb	sy
 8008532:	f3bf 8f4f 	dsb	sy
 8008536:	623b      	str	r3, [r7, #32]
 8008538:	e7fe      	b.n	8008538 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800853a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800853c:	2b00      	cmp	r3, #0
 800853e:	d109      	bne.n	8008554 <xTaskCreateStatic+0x42>
 8008540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	61fb      	str	r3, [r7, #28]
 8008552:	e7fe      	b.n	8008552 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008554:	2354      	movs	r3, #84	; 0x54
 8008556:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	2b54      	cmp	r3, #84	; 0x54
 800855c:	d009      	beq.n	8008572 <xTaskCreateStatic+0x60>
 800855e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008562:	f383 8811 	msr	BASEPRI, r3
 8008566:	f3bf 8f6f 	isb	sy
 800856a:	f3bf 8f4f 	dsb	sy
 800856e:	61bb      	str	r3, [r7, #24]
 8008570:	e7fe      	b.n	8008570 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008572:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008576:	2b00      	cmp	r3, #0
 8008578:	d01e      	beq.n	80085b8 <xTaskCreateStatic+0xa6>
 800857a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800857c:	2b00      	cmp	r3, #0
 800857e:	d01b      	beq.n	80085b8 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008582:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008586:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008588:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800858a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800858c:	2202      	movs	r2, #2
 800858e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008592:	2300      	movs	r3, #0
 8008594:	9303      	str	r3, [sp, #12]
 8008596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008598:	9302      	str	r3, [sp, #8]
 800859a:	f107 0314 	add.w	r3, r7, #20
 800859e:	9301      	str	r3, [sp, #4]
 80085a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085a2:	9300      	str	r3, [sp, #0]
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	68b9      	ldr	r1, [r7, #8]
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f000 f850 	bl	8008650 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80085b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80085b2:	f000 f8d3 	bl	800875c <prvAddNewTaskToReadyList>
 80085b6:	e001      	b.n	80085bc <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80085b8:	2300      	movs	r3, #0
 80085ba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80085bc:	697b      	ldr	r3, [r7, #20]
	}
 80085be:	4618      	mov	r0, r3
 80085c0:	3728      	adds	r7, #40	; 0x28
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b08c      	sub	sp, #48	; 0x30
 80085ca:	af04      	add	r7, sp, #16
 80085cc:	60f8      	str	r0, [r7, #12]
 80085ce:	60b9      	str	r1, [r7, #8]
 80085d0:	603b      	str	r3, [r7, #0]
 80085d2:	4613      	mov	r3, r2
 80085d4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80085d6:	88fb      	ldrh	r3, [r7, #6]
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	4618      	mov	r0, r3
 80085dc:	f001 fd38 	bl	800a050 <pvPortMalloc>
 80085e0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d00e      	beq.n	8008606 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80085e8:	2054      	movs	r0, #84	; 0x54
 80085ea:	f001 fd31 	bl	800a050 <pvPortMalloc>
 80085ee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80085f0:	69fb      	ldr	r3, [r7, #28]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d003      	beq.n	80085fe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80085f6:	69fb      	ldr	r3, [r7, #28]
 80085f8:	697a      	ldr	r2, [r7, #20]
 80085fa:	631a      	str	r2, [r3, #48]	; 0x30
 80085fc:	e005      	b.n	800860a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80085fe:	6978      	ldr	r0, [r7, #20]
 8008600:	f001 fde8 	bl	800a1d4 <vPortFree>
 8008604:	e001      	b.n	800860a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008606:	2300      	movs	r3, #0
 8008608:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d017      	beq.n	8008640 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	2200      	movs	r2, #0
 8008614:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008618:	88fa      	ldrh	r2, [r7, #6]
 800861a:	2300      	movs	r3, #0
 800861c:	9303      	str	r3, [sp, #12]
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	9302      	str	r3, [sp, #8]
 8008622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008624:	9301      	str	r3, [sp, #4]
 8008626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008628:	9300      	str	r3, [sp, #0]
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	68b9      	ldr	r1, [r7, #8]
 800862e:	68f8      	ldr	r0, [r7, #12]
 8008630:	f000 f80e 	bl	8008650 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008634:	69f8      	ldr	r0, [r7, #28]
 8008636:	f000 f891 	bl	800875c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800863a:	2301      	movs	r3, #1
 800863c:	61bb      	str	r3, [r7, #24]
 800863e:	e002      	b.n	8008646 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008640:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008644:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008646:	69bb      	ldr	r3, [r7, #24]
	}
 8008648:	4618      	mov	r0, r3
 800864a:	3720      	adds	r7, #32
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b088      	sub	sp, #32
 8008654:	af00      	add	r7, sp, #0
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	60b9      	str	r1, [r7, #8]
 800865a:	607a      	str	r2, [r7, #4]
 800865c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800865e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008660:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008668:	3b01      	subs	r3, #1
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	4413      	add	r3, r2
 800866e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008670:	69bb      	ldr	r3, [r7, #24]
 8008672:	f023 0307 	bic.w	r3, r3, #7
 8008676:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008678:	69bb      	ldr	r3, [r7, #24]
 800867a:	f003 0307 	and.w	r3, r3, #7
 800867e:	2b00      	cmp	r3, #0
 8008680:	d009      	beq.n	8008696 <prvInitialiseNewTask+0x46>
 8008682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008686:	f383 8811 	msr	BASEPRI, r3
 800868a:	f3bf 8f6f 	isb	sy
 800868e:	f3bf 8f4f 	dsb	sy
 8008692:	617b      	str	r3, [r7, #20]
 8008694:	e7fe      	b.n	8008694 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d01f      	beq.n	80086dc <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800869c:	2300      	movs	r3, #0
 800869e:	61fb      	str	r3, [r7, #28]
 80086a0:	e012      	b.n	80086c8 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80086a2:	68ba      	ldr	r2, [r7, #8]
 80086a4:	69fb      	ldr	r3, [r7, #28]
 80086a6:	4413      	add	r3, r2
 80086a8:	7819      	ldrb	r1, [r3, #0]
 80086aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	4413      	add	r3, r2
 80086b0:	3334      	adds	r3, #52	; 0x34
 80086b2:	460a      	mov	r2, r1
 80086b4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80086b6:	68ba      	ldr	r2, [r7, #8]
 80086b8:	69fb      	ldr	r3, [r7, #28]
 80086ba:	4413      	add	r3, r2
 80086bc:	781b      	ldrb	r3, [r3, #0]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d006      	beq.n	80086d0 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80086c2:	69fb      	ldr	r3, [r7, #28]
 80086c4:	3301      	adds	r3, #1
 80086c6:	61fb      	str	r3, [r7, #28]
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	2b0f      	cmp	r3, #15
 80086cc:	d9e9      	bls.n	80086a2 <prvInitialiseNewTask+0x52>
 80086ce:	e000      	b.n	80086d2 <prvInitialiseNewTask+0x82>
			{
				break;
 80086d0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80086d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80086da:	e003      	b.n	80086e4 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80086dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086de:	2200      	movs	r2, #0
 80086e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80086e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086e6:	2b06      	cmp	r3, #6
 80086e8:	d901      	bls.n	80086ee <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80086ea:	2306      	movs	r3, #6
 80086ec:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80086ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086f2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80086f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086f8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80086fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086fc:	2200      	movs	r2, #0
 80086fe:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008702:	3304      	adds	r3, #4
 8008704:	4618      	mov	r0, r3
 8008706:	f7ff f884 	bl	8007812 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800870a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800870c:	3318      	adds	r3, #24
 800870e:	4618      	mov	r0, r3
 8008710:	f7ff f87f 	bl	8007812 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008716:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008718:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800871a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800871c:	f1c3 0207 	rsb	r2, r3, #7
 8008720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008722:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008726:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008728:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800872a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800872c:	2200      	movs	r2, #0
 800872e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008732:	2200      	movs	r2, #0
 8008734:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008738:	683a      	ldr	r2, [r7, #0]
 800873a:	68f9      	ldr	r1, [r7, #12]
 800873c:	69b8      	ldr	r0, [r7, #24]
 800873e:	f001 fa47 	bl	8009bd0 <pxPortInitialiseStack>
 8008742:	4602      	mov	r2, r0
 8008744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008746:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800874a:	2b00      	cmp	r3, #0
 800874c:	d002      	beq.n	8008754 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800874e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008752:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008754:	bf00      	nop
 8008756:	3720      	adds	r7, #32
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}

0800875c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b082      	sub	sp, #8
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008764:	f001 fb5a 	bl	8009e1c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008768:	4b2a      	ldr	r3, [pc, #168]	; (8008814 <prvAddNewTaskToReadyList+0xb8>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	3301      	adds	r3, #1
 800876e:	4a29      	ldr	r2, [pc, #164]	; (8008814 <prvAddNewTaskToReadyList+0xb8>)
 8008770:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008772:	4b29      	ldr	r3, [pc, #164]	; (8008818 <prvAddNewTaskToReadyList+0xbc>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d109      	bne.n	800878e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800877a:	4a27      	ldr	r2, [pc, #156]	; (8008818 <prvAddNewTaskToReadyList+0xbc>)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008780:	4b24      	ldr	r3, [pc, #144]	; (8008814 <prvAddNewTaskToReadyList+0xb8>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d110      	bne.n	80087aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008788:	f000 fc00 	bl	8008f8c <prvInitialiseTaskLists>
 800878c:	e00d      	b.n	80087aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800878e:	4b23      	ldr	r3, [pc, #140]	; (800881c <prvAddNewTaskToReadyList+0xc0>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d109      	bne.n	80087aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008796:	4b20      	ldr	r3, [pc, #128]	; (8008818 <prvAddNewTaskToReadyList+0xbc>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d802      	bhi.n	80087aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80087a4:	4a1c      	ldr	r2, [pc, #112]	; (8008818 <prvAddNewTaskToReadyList+0xbc>)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80087aa:	4b1d      	ldr	r3, [pc, #116]	; (8008820 <prvAddNewTaskToReadyList+0xc4>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	3301      	adds	r3, #1
 80087b0:	4a1b      	ldr	r2, [pc, #108]	; (8008820 <prvAddNewTaskToReadyList+0xc4>)
 80087b2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087b8:	2201      	movs	r2, #1
 80087ba:	409a      	lsls	r2, r3
 80087bc:	4b19      	ldr	r3, [pc, #100]	; (8008824 <prvAddNewTaskToReadyList+0xc8>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4313      	orrs	r3, r2
 80087c2:	4a18      	ldr	r2, [pc, #96]	; (8008824 <prvAddNewTaskToReadyList+0xc8>)
 80087c4:	6013      	str	r3, [r2, #0]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ca:	4613      	mov	r3, r2
 80087cc:	009b      	lsls	r3, r3, #2
 80087ce:	4413      	add	r3, r2
 80087d0:	009b      	lsls	r3, r3, #2
 80087d2:	4a15      	ldr	r2, [pc, #84]	; (8008828 <prvAddNewTaskToReadyList+0xcc>)
 80087d4:	441a      	add	r2, r3
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	3304      	adds	r3, #4
 80087da:	4619      	mov	r1, r3
 80087dc:	4610      	mov	r0, r2
 80087de:	f7ff f825 	bl	800782c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80087e2:	f001 fb49 	bl	8009e78 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80087e6:	4b0d      	ldr	r3, [pc, #52]	; (800881c <prvAddNewTaskToReadyList+0xc0>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d00e      	beq.n	800880c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80087ee:	4b0a      	ldr	r3, [pc, #40]	; (8008818 <prvAddNewTaskToReadyList+0xbc>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087f8:	429a      	cmp	r2, r3
 80087fa:	d207      	bcs.n	800880c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80087fc:	4b0b      	ldr	r3, [pc, #44]	; (800882c <prvAddNewTaskToReadyList+0xd0>)
 80087fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008802:	601a      	str	r2, [r3, #0]
 8008804:	f3bf 8f4f 	dsb	sy
 8008808:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800880c:	bf00      	nop
 800880e:	3708      	adds	r7, #8
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}
 8008814:	20001044 	.word	0x20001044
 8008818:	20000f44 	.word	0x20000f44
 800881c:	20001050 	.word	0x20001050
 8008820:	20001060 	.word	0x20001060
 8008824:	2000104c 	.word	0x2000104c
 8008828:	20000f48 	.word	0x20000f48
 800882c:	e000ed04 	.word	0xe000ed04

08008830 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008838:	2300      	movs	r3, #0
 800883a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d016      	beq.n	8008870 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008842:	4b13      	ldr	r3, [pc, #76]	; (8008890 <vTaskDelay+0x60>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d009      	beq.n	800885e <vTaskDelay+0x2e>
 800884a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800884e:	f383 8811 	msr	BASEPRI, r3
 8008852:	f3bf 8f6f 	isb	sy
 8008856:	f3bf 8f4f 	dsb	sy
 800885a:	60bb      	str	r3, [r7, #8]
 800885c:	e7fe      	b.n	800885c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800885e:	f000 f87f 	bl	8008960 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008862:	2100      	movs	r1, #0
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 fdc3 	bl	80093f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800886a:	f000 f887 	bl	800897c <xTaskResumeAll>
 800886e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d107      	bne.n	8008886 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8008876:	4b07      	ldr	r3, [pc, #28]	; (8008894 <vTaskDelay+0x64>)
 8008878:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800887c:	601a      	str	r2, [r3, #0]
 800887e:	f3bf 8f4f 	dsb	sy
 8008882:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008886:	bf00      	nop
 8008888:	3710      	adds	r7, #16
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
 800888e:	bf00      	nop
 8008890:	2000106c 	.word	0x2000106c
 8008894:	e000ed04 	.word	0xe000ed04

08008898 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b08a      	sub	sp, #40	; 0x28
 800889c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800889e:	2300      	movs	r3, #0
 80088a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80088a2:	2300      	movs	r3, #0
 80088a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80088a6:	463a      	mov	r2, r7
 80088a8:	1d39      	adds	r1, r7, #4
 80088aa:	f107 0308 	add.w	r3, r7, #8
 80088ae:	4618      	mov	r0, r3
 80088b0:	f7f8 ffb4 	bl	800181c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80088b4:	6839      	ldr	r1, [r7, #0]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	68ba      	ldr	r2, [r7, #8]
 80088ba:	9202      	str	r2, [sp, #8]
 80088bc:	9301      	str	r3, [sp, #4]
 80088be:	2300      	movs	r3, #0
 80088c0:	9300      	str	r3, [sp, #0]
 80088c2:	2300      	movs	r3, #0
 80088c4:	460a      	mov	r2, r1
 80088c6:	4920      	ldr	r1, [pc, #128]	; (8008948 <vTaskStartScheduler+0xb0>)
 80088c8:	4820      	ldr	r0, [pc, #128]	; (800894c <vTaskStartScheduler+0xb4>)
 80088ca:	f7ff fe22 	bl	8008512 <xTaskCreateStatic>
 80088ce:	4602      	mov	r2, r0
 80088d0:	4b1f      	ldr	r3, [pc, #124]	; (8008950 <vTaskStartScheduler+0xb8>)
 80088d2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80088d4:	4b1e      	ldr	r3, [pc, #120]	; (8008950 <vTaskStartScheduler+0xb8>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d002      	beq.n	80088e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80088dc:	2301      	movs	r3, #1
 80088de:	617b      	str	r3, [r7, #20]
 80088e0:	e001      	b.n	80088e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80088e2:	2300      	movs	r3, #0
 80088e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d102      	bne.n	80088f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80088ec:	f000 fde6 	bl	80094bc <xTimerCreateTimerTask>
 80088f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d115      	bne.n	8008924 <vTaskStartScheduler+0x8c>
 80088f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088fc:	f383 8811 	msr	BASEPRI, r3
 8008900:	f3bf 8f6f 	isb	sy
 8008904:	f3bf 8f4f 	dsb	sy
 8008908:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800890a:	4b12      	ldr	r3, [pc, #72]	; (8008954 <vTaskStartScheduler+0xbc>)
 800890c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008910:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008912:	4b11      	ldr	r3, [pc, #68]	; (8008958 <vTaskStartScheduler+0xc0>)
 8008914:	2201      	movs	r2, #1
 8008916:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008918:	4b10      	ldr	r3, [pc, #64]	; (800895c <vTaskStartScheduler+0xc4>)
 800891a:	2200      	movs	r2, #0
 800891c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800891e:	f001 f9df 	bl	8009ce0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008922:	e00d      	b.n	8008940 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800892a:	d109      	bne.n	8008940 <vTaskStartScheduler+0xa8>
 800892c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008930:	f383 8811 	msr	BASEPRI, r3
 8008934:	f3bf 8f6f 	isb	sy
 8008938:	f3bf 8f4f 	dsb	sy
 800893c:	60fb      	str	r3, [r7, #12]
 800893e:	e7fe      	b.n	800893e <vTaskStartScheduler+0xa6>
}
 8008940:	bf00      	nop
 8008942:	3718      	adds	r7, #24
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}
 8008948:	0800db20 	.word	0x0800db20
 800894c:	08008f5d 	.word	0x08008f5d
 8008950:	20001068 	.word	0x20001068
 8008954:	20001064 	.word	0x20001064
 8008958:	20001050 	.word	0x20001050
 800895c:	20001048 	.word	0x20001048

08008960 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008960:	b480      	push	{r7}
 8008962:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008964:	4b04      	ldr	r3, [pc, #16]	; (8008978 <vTaskSuspendAll+0x18>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	3301      	adds	r3, #1
 800896a:	4a03      	ldr	r2, [pc, #12]	; (8008978 <vTaskSuspendAll+0x18>)
 800896c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800896e:	bf00      	nop
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr
 8008978:	2000106c 	.word	0x2000106c

0800897c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008982:	2300      	movs	r3, #0
 8008984:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008986:	2300      	movs	r3, #0
 8008988:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800898a:	4b41      	ldr	r3, [pc, #260]	; (8008a90 <xTaskResumeAll+0x114>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d109      	bne.n	80089a6 <xTaskResumeAll+0x2a>
 8008992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008996:	f383 8811 	msr	BASEPRI, r3
 800899a:	f3bf 8f6f 	isb	sy
 800899e:	f3bf 8f4f 	dsb	sy
 80089a2:	603b      	str	r3, [r7, #0]
 80089a4:	e7fe      	b.n	80089a4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80089a6:	f001 fa39 	bl	8009e1c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80089aa:	4b39      	ldr	r3, [pc, #228]	; (8008a90 <xTaskResumeAll+0x114>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	3b01      	subs	r3, #1
 80089b0:	4a37      	ldr	r2, [pc, #220]	; (8008a90 <xTaskResumeAll+0x114>)
 80089b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089b4:	4b36      	ldr	r3, [pc, #216]	; (8008a90 <xTaskResumeAll+0x114>)
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d161      	bne.n	8008a80 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80089bc:	4b35      	ldr	r3, [pc, #212]	; (8008a94 <xTaskResumeAll+0x118>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d05d      	beq.n	8008a80 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80089c4:	e02e      	b.n	8008a24 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089c6:	4b34      	ldr	r3, [pc, #208]	; (8008a98 <xTaskResumeAll+0x11c>)
 80089c8:	68db      	ldr	r3, [r3, #12]
 80089ca:	68db      	ldr	r3, [r3, #12]
 80089cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	3318      	adds	r3, #24
 80089d2:	4618      	mov	r0, r3
 80089d4:	f7fe ff87 	bl	80078e6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	3304      	adds	r3, #4
 80089dc:	4618      	mov	r0, r3
 80089de:	f7fe ff82 	bl	80078e6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089e6:	2201      	movs	r2, #1
 80089e8:	409a      	lsls	r2, r3
 80089ea:	4b2c      	ldr	r3, [pc, #176]	; (8008a9c <xTaskResumeAll+0x120>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4313      	orrs	r3, r2
 80089f0:	4a2a      	ldr	r2, [pc, #168]	; (8008a9c <xTaskResumeAll+0x120>)
 80089f2:	6013      	str	r3, [r2, #0]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089f8:	4613      	mov	r3, r2
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	4413      	add	r3, r2
 80089fe:	009b      	lsls	r3, r3, #2
 8008a00:	4a27      	ldr	r2, [pc, #156]	; (8008aa0 <xTaskResumeAll+0x124>)
 8008a02:	441a      	add	r2, r3
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	3304      	adds	r3, #4
 8008a08:	4619      	mov	r1, r3
 8008a0a:	4610      	mov	r0, r2
 8008a0c:	f7fe ff0e 	bl	800782c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a14:	4b23      	ldr	r3, [pc, #140]	; (8008aa4 <xTaskResumeAll+0x128>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	d302      	bcc.n	8008a24 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8008a1e:	4b22      	ldr	r3, [pc, #136]	; (8008aa8 <xTaskResumeAll+0x12c>)
 8008a20:	2201      	movs	r2, #1
 8008a22:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a24:	4b1c      	ldr	r3, [pc, #112]	; (8008a98 <xTaskResumeAll+0x11c>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d1cc      	bne.n	80089c6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d001      	beq.n	8008a36 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008a32:	f000 fb45 	bl	80090c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008a36:	4b1d      	ldr	r3, [pc, #116]	; (8008aac <xTaskResumeAll+0x130>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d010      	beq.n	8008a64 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008a42:	f000 f847 	bl	8008ad4 <xTaskIncrementTick>
 8008a46:	4603      	mov	r3, r0
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d002      	beq.n	8008a52 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8008a4c:	4b16      	ldr	r3, [pc, #88]	; (8008aa8 <xTaskResumeAll+0x12c>)
 8008a4e:	2201      	movs	r2, #1
 8008a50:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	3b01      	subs	r3, #1
 8008a56:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1f1      	bne.n	8008a42 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8008a5e:	4b13      	ldr	r3, [pc, #76]	; (8008aac <xTaskResumeAll+0x130>)
 8008a60:	2200      	movs	r2, #0
 8008a62:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008a64:	4b10      	ldr	r3, [pc, #64]	; (8008aa8 <xTaskResumeAll+0x12c>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d009      	beq.n	8008a80 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008a70:	4b0f      	ldr	r3, [pc, #60]	; (8008ab0 <xTaskResumeAll+0x134>)
 8008a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a76:	601a      	str	r2, [r3, #0]
 8008a78:	f3bf 8f4f 	dsb	sy
 8008a7c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a80:	f001 f9fa 	bl	8009e78 <vPortExitCritical>

	return xAlreadyYielded;
 8008a84:	68bb      	ldr	r3, [r7, #8]
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	3710      	adds	r7, #16
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	bf00      	nop
 8008a90:	2000106c 	.word	0x2000106c
 8008a94:	20001044 	.word	0x20001044
 8008a98:	20001004 	.word	0x20001004
 8008a9c:	2000104c 	.word	0x2000104c
 8008aa0:	20000f48 	.word	0x20000f48
 8008aa4:	20000f44 	.word	0x20000f44
 8008aa8:	20001058 	.word	0x20001058
 8008aac:	20001054 	.word	0x20001054
 8008ab0:	e000ed04 	.word	0xe000ed04

08008ab4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008aba:	4b05      	ldr	r3, [pc, #20]	; (8008ad0 <xTaskGetTickCount+0x1c>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008ac0:	687b      	ldr	r3, [r7, #4]
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	370c      	adds	r7, #12
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr
 8008ace:	bf00      	nop
 8008ad0:	20001048 	.word	0x20001048

08008ad4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b086      	sub	sp, #24
 8008ad8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008ada:	2300      	movs	r3, #0
 8008adc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ade:	4b4e      	ldr	r3, [pc, #312]	; (8008c18 <xTaskIncrementTick+0x144>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f040 8087 	bne.w	8008bf6 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008ae8:	4b4c      	ldr	r3, [pc, #304]	; (8008c1c <xTaskIncrementTick+0x148>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	3301      	adds	r3, #1
 8008aee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008af0:	4a4a      	ldr	r2, [pc, #296]	; (8008c1c <xTaskIncrementTick+0x148>)
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008af6:	693b      	ldr	r3, [r7, #16]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d11f      	bne.n	8008b3c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008afc:	4b48      	ldr	r3, [pc, #288]	; (8008c20 <xTaskIncrementTick+0x14c>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d009      	beq.n	8008b1a <xTaskIncrementTick+0x46>
 8008b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b0a:	f383 8811 	msr	BASEPRI, r3
 8008b0e:	f3bf 8f6f 	isb	sy
 8008b12:	f3bf 8f4f 	dsb	sy
 8008b16:	603b      	str	r3, [r7, #0]
 8008b18:	e7fe      	b.n	8008b18 <xTaskIncrementTick+0x44>
 8008b1a:	4b41      	ldr	r3, [pc, #260]	; (8008c20 <xTaskIncrementTick+0x14c>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	60fb      	str	r3, [r7, #12]
 8008b20:	4b40      	ldr	r3, [pc, #256]	; (8008c24 <xTaskIncrementTick+0x150>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4a3e      	ldr	r2, [pc, #248]	; (8008c20 <xTaskIncrementTick+0x14c>)
 8008b26:	6013      	str	r3, [r2, #0]
 8008b28:	4a3e      	ldr	r2, [pc, #248]	; (8008c24 <xTaskIncrementTick+0x150>)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6013      	str	r3, [r2, #0]
 8008b2e:	4b3e      	ldr	r3, [pc, #248]	; (8008c28 <xTaskIncrementTick+0x154>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	3301      	adds	r3, #1
 8008b34:	4a3c      	ldr	r2, [pc, #240]	; (8008c28 <xTaskIncrementTick+0x154>)
 8008b36:	6013      	str	r3, [r2, #0]
 8008b38:	f000 fac2 	bl	80090c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008b3c:	4b3b      	ldr	r3, [pc, #236]	; (8008c2c <xTaskIncrementTick+0x158>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	693a      	ldr	r2, [r7, #16]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d348      	bcc.n	8008bd8 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b46:	4b36      	ldr	r3, [pc, #216]	; (8008c20 <xTaskIncrementTick+0x14c>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d104      	bne.n	8008b5a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b50:	4b36      	ldr	r3, [pc, #216]	; (8008c2c <xTaskIncrementTick+0x158>)
 8008b52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b56:	601a      	str	r2, [r3, #0]
					break;
 8008b58:	e03e      	b.n	8008bd8 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b5a:	4b31      	ldr	r3, [pc, #196]	; (8008c20 <xTaskIncrementTick+0x14c>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008b6a:	693a      	ldr	r2, [r7, #16]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	429a      	cmp	r2, r3
 8008b70:	d203      	bcs.n	8008b7a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008b72:	4a2e      	ldr	r2, [pc, #184]	; (8008c2c <xTaskIncrementTick+0x158>)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008b78:	e02e      	b.n	8008bd8 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	3304      	adds	r3, #4
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7fe feb1 	bl	80078e6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d004      	beq.n	8008b96 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	3318      	adds	r3, #24
 8008b90:	4618      	mov	r0, r3
 8008b92:	f7fe fea8 	bl	80078e6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	409a      	lsls	r2, r3
 8008b9e:	4b24      	ldr	r3, [pc, #144]	; (8008c30 <xTaskIncrementTick+0x15c>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	4a22      	ldr	r2, [pc, #136]	; (8008c30 <xTaskIncrementTick+0x15c>)
 8008ba6:	6013      	str	r3, [r2, #0]
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bac:	4613      	mov	r3, r2
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	4413      	add	r3, r2
 8008bb2:	009b      	lsls	r3, r3, #2
 8008bb4:	4a1f      	ldr	r2, [pc, #124]	; (8008c34 <xTaskIncrementTick+0x160>)
 8008bb6:	441a      	add	r2, r3
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	3304      	adds	r3, #4
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	4610      	mov	r0, r2
 8008bc0:	f7fe fe34 	bl	800782c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bc8:	4b1b      	ldr	r3, [pc, #108]	; (8008c38 <xTaskIncrementTick+0x164>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d3b9      	bcc.n	8008b46 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008bd6:	e7b6      	b.n	8008b46 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008bd8:	4b17      	ldr	r3, [pc, #92]	; (8008c38 <xTaskIncrementTick+0x164>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bde:	4915      	ldr	r1, [pc, #84]	; (8008c34 <xTaskIncrementTick+0x160>)
 8008be0:	4613      	mov	r3, r2
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	4413      	add	r3, r2
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	440b      	add	r3, r1
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d907      	bls.n	8008c00 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	617b      	str	r3, [r7, #20]
 8008bf4:	e004      	b.n	8008c00 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008bf6:	4b11      	ldr	r3, [pc, #68]	; (8008c3c <xTaskIncrementTick+0x168>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	4a0f      	ldr	r2, [pc, #60]	; (8008c3c <xTaskIncrementTick+0x168>)
 8008bfe:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008c00:	4b0f      	ldr	r3, [pc, #60]	; (8008c40 <xTaskIncrementTick+0x16c>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d001      	beq.n	8008c0c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008c0c:	697b      	ldr	r3, [r7, #20]
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3718      	adds	r7, #24
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}
 8008c16:	bf00      	nop
 8008c18:	2000106c 	.word	0x2000106c
 8008c1c:	20001048 	.word	0x20001048
 8008c20:	20000ffc 	.word	0x20000ffc
 8008c24:	20001000 	.word	0x20001000
 8008c28:	2000105c 	.word	0x2000105c
 8008c2c:	20001064 	.word	0x20001064
 8008c30:	2000104c 	.word	0x2000104c
 8008c34:	20000f48 	.word	0x20000f48
 8008c38:	20000f44 	.word	0x20000f44
 8008c3c:	20001054 	.word	0x20001054
 8008c40:	20001058 	.word	0x20001058

08008c44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008c44:	b480      	push	{r7}
 8008c46:	b087      	sub	sp, #28
 8008c48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008c4a:	4b26      	ldr	r3, [pc, #152]	; (8008ce4 <vTaskSwitchContext+0xa0>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d003      	beq.n	8008c5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008c52:	4b25      	ldr	r3, [pc, #148]	; (8008ce8 <vTaskSwitchContext+0xa4>)
 8008c54:	2201      	movs	r2, #1
 8008c56:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008c58:	e03e      	b.n	8008cd8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8008c5a:	4b23      	ldr	r3, [pc, #140]	; (8008ce8 <vTaskSwitchContext+0xa4>)
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c60:	4b22      	ldr	r3, [pc, #136]	; (8008cec <vTaskSwitchContext+0xa8>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	fab3 f383 	clz	r3, r3
 8008c6c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008c6e:	7afb      	ldrb	r3, [r7, #11]
 8008c70:	f1c3 031f 	rsb	r3, r3, #31
 8008c74:	617b      	str	r3, [r7, #20]
 8008c76:	491e      	ldr	r1, [pc, #120]	; (8008cf0 <vTaskSwitchContext+0xac>)
 8008c78:	697a      	ldr	r2, [r7, #20]
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4413      	add	r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	440b      	add	r3, r1
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d109      	bne.n	8008c9e <vTaskSwitchContext+0x5a>
	__asm volatile
 8008c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c8e:	f383 8811 	msr	BASEPRI, r3
 8008c92:	f3bf 8f6f 	isb	sy
 8008c96:	f3bf 8f4f 	dsb	sy
 8008c9a:	607b      	str	r3, [r7, #4]
 8008c9c:	e7fe      	b.n	8008c9c <vTaskSwitchContext+0x58>
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	4613      	mov	r3, r2
 8008ca2:	009b      	lsls	r3, r3, #2
 8008ca4:	4413      	add	r3, r2
 8008ca6:	009b      	lsls	r3, r3, #2
 8008ca8:	4a11      	ldr	r2, [pc, #68]	; (8008cf0 <vTaskSwitchContext+0xac>)
 8008caa:	4413      	add	r3, r2
 8008cac:	613b      	str	r3, [r7, #16]
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	685a      	ldr	r2, [r3, #4]
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	605a      	str	r2, [r3, #4]
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	685a      	ldr	r2, [r3, #4]
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	3308      	adds	r3, #8
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d104      	bne.n	8008cce <vTaskSwitchContext+0x8a>
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	685a      	ldr	r2, [r3, #4]
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	605a      	str	r2, [r3, #4]
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	685b      	ldr	r3, [r3, #4]
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	4a07      	ldr	r2, [pc, #28]	; (8008cf4 <vTaskSwitchContext+0xb0>)
 8008cd6:	6013      	str	r3, [r2, #0]
}
 8008cd8:	bf00      	nop
 8008cda:	371c      	adds	r7, #28
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr
 8008ce4:	2000106c 	.word	0x2000106c
 8008ce8:	20001058 	.word	0x20001058
 8008cec:	2000104c 	.word	0x2000104c
 8008cf0:	20000f48 	.word	0x20000f48
 8008cf4:	20000f44 	.word	0x20000f44

08008cf8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d109      	bne.n	8008d1c <vTaskPlaceOnEventList+0x24>
 8008d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d0c:	f383 8811 	msr	BASEPRI, r3
 8008d10:	f3bf 8f6f 	isb	sy
 8008d14:	f3bf 8f4f 	dsb	sy
 8008d18:	60fb      	str	r3, [r7, #12]
 8008d1a:	e7fe      	b.n	8008d1a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d1c:	4b07      	ldr	r3, [pc, #28]	; (8008d3c <vTaskPlaceOnEventList+0x44>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	3318      	adds	r3, #24
 8008d22:	4619      	mov	r1, r3
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f7fe fda5 	bl	8007874 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008d2a:	2101      	movs	r1, #1
 8008d2c:	6838      	ldr	r0, [r7, #0]
 8008d2e:	f000 fb5f 	bl	80093f0 <prvAddCurrentTaskToDelayedList>
}
 8008d32:	bf00      	nop
 8008d34:	3710      	adds	r7, #16
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}
 8008d3a:	bf00      	nop
 8008d3c:	20000f44 	.word	0x20000f44

08008d40 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	60f8      	str	r0, [r7, #12]
 8008d48:	60b9      	str	r1, [r7, #8]
 8008d4a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d109      	bne.n	8008d66 <vTaskPlaceOnEventListRestricted+0x26>
 8008d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d56:	f383 8811 	msr	BASEPRI, r3
 8008d5a:	f3bf 8f6f 	isb	sy
 8008d5e:	f3bf 8f4f 	dsb	sy
 8008d62:	617b      	str	r3, [r7, #20]
 8008d64:	e7fe      	b.n	8008d64 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d66:	4b0a      	ldr	r3, [pc, #40]	; (8008d90 <vTaskPlaceOnEventListRestricted+0x50>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	3318      	adds	r3, #24
 8008d6c:	4619      	mov	r1, r3
 8008d6e:	68f8      	ldr	r0, [r7, #12]
 8008d70:	f7fe fd5c 	bl	800782c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d002      	beq.n	8008d80 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8008d7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008d7e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008d80:	6879      	ldr	r1, [r7, #4]
 8008d82:	68b8      	ldr	r0, [r7, #8]
 8008d84:	f000 fb34 	bl	80093f0 <prvAddCurrentTaskToDelayedList>
	}
 8008d88:	bf00      	nop
 8008d8a:	3718      	adds	r7, #24
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}
 8008d90:	20000f44 	.word	0x20000f44

08008d94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b086      	sub	sp, #24
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	68db      	ldr	r3, [r3, #12]
 8008da0:	68db      	ldr	r3, [r3, #12]
 8008da2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d109      	bne.n	8008dbe <xTaskRemoveFromEventList+0x2a>
 8008daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dae:	f383 8811 	msr	BASEPRI, r3
 8008db2:	f3bf 8f6f 	isb	sy
 8008db6:	f3bf 8f4f 	dsb	sy
 8008dba:	60fb      	str	r3, [r7, #12]
 8008dbc:	e7fe      	b.n	8008dbc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	3318      	adds	r3, #24
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f7fe fd8f 	bl	80078e6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008dc8:	4b1d      	ldr	r3, [pc, #116]	; (8008e40 <xTaskRemoveFromEventList+0xac>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d11c      	bne.n	8008e0a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	3304      	adds	r3, #4
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f7fe fd86 	bl	80078e6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dde:	2201      	movs	r2, #1
 8008de0:	409a      	lsls	r2, r3
 8008de2:	4b18      	ldr	r3, [pc, #96]	; (8008e44 <xTaskRemoveFromEventList+0xb0>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	4a16      	ldr	r2, [pc, #88]	; (8008e44 <xTaskRemoveFromEventList+0xb0>)
 8008dea:	6013      	str	r3, [r2, #0]
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008df0:	4613      	mov	r3, r2
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	4413      	add	r3, r2
 8008df6:	009b      	lsls	r3, r3, #2
 8008df8:	4a13      	ldr	r2, [pc, #76]	; (8008e48 <xTaskRemoveFromEventList+0xb4>)
 8008dfa:	441a      	add	r2, r3
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	3304      	adds	r3, #4
 8008e00:	4619      	mov	r1, r3
 8008e02:	4610      	mov	r0, r2
 8008e04:	f7fe fd12 	bl	800782c <vListInsertEnd>
 8008e08:	e005      	b.n	8008e16 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	3318      	adds	r3, #24
 8008e0e:	4619      	mov	r1, r3
 8008e10:	480e      	ldr	r0, [pc, #56]	; (8008e4c <xTaskRemoveFromEventList+0xb8>)
 8008e12:	f7fe fd0b 	bl	800782c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008e16:	693b      	ldr	r3, [r7, #16]
 8008e18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e1a:	4b0d      	ldr	r3, [pc, #52]	; (8008e50 <xTaskRemoveFromEventList+0xbc>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d905      	bls.n	8008e30 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008e24:	2301      	movs	r3, #1
 8008e26:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008e28:	4b0a      	ldr	r3, [pc, #40]	; (8008e54 <xTaskRemoveFromEventList+0xc0>)
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	601a      	str	r2, [r3, #0]
 8008e2e:	e001      	b.n	8008e34 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8008e30:	2300      	movs	r3, #0
 8008e32:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008e34:	697b      	ldr	r3, [r7, #20]
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3718      	adds	r7, #24
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
 8008e3e:	bf00      	nop
 8008e40:	2000106c 	.word	0x2000106c
 8008e44:	2000104c 	.word	0x2000104c
 8008e48:	20000f48 	.word	0x20000f48
 8008e4c:	20001004 	.word	0x20001004
 8008e50:	20000f44 	.word	0x20000f44
 8008e54:	20001058 	.word	0x20001058

08008e58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b083      	sub	sp, #12
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008e60:	4b06      	ldr	r3, [pc, #24]	; (8008e7c <vTaskInternalSetTimeOutState+0x24>)
 8008e62:	681a      	ldr	r2, [r3, #0]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008e68:	4b05      	ldr	r3, [pc, #20]	; (8008e80 <vTaskInternalSetTimeOutState+0x28>)
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	605a      	str	r2, [r3, #4]
}
 8008e70:	bf00      	nop
 8008e72:	370c      	adds	r7, #12
 8008e74:	46bd      	mov	sp, r7
 8008e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7a:	4770      	bx	lr
 8008e7c:	2000105c 	.word	0x2000105c
 8008e80:	20001048 	.word	0x20001048

08008e84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b088      	sub	sp, #32
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
 8008e8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d109      	bne.n	8008ea8 <xTaskCheckForTimeOut+0x24>
 8008e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e98:	f383 8811 	msr	BASEPRI, r3
 8008e9c:	f3bf 8f6f 	isb	sy
 8008ea0:	f3bf 8f4f 	dsb	sy
 8008ea4:	613b      	str	r3, [r7, #16]
 8008ea6:	e7fe      	b.n	8008ea6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d109      	bne.n	8008ec2 <xTaskCheckForTimeOut+0x3e>
 8008eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eb2:	f383 8811 	msr	BASEPRI, r3
 8008eb6:	f3bf 8f6f 	isb	sy
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	60fb      	str	r3, [r7, #12]
 8008ec0:	e7fe      	b.n	8008ec0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8008ec2:	f000 ffab 	bl	8009e1c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008ec6:	4b1d      	ldr	r3, [pc, #116]	; (8008f3c <xTaskCheckForTimeOut+0xb8>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	685b      	ldr	r3, [r3, #4]
 8008ed0:	69ba      	ldr	r2, [r7, #24]
 8008ed2:	1ad3      	subs	r3, r2, r3
 8008ed4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ede:	d102      	bne.n	8008ee6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	61fb      	str	r3, [r7, #28]
 8008ee4:	e023      	b.n	8008f2e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	4b15      	ldr	r3, [pc, #84]	; (8008f40 <xTaskCheckForTimeOut+0xbc>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	d007      	beq.n	8008f02 <xTaskCheckForTimeOut+0x7e>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	69ba      	ldr	r2, [r7, #24]
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	d302      	bcc.n	8008f02 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008efc:	2301      	movs	r3, #1
 8008efe:	61fb      	str	r3, [r7, #28]
 8008f00:	e015      	b.n	8008f2e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	697a      	ldr	r2, [r7, #20]
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d20b      	bcs.n	8008f24 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	681a      	ldr	r2, [r3, #0]
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	1ad2      	subs	r2, r2, r3
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f7ff ff9d 	bl	8008e58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008f1e:	2300      	movs	r3, #0
 8008f20:	61fb      	str	r3, [r7, #28]
 8008f22:	e004      	b.n	8008f2e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	2200      	movs	r2, #0
 8008f28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008f2e:	f000 ffa3 	bl	8009e78 <vPortExitCritical>

	return xReturn;
 8008f32:	69fb      	ldr	r3, [r7, #28]
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3720      	adds	r7, #32
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}
 8008f3c:	20001048 	.word	0x20001048
 8008f40:	2000105c 	.word	0x2000105c

08008f44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008f44:	b480      	push	{r7}
 8008f46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008f48:	4b03      	ldr	r3, [pc, #12]	; (8008f58 <vTaskMissedYield+0x14>)
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	601a      	str	r2, [r3, #0]
}
 8008f4e:	bf00      	nop
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr
 8008f58:	20001058 	.word	0x20001058

08008f5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b082      	sub	sp, #8
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008f64:	f000 f852 	bl	800900c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008f68:	4b06      	ldr	r3, [pc, #24]	; (8008f84 <prvIdleTask+0x28>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d9f9      	bls.n	8008f64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008f70:	4b05      	ldr	r3, [pc, #20]	; (8008f88 <prvIdleTask+0x2c>)
 8008f72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f76:	601a      	str	r2, [r3, #0]
 8008f78:	f3bf 8f4f 	dsb	sy
 8008f7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008f80:	e7f0      	b.n	8008f64 <prvIdleTask+0x8>
 8008f82:	bf00      	nop
 8008f84:	20000f48 	.word	0x20000f48
 8008f88:	e000ed04 	.word	0xe000ed04

08008f8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b082      	sub	sp, #8
 8008f90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f92:	2300      	movs	r3, #0
 8008f94:	607b      	str	r3, [r7, #4]
 8008f96:	e00c      	b.n	8008fb2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f98:	687a      	ldr	r2, [r7, #4]
 8008f9a:	4613      	mov	r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	4413      	add	r3, r2
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	4a12      	ldr	r2, [pc, #72]	; (8008fec <prvInitialiseTaskLists+0x60>)
 8008fa4:	4413      	add	r3, r2
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f7fe fc13 	bl	80077d2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	3301      	adds	r3, #1
 8008fb0:	607b      	str	r3, [r7, #4]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2b06      	cmp	r3, #6
 8008fb6:	d9ef      	bls.n	8008f98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008fb8:	480d      	ldr	r0, [pc, #52]	; (8008ff0 <prvInitialiseTaskLists+0x64>)
 8008fba:	f7fe fc0a 	bl	80077d2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008fbe:	480d      	ldr	r0, [pc, #52]	; (8008ff4 <prvInitialiseTaskLists+0x68>)
 8008fc0:	f7fe fc07 	bl	80077d2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008fc4:	480c      	ldr	r0, [pc, #48]	; (8008ff8 <prvInitialiseTaskLists+0x6c>)
 8008fc6:	f7fe fc04 	bl	80077d2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008fca:	480c      	ldr	r0, [pc, #48]	; (8008ffc <prvInitialiseTaskLists+0x70>)
 8008fcc:	f7fe fc01 	bl	80077d2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008fd0:	480b      	ldr	r0, [pc, #44]	; (8009000 <prvInitialiseTaskLists+0x74>)
 8008fd2:	f7fe fbfe 	bl	80077d2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008fd6:	4b0b      	ldr	r3, [pc, #44]	; (8009004 <prvInitialiseTaskLists+0x78>)
 8008fd8:	4a05      	ldr	r2, [pc, #20]	; (8008ff0 <prvInitialiseTaskLists+0x64>)
 8008fda:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008fdc:	4b0a      	ldr	r3, [pc, #40]	; (8009008 <prvInitialiseTaskLists+0x7c>)
 8008fde:	4a05      	ldr	r2, [pc, #20]	; (8008ff4 <prvInitialiseTaskLists+0x68>)
 8008fe0:	601a      	str	r2, [r3, #0]
}
 8008fe2:	bf00      	nop
 8008fe4:	3708      	adds	r7, #8
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}
 8008fea:	bf00      	nop
 8008fec:	20000f48 	.word	0x20000f48
 8008ff0:	20000fd4 	.word	0x20000fd4
 8008ff4:	20000fe8 	.word	0x20000fe8
 8008ff8:	20001004 	.word	0x20001004
 8008ffc:	20001018 	.word	0x20001018
 8009000:	20001030 	.word	0x20001030
 8009004:	20000ffc 	.word	0x20000ffc
 8009008:	20001000 	.word	0x20001000

0800900c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b082      	sub	sp, #8
 8009010:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009012:	e019      	b.n	8009048 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009014:	f000 ff02 	bl	8009e1c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009018:	4b0f      	ldr	r3, [pc, #60]	; (8009058 <prvCheckTasksWaitingTermination+0x4c>)
 800901a:	68db      	ldr	r3, [r3, #12]
 800901c:	68db      	ldr	r3, [r3, #12]
 800901e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	3304      	adds	r3, #4
 8009024:	4618      	mov	r0, r3
 8009026:	f7fe fc5e 	bl	80078e6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800902a:	4b0c      	ldr	r3, [pc, #48]	; (800905c <prvCheckTasksWaitingTermination+0x50>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	3b01      	subs	r3, #1
 8009030:	4a0a      	ldr	r2, [pc, #40]	; (800905c <prvCheckTasksWaitingTermination+0x50>)
 8009032:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009034:	4b0a      	ldr	r3, [pc, #40]	; (8009060 <prvCheckTasksWaitingTermination+0x54>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	3b01      	subs	r3, #1
 800903a:	4a09      	ldr	r2, [pc, #36]	; (8009060 <prvCheckTasksWaitingTermination+0x54>)
 800903c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800903e:	f000 ff1b 	bl	8009e78 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f000 f80e 	bl	8009064 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009048:	4b05      	ldr	r3, [pc, #20]	; (8009060 <prvCheckTasksWaitingTermination+0x54>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d1e1      	bne.n	8009014 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009050:	bf00      	nop
 8009052:	3708      	adds	r7, #8
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}
 8009058:	20001018 	.word	0x20001018
 800905c:	20001044 	.word	0x20001044
 8009060:	2000102c 	.word	0x2000102c

08009064 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009064:	b580      	push	{r7, lr}
 8009066:	b084      	sub	sp, #16
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009072:	2b00      	cmp	r3, #0
 8009074:	d108      	bne.n	8009088 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800907a:	4618      	mov	r0, r3
 800907c:	f001 f8aa 	bl	800a1d4 <vPortFree>
				vPortFree( pxTCB );
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f001 f8a7 	bl	800a1d4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009086:	e017      	b.n	80090b8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800908e:	2b01      	cmp	r3, #1
 8009090:	d103      	bne.n	800909a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f001 f89e 	bl	800a1d4 <vPortFree>
	}
 8009098:	e00e      	b.n	80090b8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80090a0:	2b02      	cmp	r3, #2
 80090a2:	d009      	beq.n	80090b8 <prvDeleteTCB+0x54>
 80090a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a8:	f383 8811 	msr	BASEPRI, r3
 80090ac:	f3bf 8f6f 	isb	sy
 80090b0:	f3bf 8f4f 	dsb	sy
 80090b4:	60fb      	str	r3, [r7, #12]
 80090b6:	e7fe      	b.n	80090b6 <prvDeleteTCB+0x52>
	}
 80090b8:	bf00      	nop
 80090ba:	3710      	adds	r7, #16
 80090bc:	46bd      	mov	sp, r7
 80090be:	bd80      	pop	{r7, pc}

080090c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090c6:	4b0c      	ldr	r3, [pc, #48]	; (80090f8 <prvResetNextTaskUnblockTime+0x38>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d104      	bne.n	80090da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80090d0:	4b0a      	ldr	r3, [pc, #40]	; (80090fc <prvResetNextTaskUnblockTime+0x3c>)
 80090d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80090d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80090d8:	e008      	b.n	80090ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090da:	4b07      	ldr	r3, [pc, #28]	; (80090f8 <prvResetNextTaskUnblockTime+0x38>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	68db      	ldr	r3, [r3, #12]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	4a04      	ldr	r2, [pc, #16]	; (80090fc <prvResetNextTaskUnblockTime+0x3c>)
 80090ea:	6013      	str	r3, [r2, #0]
}
 80090ec:	bf00      	nop
 80090ee:	370c      	adds	r7, #12
 80090f0:	46bd      	mov	sp, r7
 80090f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f6:	4770      	bx	lr
 80090f8:	20000ffc 	.word	0x20000ffc
 80090fc:	20001064 	.word	0x20001064

08009100 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009100:	b480      	push	{r7}
 8009102:	b083      	sub	sp, #12
 8009104:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009106:	4b0b      	ldr	r3, [pc, #44]	; (8009134 <xTaskGetSchedulerState+0x34>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d102      	bne.n	8009114 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800910e:	2301      	movs	r3, #1
 8009110:	607b      	str	r3, [r7, #4]
 8009112:	e008      	b.n	8009126 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009114:	4b08      	ldr	r3, [pc, #32]	; (8009138 <xTaskGetSchedulerState+0x38>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d102      	bne.n	8009122 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800911c:	2302      	movs	r3, #2
 800911e:	607b      	str	r3, [r7, #4]
 8009120:	e001      	b.n	8009126 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009122:	2300      	movs	r3, #0
 8009124:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009126:	687b      	ldr	r3, [r7, #4]
	}
 8009128:	4618      	mov	r0, r3
 800912a:	370c      	adds	r7, #12
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr
 8009134:	20001050 	.word	0x20001050
 8009138:	2000106c 	.word	0x2000106c

0800913c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800913c:	b580      	push	{r7, lr}
 800913e:	b086      	sub	sp, #24
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009148:	2300      	movs	r3, #0
 800914a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d06c      	beq.n	800922c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009152:	4b39      	ldr	r3, [pc, #228]	; (8009238 <xTaskPriorityDisinherit+0xfc>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	693a      	ldr	r2, [r7, #16]
 8009158:	429a      	cmp	r2, r3
 800915a:	d009      	beq.n	8009170 <xTaskPriorityDisinherit+0x34>
 800915c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009160:	f383 8811 	msr	BASEPRI, r3
 8009164:	f3bf 8f6f 	isb	sy
 8009168:	f3bf 8f4f 	dsb	sy
 800916c:	60fb      	str	r3, [r7, #12]
 800916e:	e7fe      	b.n	800916e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009174:	2b00      	cmp	r3, #0
 8009176:	d109      	bne.n	800918c <xTaskPriorityDisinherit+0x50>
 8009178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800917c:	f383 8811 	msr	BASEPRI, r3
 8009180:	f3bf 8f6f 	isb	sy
 8009184:	f3bf 8f4f 	dsb	sy
 8009188:	60bb      	str	r3, [r7, #8]
 800918a:	e7fe      	b.n	800918a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009190:	1e5a      	subs	r2, r3, #1
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800919e:	429a      	cmp	r2, r3
 80091a0:	d044      	beq.n	800922c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d140      	bne.n	800922c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	3304      	adds	r3, #4
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7fe fb99 	bl	80078e6 <uxListRemove>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d115      	bne.n	80091e6 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091be:	491f      	ldr	r1, [pc, #124]	; (800923c <xTaskPriorityDisinherit+0x100>)
 80091c0:	4613      	mov	r3, r2
 80091c2:	009b      	lsls	r3, r3, #2
 80091c4:	4413      	add	r3, r2
 80091c6:	009b      	lsls	r3, r3, #2
 80091c8:	440b      	add	r3, r1
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d10a      	bne.n	80091e6 <xTaskPriorityDisinherit+0xaa>
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091d4:	2201      	movs	r2, #1
 80091d6:	fa02 f303 	lsl.w	r3, r2, r3
 80091da:	43da      	mvns	r2, r3
 80091dc:	4b18      	ldr	r3, [pc, #96]	; (8009240 <xTaskPriorityDisinherit+0x104>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4013      	ands	r3, r2
 80091e2:	4a17      	ldr	r2, [pc, #92]	; (8009240 <xTaskPriorityDisinherit+0x104>)
 80091e4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091f2:	f1c3 0207 	rsb	r2, r3, #7
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091fe:	2201      	movs	r2, #1
 8009200:	409a      	lsls	r2, r3
 8009202:	4b0f      	ldr	r3, [pc, #60]	; (8009240 <xTaskPriorityDisinherit+0x104>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	4313      	orrs	r3, r2
 8009208:	4a0d      	ldr	r2, [pc, #52]	; (8009240 <xTaskPriorityDisinherit+0x104>)
 800920a:	6013      	str	r3, [r2, #0]
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009210:	4613      	mov	r3, r2
 8009212:	009b      	lsls	r3, r3, #2
 8009214:	4413      	add	r3, r2
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	4a08      	ldr	r2, [pc, #32]	; (800923c <xTaskPriorityDisinherit+0x100>)
 800921a:	441a      	add	r2, r3
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	3304      	adds	r3, #4
 8009220:	4619      	mov	r1, r3
 8009222:	4610      	mov	r0, r2
 8009224:	f7fe fb02 	bl	800782c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009228:	2301      	movs	r3, #1
 800922a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800922c:	697b      	ldr	r3, [r7, #20]
	}
 800922e:	4618      	mov	r0, r3
 8009230:	3718      	adds	r7, #24
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop
 8009238:	20000f44 	.word	0x20000f44
 800923c:	20000f48 	.word	0x20000f48
 8009240:	2000104c 	.word	0x2000104c

08009244 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
 800924c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800924e:	f000 fde5 	bl	8009e1c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8009252:	4b1e      	ldr	r3, [pc, #120]	; (80092cc <ulTaskNotifyTake+0x88>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009258:	2b00      	cmp	r3, #0
 800925a:	d113      	bne.n	8009284 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800925c:	4b1b      	ldr	r3, [pc, #108]	; (80092cc <ulTaskNotifyTake+0x88>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	2201      	movs	r2, #1
 8009262:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d00b      	beq.n	8009284 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800926c:	2101      	movs	r1, #1
 800926e:	6838      	ldr	r0, [r7, #0]
 8009270:	f000 f8be 	bl	80093f0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8009274:	4b16      	ldr	r3, [pc, #88]	; (80092d0 <ulTaskNotifyTake+0x8c>)
 8009276:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800927a:	601a      	str	r2, [r3, #0]
 800927c:	f3bf 8f4f 	dsb	sy
 8009280:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009284:	f000 fdf8 	bl	8009e78 <vPortExitCritical>

		taskENTER_CRITICAL();
 8009288:	f000 fdc8 	bl	8009e1c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800928c:	4b0f      	ldr	r3, [pc, #60]	; (80092cc <ulTaskNotifyTake+0x88>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009292:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d00c      	beq.n	80092b4 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d004      	beq.n	80092aa <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80092a0:	4b0a      	ldr	r3, [pc, #40]	; (80092cc <ulTaskNotifyTake+0x88>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	2200      	movs	r2, #0
 80092a6:	64da      	str	r2, [r3, #76]	; 0x4c
 80092a8:	e004      	b.n	80092b4 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80092aa:	4b08      	ldr	r3, [pc, #32]	; (80092cc <ulTaskNotifyTake+0x88>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	68fa      	ldr	r2, [r7, #12]
 80092b0:	3a01      	subs	r2, #1
 80092b2:	64da      	str	r2, [r3, #76]	; 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80092b4:	4b05      	ldr	r3, [pc, #20]	; (80092cc <ulTaskNotifyTake+0x88>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	2200      	movs	r2, #0
 80092ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 80092be:	f000 fddb 	bl	8009e78 <vPortExitCritical>

		return ulReturn;
 80092c2:	68fb      	ldr	r3, [r7, #12]
	}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3710      	adds	r7, #16
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}
 80092cc:	20000f44 	.word	0x20000f44
 80092d0:	e000ed04 	.word	0xe000ed04

080092d4 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b08a      	sub	sp, #40	; 0x28
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
 80092dc:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d109      	bne.n	80092f8 <vTaskNotifyGiveFromISR+0x24>
 80092e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e8:	f383 8811 	msr	BASEPRI, r3
 80092ec:	f3bf 8f6f 	isb	sy
 80092f0:	f3bf 8f4f 	dsb	sy
 80092f4:	61bb      	str	r3, [r7, #24]
 80092f6:	e7fe      	b.n	80092f6 <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80092f8:	f000 fe6c 	bl	8009fd4 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 8009300:	f3ef 8211 	mrs	r2, BASEPRI
 8009304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009308:	f383 8811 	msr	BASEPRI, r3
 800930c:	f3bf 8f6f 	isb	sy
 8009310:	f3bf 8f4f 	dsb	sy
 8009314:	617a      	str	r2, [r7, #20]
 8009316:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009318:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800931a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800931c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800931e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009322:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009326:	2202      	movs	r2, #2
 8009328:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800932c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800932e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009330:	1c5a      	adds	r2, r3, #1
 8009332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009334:	64da      	str	r2, [r3, #76]	; 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009336:	7ffb      	ldrb	r3, [r7, #31]
 8009338:	2b01      	cmp	r3, #1
 800933a:	d144      	bne.n	80093c6 <vTaskNotifyGiveFromISR+0xf2>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800933c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800933e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009340:	2b00      	cmp	r3, #0
 8009342:	d009      	beq.n	8009358 <vTaskNotifyGiveFromISR+0x84>
	__asm volatile
 8009344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009348:	f383 8811 	msr	BASEPRI, r3
 800934c:	f3bf 8f6f 	isb	sy
 8009350:	f3bf 8f4f 	dsb	sy
 8009354:	60fb      	str	r3, [r7, #12]
 8009356:	e7fe      	b.n	8009356 <vTaskNotifyGiveFromISR+0x82>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009358:	4b1f      	ldr	r3, [pc, #124]	; (80093d8 <vTaskNotifyGiveFromISR+0x104>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d11c      	bne.n	800939a <vTaskNotifyGiveFromISR+0xc6>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009362:	3304      	adds	r3, #4
 8009364:	4618      	mov	r0, r3
 8009366:	f7fe fabe 	bl	80078e6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800936a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800936c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800936e:	2201      	movs	r2, #1
 8009370:	409a      	lsls	r2, r3
 8009372:	4b1a      	ldr	r3, [pc, #104]	; (80093dc <vTaskNotifyGiveFromISR+0x108>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4313      	orrs	r3, r2
 8009378:	4a18      	ldr	r2, [pc, #96]	; (80093dc <vTaskNotifyGiveFromISR+0x108>)
 800937a:	6013      	str	r3, [r2, #0]
 800937c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800937e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009380:	4613      	mov	r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	4413      	add	r3, r2
 8009386:	009b      	lsls	r3, r3, #2
 8009388:	4a15      	ldr	r2, [pc, #84]	; (80093e0 <vTaskNotifyGiveFromISR+0x10c>)
 800938a:	441a      	add	r2, r3
 800938c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800938e:	3304      	adds	r3, #4
 8009390:	4619      	mov	r1, r3
 8009392:	4610      	mov	r0, r2
 8009394:	f7fe fa4a 	bl	800782c <vListInsertEnd>
 8009398:	e005      	b.n	80093a6 <vTaskNotifyGiveFromISR+0xd2>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800939a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800939c:	3318      	adds	r3, #24
 800939e:	4619      	mov	r1, r3
 80093a0:	4810      	ldr	r0, [pc, #64]	; (80093e4 <vTaskNotifyGiveFromISR+0x110>)
 80093a2:	f7fe fa43 	bl	800782c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80093a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093aa:	4b0f      	ldr	r3, [pc, #60]	; (80093e8 <vTaskNotifyGiveFromISR+0x114>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093b0:	429a      	cmp	r2, r3
 80093b2:	d908      	bls.n	80093c6 <vTaskNotifyGiveFromISR+0xf2>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d002      	beq.n	80093c0 <vTaskNotifyGiveFromISR+0xec>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	2201      	movs	r2, #1
 80093be:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80093c0:	4b0a      	ldr	r3, [pc, #40]	; (80093ec <vTaskNotifyGiveFromISR+0x118>)
 80093c2:	2201      	movs	r2, #1
 80093c4:	601a      	str	r2, [r3, #0]
 80093c6:	6a3b      	ldr	r3, [r7, #32]
 80093c8:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80093d0:	bf00      	nop
 80093d2:	3728      	adds	r7, #40	; 0x28
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}
 80093d8:	2000106c 	.word	0x2000106c
 80093dc:	2000104c 	.word	0x2000104c
 80093e0:	20000f48 	.word	0x20000f48
 80093e4:	20001004 	.word	0x20001004
 80093e8:	20000f44 	.word	0x20000f44
 80093ec:	20001058 	.word	0x20001058

080093f0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80093fa:	4b29      	ldr	r3, [pc, #164]	; (80094a0 <prvAddCurrentTaskToDelayedList+0xb0>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009400:	4b28      	ldr	r3, [pc, #160]	; (80094a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	3304      	adds	r3, #4
 8009406:	4618      	mov	r0, r3
 8009408:	f7fe fa6d 	bl	80078e6 <uxListRemove>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d10b      	bne.n	800942a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009412:	4b24      	ldr	r3, [pc, #144]	; (80094a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009418:	2201      	movs	r2, #1
 800941a:	fa02 f303 	lsl.w	r3, r2, r3
 800941e:	43da      	mvns	r2, r3
 8009420:	4b21      	ldr	r3, [pc, #132]	; (80094a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4013      	ands	r3, r2
 8009426:	4a20      	ldr	r2, [pc, #128]	; (80094a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009428:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009430:	d10a      	bne.n	8009448 <prvAddCurrentTaskToDelayedList+0x58>
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d007      	beq.n	8009448 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009438:	4b1a      	ldr	r3, [pc, #104]	; (80094a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	3304      	adds	r3, #4
 800943e:	4619      	mov	r1, r3
 8009440:	481a      	ldr	r0, [pc, #104]	; (80094ac <prvAddCurrentTaskToDelayedList+0xbc>)
 8009442:	f7fe f9f3 	bl	800782c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009446:	e026      	b.n	8009496 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009448:	68fa      	ldr	r2, [r7, #12]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	4413      	add	r3, r2
 800944e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009450:	4b14      	ldr	r3, [pc, #80]	; (80094a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	68ba      	ldr	r2, [r7, #8]
 8009456:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009458:	68ba      	ldr	r2, [r7, #8]
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	429a      	cmp	r2, r3
 800945e:	d209      	bcs.n	8009474 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009460:	4b13      	ldr	r3, [pc, #76]	; (80094b0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009462:	681a      	ldr	r2, [r3, #0]
 8009464:	4b0f      	ldr	r3, [pc, #60]	; (80094a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	3304      	adds	r3, #4
 800946a:	4619      	mov	r1, r3
 800946c:	4610      	mov	r0, r2
 800946e:	f7fe fa01 	bl	8007874 <vListInsert>
}
 8009472:	e010      	b.n	8009496 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009474:	4b0f      	ldr	r3, [pc, #60]	; (80094b4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009476:	681a      	ldr	r2, [r3, #0]
 8009478:	4b0a      	ldr	r3, [pc, #40]	; (80094a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	3304      	adds	r3, #4
 800947e:	4619      	mov	r1, r3
 8009480:	4610      	mov	r0, r2
 8009482:	f7fe f9f7 	bl	8007874 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009486:	4b0c      	ldr	r3, [pc, #48]	; (80094b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	68ba      	ldr	r2, [r7, #8]
 800948c:	429a      	cmp	r2, r3
 800948e:	d202      	bcs.n	8009496 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009490:	4a09      	ldr	r2, [pc, #36]	; (80094b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	6013      	str	r3, [r2, #0]
}
 8009496:	bf00      	nop
 8009498:	3710      	adds	r7, #16
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}
 800949e:	bf00      	nop
 80094a0:	20001048 	.word	0x20001048
 80094a4:	20000f44 	.word	0x20000f44
 80094a8:	2000104c 	.word	0x2000104c
 80094ac:	20001030 	.word	0x20001030
 80094b0:	20001000 	.word	0x20001000
 80094b4:	20000ffc 	.word	0x20000ffc
 80094b8:	20001064 	.word	0x20001064

080094bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b08a      	sub	sp, #40	; 0x28
 80094c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80094c2:	2300      	movs	r3, #0
 80094c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80094c6:	f000 fb43 	bl	8009b50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80094ca:	4b1c      	ldr	r3, [pc, #112]	; (800953c <xTimerCreateTimerTask+0x80>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d021      	beq.n	8009516 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80094d2:	2300      	movs	r3, #0
 80094d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80094d6:	2300      	movs	r3, #0
 80094d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80094da:	1d3a      	adds	r2, r7, #4
 80094dc:	f107 0108 	add.w	r1, r7, #8
 80094e0:	f107 030c 	add.w	r3, r7, #12
 80094e4:	4618      	mov	r0, r3
 80094e6:	f7f8 f9b3 	bl	8001850 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80094ea:	6879      	ldr	r1, [r7, #4]
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	68fa      	ldr	r2, [r7, #12]
 80094f0:	9202      	str	r2, [sp, #8]
 80094f2:	9301      	str	r3, [sp, #4]
 80094f4:	2302      	movs	r3, #2
 80094f6:	9300      	str	r3, [sp, #0]
 80094f8:	2300      	movs	r3, #0
 80094fa:	460a      	mov	r2, r1
 80094fc:	4910      	ldr	r1, [pc, #64]	; (8009540 <xTimerCreateTimerTask+0x84>)
 80094fe:	4811      	ldr	r0, [pc, #68]	; (8009544 <xTimerCreateTimerTask+0x88>)
 8009500:	f7ff f807 	bl	8008512 <xTaskCreateStatic>
 8009504:	4602      	mov	r2, r0
 8009506:	4b10      	ldr	r3, [pc, #64]	; (8009548 <xTimerCreateTimerTask+0x8c>)
 8009508:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800950a:	4b0f      	ldr	r3, [pc, #60]	; (8009548 <xTimerCreateTimerTask+0x8c>)
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d001      	beq.n	8009516 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009512:	2301      	movs	r3, #1
 8009514:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009516:	697b      	ldr	r3, [r7, #20]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d109      	bne.n	8009530 <xTimerCreateTimerTask+0x74>
	__asm volatile
 800951c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009520:	f383 8811 	msr	BASEPRI, r3
 8009524:	f3bf 8f6f 	isb	sy
 8009528:	f3bf 8f4f 	dsb	sy
 800952c:	613b      	str	r3, [r7, #16]
 800952e:	e7fe      	b.n	800952e <xTimerCreateTimerTask+0x72>
	return xReturn;
 8009530:	697b      	ldr	r3, [r7, #20]
}
 8009532:	4618      	mov	r0, r3
 8009534:	3718      	adds	r7, #24
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop
 800953c:	200010a0 	.word	0x200010a0
 8009540:	0800db28 	.word	0x0800db28
 8009544:	08009735 	.word	0x08009735
 8009548:	200010a4 	.word	0x200010a4

0800954c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800954c:	b580      	push	{r7, lr}
 800954e:	b088      	sub	sp, #32
 8009550:	af02      	add	r7, sp, #8
 8009552:	60f8      	str	r0, [r7, #12]
 8009554:	60b9      	str	r1, [r7, #8]
 8009556:	607a      	str	r2, [r7, #4]
 8009558:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800955a:	2028      	movs	r0, #40	; 0x28
 800955c:	f000 fd78 	bl	800a050 <pvPortMalloc>
 8009560:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d00d      	beq.n	8009584 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	2200      	movs	r2, #0
 800956c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	9301      	str	r3, [sp, #4]
 8009574:	6a3b      	ldr	r3, [r7, #32]
 8009576:	9300      	str	r3, [sp, #0]
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	687a      	ldr	r2, [r7, #4]
 800957c:	68b9      	ldr	r1, [r7, #8]
 800957e:	68f8      	ldr	r0, [r7, #12]
 8009580:	f000 f805 	bl	800958e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009584:	697b      	ldr	r3, [r7, #20]
	}
 8009586:	4618      	mov	r0, r3
 8009588:	3718      	adds	r7, #24
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}

0800958e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800958e:	b580      	push	{r7, lr}
 8009590:	b086      	sub	sp, #24
 8009592:	af00      	add	r7, sp, #0
 8009594:	60f8      	str	r0, [r7, #12]
 8009596:	60b9      	str	r1, [r7, #8]
 8009598:	607a      	str	r2, [r7, #4]
 800959a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d109      	bne.n	80095b6 <prvInitialiseNewTimer+0x28>
 80095a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a6:	f383 8811 	msr	BASEPRI, r3
 80095aa:	f3bf 8f6f 	isb	sy
 80095ae:	f3bf 8f4f 	dsb	sy
 80095b2:	617b      	str	r3, [r7, #20]
 80095b4:	e7fe      	b.n	80095b4 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 80095b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d01e      	beq.n	80095fa <prvInitialiseNewTimer+0x6c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80095bc:	f000 fac8 	bl	8009b50 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80095c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c2:	68fa      	ldr	r2, [r7, #12]
 80095c4:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80095c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c8:	68ba      	ldr	r2, [r7, #8]
 80095ca:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80095cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ce:	683a      	ldr	r2, [r7, #0]
 80095d0:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80095d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d4:	6a3a      	ldr	r2, [r7, #32]
 80095d6:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80095d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095da:	3304      	adds	r3, #4
 80095dc:	4618      	mov	r0, r3
 80095de:	f7fe f918 	bl	8007812 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d008      	beq.n	80095fa <prvInitialiseNewTimer+0x6c>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80095e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80095ee:	f043 0304 	orr.w	r3, r3, #4
 80095f2:	b2da      	uxtb	r2, r3
 80095f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80095fa:	bf00      	nop
 80095fc:	3718      	adds	r7, #24
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}
	...

08009604 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b08a      	sub	sp, #40	; 0x28
 8009608:	af00      	add	r7, sp, #0
 800960a:	60f8      	str	r0, [r7, #12]
 800960c:	60b9      	str	r1, [r7, #8]
 800960e:	607a      	str	r2, [r7, #4]
 8009610:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009612:	2300      	movs	r3, #0
 8009614:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d109      	bne.n	8009630 <xTimerGenericCommand+0x2c>
 800961c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009620:	f383 8811 	msr	BASEPRI, r3
 8009624:	f3bf 8f6f 	isb	sy
 8009628:	f3bf 8f4f 	dsb	sy
 800962c:	623b      	str	r3, [r7, #32]
 800962e:	e7fe      	b.n	800962e <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009630:	4b19      	ldr	r3, [pc, #100]	; (8009698 <xTimerGenericCommand+0x94>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d02a      	beq.n	800968e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	2b05      	cmp	r3, #5
 8009648:	dc18      	bgt.n	800967c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800964a:	f7ff fd59 	bl	8009100 <xTaskGetSchedulerState>
 800964e:	4603      	mov	r3, r0
 8009650:	2b02      	cmp	r3, #2
 8009652:	d109      	bne.n	8009668 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009654:	4b10      	ldr	r3, [pc, #64]	; (8009698 <xTimerGenericCommand+0x94>)
 8009656:	6818      	ldr	r0, [r3, #0]
 8009658:	f107 0114 	add.w	r1, r7, #20
 800965c:	2300      	movs	r3, #0
 800965e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009660:	f7fe faa8 	bl	8007bb4 <xQueueGenericSend>
 8009664:	6278      	str	r0, [r7, #36]	; 0x24
 8009666:	e012      	b.n	800968e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009668:	4b0b      	ldr	r3, [pc, #44]	; (8009698 <xTimerGenericCommand+0x94>)
 800966a:	6818      	ldr	r0, [r3, #0]
 800966c:	f107 0114 	add.w	r1, r7, #20
 8009670:	2300      	movs	r3, #0
 8009672:	2200      	movs	r2, #0
 8009674:	f7fe fa9e 	bl	8007bb4 <xQueueGenericSend>
 8009678:	6278      	str	r0, [r7, #36]	; 0x24
 800967a:	e008      	b.n	800968e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800967c:	4b06      	ldr	r3, [pc, #24]	; (8009698 <xTimerGenericCommand+0x94>)
 800967e:	6818      	ldr	r0, [r3, #0]
 8009680:	f107 0114 	add.w	r1, r7, #20
 8009684:	2300      	movs	r3, #0
 8009686:	683a      	ldr	r2, [r7, #0]
 8009688:	f7fe fbac 	bl	8007de4 <xQueueGenericSendFromISR>
 800968c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800968e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009690:	4618      	mov	r0, r3
 8009692:	3728      	adds	r7, #40	; 0x28
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}
 8009698:	200010a0 	.word	0x200010a0

0800969c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b088      	sub	sp, #32
 80096a0:	af02      	add	r7, sp, #8
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096a6:	4b22      	ldr	r3, [pc, #136]	; (8009730 <prvProcessExpiredTimer+0x94>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	68db      	ldr	r3, [r3, #12]
 80096ac:	68db      	ldr	r3, [r3, #12]
 80096ae:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	3304      	adds	r3, #4
 80096b4:	4618      	mov	r0, r3
 80096b6:	f7fe f916 	bl	80078e6 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80096c0:	f003 0304 	and.w	r3, r3, #4
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d021      	beq.n	800970c <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	699a      	ldr	r2, [r3, #24]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	18d1      	adds	r1, r2, r3
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	683a      	ldr	r2, [r7, #0]
 80096d4:	6978      	ldr	r0, [r7, #20]
 80096d6:	f000 f8d1 	bl	800987c <prvInsertTimerInActiveList>
 80096da:	4603      	mov	r3, r0
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d01e      	beq.n	800971e <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80096e0:	2300      	movs	r3, #0
 80096e2:	9300      	str	r3, [sp, #0]
 80096e4:	2300      	movs	r3, #0
 80096e6:	687a      	ldr	r2, [r7, #4]
 80096e8:	2100      	movs	r1, #0
 80096ea:	6978      	ldr	r0, [r7, #20]
 80096ec:	f7ff ff8a 	bl	8009604 <xTimerGenericCommand>
 80096f0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d112      	bne.n	800971e <prvProcessExpiredTimer+0x82>
 80096f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096fc:	f383 8811 	msr	BASEPRI, r3
 8009700:	f3bf 8f6f 	isb	sy
 8009704:	f3bf 8f4f 	dsb	sy
 8009708:	60fb      	str	r3, [r7, #12]
 800970a:	e7fe      	b.n	800970a <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009712:	f023 0301 	bic.w	r3, r3, #1
 8009716:	b2da      	uxtb	r2, r3
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	6a1b      	ldr	r3, [r3, #32]
 8009722:	6978      	ldr	r0, [r7, #20]
 8009724:	4798      	blx	r3
}
 8009726:	bf00      	nop
 8009728:	3718      	adds	r7, #24
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}
 800972e:	bf00      	nop
 8009730:	20001098 	.word	0x20001098

08009734 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b084      	sub	sp, #16
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800973c:	f107 0308 	add.w	r3, r7, #8
 8009740:	4618      	mov	r0, r3
 8009742:	f000 f857 	bl	80097f4 <prvGetNextExpireTime>
 8009746:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	4619      	mov	r1, r3
 800974c:	68f8      	ldr	r0, [r7, #12]
 800974e:	f000 f803 	bl	8009758 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009752:	f000 f8d5 	bl	8009900 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009756:	e7f1      	b.n	800973c <prvTimerTask+0x8>

08009758 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b084      	sub	sp, #16
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009762:	f7ff f8fd 	bl	8008960 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009766:	f107 0308 	add.w	r3, r7, #8
 800976a:	4618      	mov	r0, r3
 800976c:	f000 f866 	bl	800983c <prvSampleTimeNow>
 8009770:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d130      	bne.n	80097da <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d10a      	bne.n	8009794 <prvProcessTimerOrBlockTask+0x3c>
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	429a      	cmp	r2, r3
 8009784:	d806      	bhi.n	8009794 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009786:	f7ff f8f9 	bl	800897c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800978a:	68f9      	ldr	r1, [r7, #12]
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f7ff ff85 	bl	800969c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009792:	e024      	b.n	80097de <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d008      	beq.n	80097ac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800979a:	4b13      	ldr	r3, [pc, #76]	; (80097e8 <prvProcessTimerOrBlockTask+0x90>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d101      	bne.n	80097a8 <prvProcessTimerOrBlockTask+0x50>
 80097a4:	2301      	movs	r3, #1
 80097a6:	e000      	b.n	80097aa <prvProcessTimerOrBlockTask+0x52>
 80097a8:	2300      	movs	r3, #0
 80097aa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80097ac:	4b0f      	ldr	r3, [pc, #60]	; (80097ec <prvProcessTimerOrBlockTask+0x94>)
 80097ae:	6818      	ldr	r0, [r3, #0]
 80097b0:	687a      	ldr	r2, [r7, #4]
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	1ad3      	subs	r3, r2, r3
 80097b6:	683a      	ldr	r2, [r7, #0]
 80097b8:	4619      	mov	r1, r3
 80097ba:	f7fe fddb 	bl	8008374 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80097be:	f7ff f8dd 	bl	800897c <xTaskResumeAll>
 80097c2:	4603      	mov	r3, r0
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d10a      	bne.n	80097de <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80097c8:	4b09      	ldr	r3, [pc, #36]	; (80097f0 <prvProcessTimerOrBlockTask+0x98>)
 80097ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097ce:	601a      	str	r2, [r3, #0]
 80097d0:	f3bf 8f4f 	dsb	sy
 80097d4:	f3bf 8f6f 	isb	sy
}
 80097d8:	e001      	b.n	80097de <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80097da:	f7ff f8cf 	bl	800897c <xTaskResumeAll>
}
 80097de:	bf00      	nop
 80097e0:	3710      	adds	r7, #16
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
 80097e6:	bf00      	nop
 80097e8:	2000109c 	.word	0x2000109c
 80097ec:	200010a0 	.word	0x200010a0
 80097f0:	e000ed04 	.word	0xe000ed04

080097f4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80097f4:	b480      	push	{r7}
 80097f6:	b085      	sub	sp, #20
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80097fc:	4b0e      	ldr	r3, [pc, #56]	; (8009838 <prvGetNextExpireTime+0x44>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d101      	bne.n	800980a <prvGetNextExpireTime+0x16>
 8009806:	2201      	movs	r2, #1
 8009808:	e000      	b.n	800980c <prvGetNextExpireTime+0x18>
 800980a:	2200      	movs	r2, #0
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d105      	bne.n	8009824 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009818:	4b07      	ldr	r3, [pc, #28]	; (8009838 <prvGetNextExpireTime+0x44>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	68db      	ldr	r3, [r3, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	60fb      	str	r3, [r7, #12]
 8009822:	e001      	b.n	8009828 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009824:	2300      	movs	r3, #0
 8009826:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009828:	68fb      	ldr	r3, [r7, #12]
}
 800982a:	4618      	mov	r0, r3
 800982c:	3714      	adds	r7, #20
 800982e:	46bd      	mov	sp, r7
 8009830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009834:	4770      	bx	lr
 8009836:	bf00      	nop
 8009838:	20001098 	.word	0x20001098

0800983c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b084      	sub	sp, #16
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009844:	f7ff f936 	bl	8008ab4 <xTaskGetTickCount>
 8009848:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800984a:	4b0b      	ldr	r3, [pc, #44]	; (8009878 <prvSampleTimeNow+0x3c>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	68fa      	ldr	r2, [r7, #12]
 8009850:	429a      	cmp	r2, r3
 8009852:	d205      	bcs.n	8009860 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009854:	f000 f918 	bl	8009a88 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	601a      	str	r2, [r3, #0]
 800985e:	e002      	b.n	8009866 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009866:	4a04      	ldr	r2, [pc, #16]	; (8009878 <prvSampleTimeNow+0x3c>)
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800986c:	68fb      	ldr	r3, [r7, #12]
}
 800986e:	4618      	mov	r0, r3
 8009870:	3710      	adds	r7, #16
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	200010a8 	.word	0x200010a8

0800987c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b086      	sub	sp, #24
 8009880:	af00      	add	r7, sp, #0
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	60b9      	str	r1, [r7, #8]
 8009886:	607a      	str	r2, [r7, #4]
 8009888:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800988a:	2300      	movs	r3, #0
 800988c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	68ba      	ldr	r2, [r7, #8]
 8009892:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	68fa      	ldr	r2, [r7, #12]
 8009898:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800989a:	68ba      	ldr	r2, [r7, #8]
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	429a      	cmp	r2, r3
 80098a0:	d812      	bhi.n	80098c8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098a2:	687a      	ldr	r2, [r7, #4]
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	1ad2      	subs	r2, r2, r3
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	699b      	ldr	r3, [r3, #24]
 80098ac:	429a      	cmp	r2, r3
 80098ae:	d302      	bcc.n	80098b6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80098b0:	2301      	movs	r3, #1
 80098b2:	617b      	str	r3, [r7, #20]
 80098b4:	e01b      	b.n	80098ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80098b6:	4b10      	ldr	r3, [pc, #64]	; (80098f8 <prvInsertTimerInActiveList+0x7c>)
 80098b8:	681a      	ldr	r2, [r3, #0]
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	3304      	adds	r3, #4
 80098be:	4619      	mov	r1, r3
 80098c0:	4610      	mov	r0, r2
 80098c2:	f7fd ffd7 	bl	8007874 <vListInsert>
 80098c6:	e012      	b.n	80098ee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80098c8:	687a      	ldr	r2, [r7, #4]
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	429a      	cmp	r2, r3
 80098ce:	d206      	bcs.n	80098de <prvInsertTimerInActiveList+0x62>
 80098d0:	68ba      	ldr	r2, [r7, #8]
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	429a      	cmp	r2, r3
 80098d6:	d302      	bcc.n	80098de <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80098d8:	2301      	movs	r3, #1
 80098da:	617b      	str	r3, [r7, #20]
 80098dc:	e007      	b.n	80098ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80098de:	4b07      	ldr	r3, [pc, #28]	; (80098fc <prvInsertTimerInActiveList+0x80>)
 80098e0:	681a      	ldr	r2, [r3, #0]
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	3304      	adds	r3, #4
 80098e6:	4619      	mov	r1, r3
 80098e8:	4610      	mov	r0, r2
 80098ea:	f7fd ffc3 	bl	8007874 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80098ee:	697b      	ldr	r3, [r7, #20]
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	3718      	adds	r7, #24
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}
 80098f8:	2000109c 	.word	0x2000109c
 80098fc:	20001098 	.word	0x20001098

08009900 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b08c      	sub	sp, #48	; 0x30
 8009904:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009906:	e0ac      	b.n	8009a62 <prvProcessReceivedCommands+0x162>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	2b00      	cmp	r3, #0
 800990c:	f2c0 80a8 	blt.w	8009a60 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009916:	695b      	ldr	r3, [r3, #20]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d004      	beq.n	8009926 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800991c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800991e:	3304      	adds	r3, #4
 8009920:	4618      	mov	r0, r3
 8009922:	f7fd ffe0 	bl	80078e6 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009926:	1d3b      	adds	r3, r7, #4
 8009928:	4618      	mov	r0, r3
 800992a:	f7ff ff87 	bl	800983c <prvSampleTimeNow>
 800992e:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	2b09      	cmp	r3, #9
 8009934:	f200 8095 	bhi.w	8009a62 <prvProcessReceivedCommands+0x162>
 8009938:	a201      	add	r2, pc, #4	; (adr r2, 8009940 <prvProcessReceivedCommands+0x40>)
 800993a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800993e:	bf00      	nop
 8009940:	08009969 	.word	0x08009969
 8009944:	08009969 	.word	0x08009969
 8009948:	08009969 	.word	0x08009969
 800994c:	080099db 	.word	0x080099db
 8009950:	080099ef 	.word	0x080099ef
 8009954:	08009a37 	.word	0x08009a37
 8009958:	08009969 	.word	0x08009969
 800995c:	08009969 	.word	0x08009969
 8009960:	080099db 	.word	0x080099db
 8009964:	080099ef 	.word	0x080099ef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800996a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800996e:	f043 0301 	orr.w	r3, r3, #1
 8009972:	b2da      	uxtb	r2, r3
 8009974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009976:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800997a:	68fa      	ldr	r2, [r7, #12]
 800997c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800997e:	699b      	ldr	r3, [r3, #24]
 8009980:	18d1      	adds	r1, r2, r3
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	6a3a      	ldr	r2, [r7, #32]
 8009986:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009988:	f7ff ff78 	bl	800987c <prvInsertTimerInActiveList>
 800998c:	4603      	mov	r3, r0
 800998e:	2b00      	cmp	r3, #0
 8009990:	d067      	beq.n	8009a62 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009994:	6a1b      	ldr	r3, [r3, #32]
 8009996:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009998:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800999a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800999c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80099a0:	f003 0304 	and.w	r3, r3, #4
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d05c      	beq.n	8009a62 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80099a8:	68fa      	ldr	r2, [r7, #12]
 80099aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ac:	699b      	ldr	r3, [r3, #24]
 80099ae:	441a      	add	r2, r3
 80099b0:	2300      	movs	r3, #0
 80099b2:	9300      	str	r3, [sp, #0]
 80099b4:	2300      	movs	r3, #0
 80099b6:	2100      	movs	r1, #0
 80099b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80099ba:	f7ff fe23 	bl	8009604 <xTimerGenericCommand>
 80099be:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80099c0:	69fb      	ldr	r3, [r7, #28]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d14d      	bne.n	8009a62 <prvProcessReceivedCommands+0x162>
 80099c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ca:	f383 8811 	msr	BASEPRI, r3
 80099ce:	f3bf 8f6f 	isb	sy
 80099d2:	f3bf 8f4f 	dsb	sy
 80099d6:	61bb      	str	r3, [r7, #24]
 80099d8:	e7fe      	b.n	80099d8 <prvProcessReceivedCommands+0xd8>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80099da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80099e0:	f023 0301 	bic.w	r3, r3, #1
 80099e4:	b2da      	uxtb	r2, r3
 80099e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 80099ec:	e039      	b.n	8009a62 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80099ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80099f4:	f043 0301 	orr.w	r3, r3, #1
 80099f8:	b2da      	uxtb	r2, r3
 80099fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009a00:	68fa      	ldr	r2, [r7, #12]
 8009a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a04:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a08:	699b      	ldr	r3, [r3, #24]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d109      	bne.n	8009a22 <prvProcessReceivedCommands+0x122>
 8009a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a12:	f383 8811 	msr	BASEPRI, r3
 8009a16:	f3bf 8f6f 	isb	sy
 8009a1a:	f3bf 8f4f 	dsb	sy
 8009a1e:	617b      	str	r3, [r7, #20]
 8009a20:	e7fe      	b.n	8009a20 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a24:	699a      	ldr	r2, [r3, #24]
 8009a26:	6a3b      	ldr	r3, [r7, #32]
 8009a28:	18d1      	adds	r1, r2, r3
 8009a2a:	6a3b      	ldr	r3, [r7, #32]
 8009a2c:	6a3a      	ldr	r2, [r7, #32]
 8009a2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a30:	f7ff ff24 	bl	800987c <prvInsertTimerInActiveList>
					break;
 8009a34:	e015      	b.n	8009a62 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009a3c:	f003 0302 	and.w	r3, r3, #2
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d103      	bne.n	8009a4c <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 8009a44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009a46:	f000 fbc5 	bl	800a1d4 <vPortFree>
 8009a4a:	e00a      	b.n	8009a62 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009a52:	f023 0301 	bic.w	r3, r3, #1
 8009a56:	b2da      	uxtb	r2, r3
 8009a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009a5e:	e000      	b.n	8009a62 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009a60:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a62:	4b08      	ldr	r3, [pc, #32]	; (8009a84 <prvProcessReceivedCommands+0x184>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f107 0108 	add.w	r1, r7, #8
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f7fe fa5f 	bl	8007f30 <xQueueReceive>
 8009a72:	4603      	mov	r3, r0
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	f47f af47 	bne.w	8009908 <prvProcessReceivedCommands+0x8>
	}
}
 8009a7a:	bf00      	nop
 8009a7c:	3728      	adds	r7, #40	; 0x28
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}
 8009a82:	bf00      	nop
 8009a84:	200010a0 	.word	0x200010a0

08009a88 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b088      	sub	sp, #32
 8009a8c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009a8e:	e047      	b.n	8009b20 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009a90:	4b2d      	ldr	r3, [pc, #180]	; (8009b48 <prvSwitchTimerLists+0xc0>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	68db      	ldr	r3, [r3, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a9a:	4b2b      	ldr	r3, [pc, #172]	; (8009b48 <prvSwitchTimerLists+0xc0>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	68db      	ldr	r3, [r3, #12]
 8009aa0:	68db      	ldr	r3, [r3, #12]
 8009aa2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	3304      	adds	r3, #4
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f7fd ff1c 	bl	80078e6 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	6a1b      	ldr	r3, [r3, #32]
 8009ab2:	68f8      	ldr	r0, [r7, #12]
 8009ab4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009abc:	f003 0304 	and.w	r3, r3, #4
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d02d      	beq.n	8009b20 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	699b      	ldr	r3, [r3, #24]
 8009ac8:	693a      	ldr	r2, [r7, #16]
 8009aca:	4413      	add	r3, r2
 8009acc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009ace:	68ba      	ldr	r2, [r7, #8]
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	429a      	cmp	r2, r3
 8009ad4:	d90e      	bls.n	8009af4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	68ba      	ldr	r2, [r7, #8]
 8009ada:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	68fa      	ldr	r2, [r7, #12]
 8009ae0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009ae2:	4b19      	ldr	r3, [pc, #100]	; (8009b48 <prvSwitchTimerLists+0xc0>)
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	3304      	adds	r3, #4
 8009aea:	4619      	mov	r1, r3
 8009aec:	4610      	mov	r0, r2
 8009aee:	f7fd fec1 	bl	8007874 <vListInsert>
 8009af2:	e015      	b.n	8009b20 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009af4:	2300      	movs	r3, #0
 8009af6:	9300      	str	r3, [sp, #0]
 8009af8:	2300      	movs	r3, #0
 8009afa:	693a      	ldr	r2, [r7, #16]
 8009afc:	2100      	movs	r1, #0
 8009afe:	68f8      	ldr	r0, [r7, #12]
 8009b00:	f7ff fd80 	bl	8009604 <xTimerGenericCommand>
 8009b04:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d109      	bne.n	8009b20 <prvSwitchTimerLists+0x98>
 8009b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b10:	f383 8811 	msr	BASEPRI, r3
 8009b14:	f3bf 8f6f 	isb	sy
 8009b18:	f3bf 8f4f 	dsb	sy
 8009b1c:	603b      	str	r3, [r7, #0]
 8009b1e:	e7fe      	b.n	8009b1e <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009b20:	4b09      	ldr	r3, [pc, #36]	; (8009b48 <prvSwitchTimerLists+0xc0>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d1b2      	bne.n	8009a90 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009b2a:	4b07      	ldr	r3, [pc, #28]	; (8009b48 <prvSwitchTimerLists+0xc0>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009b30:	4b06      	ldr	r3, [pc, #24]	; (8009b4c <prvSwitchTimerLists+0xc4>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a04      	ldr	r2, [pc, #16]	; (8009b48 <prvSwitchTimerLists+0xc0>)
 8009b36:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009b38:	4a04      	ldr	r2, [pc, #16]	; (8009b4c <prvSwitchTimerLists+0xc4>)
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	6013      	str	r3, [r2, #0]
}
 8009b3e:	bf00      	nop
 8009b40:	3718      	adds	r7, #24
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}
 8009b46:	bf00      	nop
 8009b48:	20001098 	.word	0x20001098
 8009b4c:	2000109c 	.word	0x2000109c

08009b50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b082      	sub	sp, #8
 8009b54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009b56:	f000 f961 	bl	8009e1c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009b5a:	4b15      	ldr	r3, [pc, #84]	; (8009bb0 <prvCheckForValidListAndQueue+0x60>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d120      	bne.n	8009ba4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009b62:	4814      	ldr	r0, [pc, #80]	; (8009bb4 <prvCheckForValidListAndQueue+0x64>)
 8009b64:	f7fd fe35 	bl	80077d2 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009b68:	4813      	ldr	r0, [pc, #76]	; (8009bb8 <prvCheckForValidListAndQueue+0x68>)
 8009b6a:	f7fd fe32 	bl	80077d2 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009b6e:	4b13      	ldr	r3, [pc, #76]	; (8009bbc <prvCheckForValidListAndQueue+0x6c>)
 8009b70:	4a10      	ldr	r2, [pc, #64]	; (8009bb4 <prvCheckForValidListAndQueue+0x64>)
 8009b72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009b74:	4b12      	ldr	r3, [pc, #72]	; (8009bc0 <prvCheckForValidListAndQueue+0x70>)
 8009b76:	4a10      	ldr	r2, [pc, #64]	; (8009bb8 <prvCheckForValidListAndQueue+0x68>)
 8009b78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	9300      	str	r3, [sp, #0]
 8009b7e:	4b11      	ldr	r3, [pc, #68]	; (8009bc4 <prvCheckForValidListAndQueue+0x74>)
 8009b80:	4a11      	ldr	r2, [pc, #68]	; (8009bc8 <prvCheckForValidListAndQueue+0x78>)
 8009b82:	210c      	movs	r1, #12
 8009b84:	200a      	movs	r0, #10
 8009b86:	f7fd ff41 	bl	8007a0c <xQueueGenericCreateStatic>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	4b08      	ldr	r3, [pc, #32]	; (8009bb0 <prvCheckForValidListAndQueue+0x60>)
 8009b8e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009b90:	4b07      	ldr	r3, [pc, #28]	; (8009bb0 <prvCheckForValidListAndQueue+0x60>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d005      	beq.n	8009ba4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009b98:	4b05      	ldr	r3, [pc, #20]	; (8009bb0 <prvCheckForValidListAndQueue+0x60>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	490b      	ldr	r1, [pc, #44]	; (8009bcc <prvCheckForValidListAndQueue+0x7c>)
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7fe fbc0 	bl	8008324 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ba4:	f000 f968 	bl	8009e78 <vPortExitCritical>
}
 8009ba8:	bf00      	nop
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
 8009bae:	bf00      	nop
 8009bb0:	200010a0 	.word	0x200010a0
 8009bb4:	20001070 	.word	0x20001070
 8009bb8:	20001084 	.word	0x20001084
 8009bbc:	20001098 	.word	0x20001098
 8009bc0:	2000109c 	.word	0x2000109c
 8009bc4:	20001124 	.word	0x20001124
 8009bc8:	200010ac 	.word	0x200010ac
 8009bcc:	0800db30 	.word	0x0800db30

08009bd0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b085      	sub	sp, #20
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	3b04      	subs	r3, #4
 8009be0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009be8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	3b04      	subs	r3, #4
 8009bee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	f023 0201 	bic.w	r2, r3, #1
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	3b04      	subs	r3, #4
 8009bfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009c00:	4a0c      	ldr	r2, [pc, #48]	; (8009c34 <pxPortInitialiseStack+0x64>)
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	3b14      	subs	r3, #20
 8009c0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009c0c:	687a      	ldr	r2, [r7, #4]
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	3b04      	subs	r3, #4
 8009c16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f06f 0202 	mvn.w	r2, #2
 8009c1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	3b20      	subs	r3, #32
 8009c24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009c26:	68fb      	ldr	r3, [r7, #12]
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3714      	adds	r7, #20
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr
 8009c34:	08009c39 	.word	0x08009c39

08009c38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009c42:	4b11      	ldr	r3, [pc, #68]	; (8009c88 <prvTaskExitError+0x50>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c4a:	d009      	beq.n	8009c60 <prvTaskExitError+0x28>
 8009c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c50:	f383 8811 	msr	BASEPRI, r3
 8009c54:	f3bf 8f6f 	isb	sy
 8009c58:	f3bf 8f4f 	dsb	sy
 8009c5c:	60fb      	str	r3, [r7, #12]
 8009c5e:	e7fe      	b.n	8009c5e <prvTaskExitError+0x26>
 8009c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c64:	f383 8811 	msr	BASEPRI, r3
 8009c68:	f3bf 8f6f 	isb	sy
 8009c6c:	f3bf 8f4f 	dsb	sy
 8009c70:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009c72:	bf00      	nop
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d0fc      	beq.n	8009c74 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009c7a:	bf00      	nop
 8009c7c:	3714      	adds	r7, #20
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c84:	4770      	bx	lr
 8009c86:	bf00      	nop
 8009c88:	20000010 	.word	0x20000010
 8009c8c:	00000000 	.word	0x00000000

08009c90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009c90:	4b07      	ldr	r3, [pc, #28]	; (8009cb0 <pxCurrentTCBConst2>)
 8009c92:	6819      	ldr	r1, [r3, #0]
 8009c94:	6808      	ldr	r0, [r1, #0]
 8009c96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c9a:	f380 8809 	msr	PSP, r0
 8009c9e:	f3bf 8f6f 	isb	sy
 8009ca2:	f04f 0000 	mov.w	r0, #0
 8009ca6:	f380 8811 	msr	BASEPRI, r0
 8009caa:	4770      	bx	lr
 8009cac:	f3af 8000 	nop.w

08009cb0 <pxCurrentTCBConst2>:
 8009cb0:	20000f44 	.word	0x20000f44
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009cb4:	bf00      	nop
 8009cb6:	bf00      	nop

08009cb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009cb8:	4808      	ldr	r0, [pc, #32]	; (8009cdc <prvPortStartFirstTask+0x24>)
 8009cba:	6800      	ldr	r0, [r0, #0]
 8009cbc:	6800      	ldr	r0, [r0, #0]
 8009cbe:	f380 8808 	msr	MSP, r0
 8009cc2:	f04f 0000 	mov.w	r0, #0
 8009cc6:	f380 8814 	msr	CONTROL, r0
 8009cca:	b662      	cpsie	i
 8009ccc:	b661      	cpsie	f
 8009cce:	f3bf 8f4f 	dsb	sy
 8009cd2:	f3bf 8f6f 	isb	sy
 8009cd6:	df00      	svc	0
 8009cd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009cda:	bf00      	nop
 8009cdc:	e000ed08 	.word	0xe000ed08

08009ce0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b086      	sub	sp, #24
 8009ce4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009ce6:	4b44      	ldr	r3, [pc, #272]	; (8009df8 <xPortStartScheduler+0x118>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a44      	ldr	r2, [pc, #272]	; (8009dfc <xPortStartScheduler+0x11c>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d109      	bne.n	8009d04 <xPortStartScheduler+0x24>
 8009cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cf4:	f383 8811 	msr	BASEPRI, r3
 8009cf8:	f3bf 8f6f 	isb	sy
 8009cfc:	f3bf 8f4f 	dsb	sy
 8009d00:	613b      	str	r3, [r7, #16]
 8009d02:	e7fe      	b.n	8009d02 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009d04:	4b3c      	ldr	r3, [pc, #240]	; (8009df8 <xPortStartScheduler+0x118>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a3d      	ldr	r2, [pc, #244]	; (8009e00 <xPortStartScheduler+0x120>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d109      	bne.n	8009d22 <xPortStartScheduler+0x42>
 8009d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d12:	f383 8811 	msr	BASEPRI, r3
 8009d16:	f3bf 8f6f 	isb	sy
 8009d1a:	f3bf 8f4f 	dsb	sy
 8009d1e:	60fb      	str	r3, [r7, #12]
 8009d20:	e7fe      	b.n	8009d20 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009d22:	4b38      	ldr	r3, [pc, #224]	; (8009e04 <xPortStartScheduler+0x124>)
 8009d24:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	781b      	ldrb	r3, [r3, #0]
 8009d2a:	b2db      	uxtb	r3, r3
 8009d2c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	22ff      	movs	r2, #255	; 0xff
 8009d32:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	781b      	ldrb	r3, [r3, #0]
 8009d38:	b2db      	uxtb	r3, r3
 8009d3a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009d3c:	78fb      	ldrb	r3, [r7, #3]
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009d44:	b2da      	uxtb	r2, r3
 8009d46:	4b30      	ldr	r3, [pc, #192]	; (8009e08 <xPortStartScheduler+0x128>)
 8009d48:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009d4a:	4b30      	ldr	r3, [pc, #192]	; (8009e0c <xPortStartScheduler+0x12c>)
 8009d4c:	2207      	movs	r2, #7
 8009d4e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d50:	e009      	b.n	8009d66 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8009d52:	4b2e      	ldr	r3, [pc, #184]	; (8009e0c <xPortStartScheduler+0x12c>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	3b01      	subs	r3, #1
 8009d58:	4a2c      	ldr	r2, [pc, #176]	; (8009e0c <xPortStartScheduler+0x12c>)
 8009d5a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009d5c:	78fb      	ldrb	r3, [r7, #3]
 8009d5e:	b2db      	uxtb	r3, r3
 8009d60:	005b      	lsls	r3, r3, #1
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d66:	78fb      	ldrb	r3, [r7, #3]
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d6e:	2b80      	cmp	r3, #128	; 0x80
 8009d70:	d0ef      	beq.n	8009d52 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009d72:	4b26      	ldr	r3, [pc, #152]	; (8009e0c <xPortStartScheduler+0x12c>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f1c3 0307 	rsb	r3, r3, #7
 8009d7a:	2b04      	cmp	r3, #4
 8009d7c:	d009      	beq.n	8009d92 <xPortStartScheduler+0xb2>
 8009d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d82:	f383 8811 	msr	BASEPRI, r3
 8009d86:	f3bf 8f6f 	isb	sy
 8009d8a:	f3bf 8f4f 	dsb	sy
 8009d8e:	60bb      	str	r3, [r7, #8]
 8009d90:	e7fe      	b.n	8009d90 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009d92:	4b1e      	ldr	r3, [pc, #120]	; (8009e0c <xPortStartScheduler+0x12c>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	021b      	lsls	r3, r3, #8
 8009d98:	4a1c      	ldr	r2, [pc, #112]	; (8009e0c <xPortStartScheduler+0x12c>)
 8009d9a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009d9c:	4b1b      	ldr	r3, [pc, #108]	; (8009e0c <xPortStartScheduler+0x12c>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009da4:	4a19      	ldr	r2, [pc, #100]	; (8009e0c <xPortStartScheduler+0x12c>)
 8009da6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	b2da      	uxtb	r2, r3
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009db0:	4b17      	ldr	r3, [pc, #92]	; (8009e10 <xPortStartScheduler+0x130>)
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	4a16      	ldr	r2, [pc, #88]	; (8009e10 <xPortStartScheduler+0x130>)
 8009db6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009dba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009dbc:	4b14      	ldr	r3, [pc, #80]	; (8009e10 <xPortStartScheduler+0x130>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	4a13      	ldr	r2, [pc, #76]	; (8009e10 <xPortStartScheduler+0x130>)
 8009dc2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009dc6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009dc8:	f000 f8d6 	bl	8009f78 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009dcc:	4b11      	ldr	r3, [pc, #68]	; (8009e14 <xPortStartScheduler+0x134>)
 8009dce:	2200      	movs	r2, #0
 8009dd0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009dd2:	f000 f8f5 	bl	8009fc0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009dd6:	4b10      	ldr	r3, [pc, #64]	; (8009e18 <xPortStartScheduler+0x138>)
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	4a0f      	ldr	r2, [pc, #60]	; (8009e18 <xPortStartScheduler+0x138>)
 8009ddc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009de0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009de2:	f7ff ff69 	bl	8009cb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009de6:	f7fe ff2d 	bl	8008c44 <vTaskSwitchContext>
	prvTaskExitError();
 8009dea:	f7ff ff25 	bl	8009c38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009dee:	2300      	movs	r3, #0
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	3718      	adds	r7, #24
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}
 8009df8:	e000ed00 	.word	0xe000ed00
 8009dfc:	410fc271 	.word	0x410fc271
 8009e00:	410fc270 	.word	0x410fc270
 8009e04:	e000e400 	.word	0xe000e400
 8009e08:	20001170 	.word	0x20001170
 8009e0c:	20001174 	.word	0x20001174
 8009e10:	e000ed20 	.word	0xe000ed20
 8009e14:	20000010 	.word	0x20000010
 8009e18:	e000ef34 	.word	0xe000ef34

08009e1c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b083      	sub	sp, #12
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e26:	f383 8811 	msr	BASEPRI, r3
 8009e2a:	f3bf 8f6f 	isb	sy
 8009e2e:	f3bf 8f4f 	dsb	sy
 8009e32:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009e34:	4b0e      	ldr	r3, [pc, #56]	; (8009e70 <vPortEnterCritical+0x54>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	3301      	adds	r3, #1
 8009e3a:	4a0d      	ldr	r2, [pc, #52]	; (8009e70 <vPortEnterCritical+0x54>)
 8009e3c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009e3e:	4b0c      	ldr	r3, [pc, #48]	; (8009e70 <vPortEnterCritical+0x54>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d10e      	bne.n	8009e64 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009e46:	4b0b      	ldr	r3, [pc, #44]	; (8009e74 <vPortEnterCritical+0x58>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	b2db      	uxtb	r3, r3
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d009      	beq.n	8009e64 <vPortEnterCritical+0x48>
 8009e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e54:	f383 8811 	msr	BASEPRI, r3
 8009e58:	f3bf 8f6f 	isb	sy
 8009e5c:	f3bf 8f4f 	dsb	sy
 8009e60:	603b      	str	r3, [r7, #0]
 8009e62:	e7fe      	b.n	8009e62 <vPortEnterCritical+0x46>
	}
}
 8009e64:	bf00      	nop
 8009e66:	370c      	adds	r7, #12
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr
 8009e70:	20000010 	.word	0x20000010
 8009e74:	e000ed04 	.word	0xe000ed04

08009e78 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b083      	sub	sp, #12
 8009e7c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009e7e:	4b11      	ldr	r3, [pc, #68]	; (8009ec4 <vPortExitCritical+0x4c>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d109      	bne.n	8009e9a <vPortExitCritical+0x22>
 8009e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e8a:	f383 8811 	msr	BASEPRI, r3
 8009e8e:	f3bf 8f6f 	isb	sy
 8009e92:	f3bf 8f4f 	dsb	sy
 8009e96:	607b      	str	r3, [r7, #4]
 8009e98:	e7fe      	b.n	8009e98 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8009e9a:	4b0a      	ldr	r3, [pc, #40]	; (8009ec4 <vPortExitCritical+0x4c>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	3b01      	subs	r3, #1
 8009ea0:	4a08      	ldr	r2, [pc, #32]	; (8009ec4 <vPortExitCritical+0x4c>)
 8009ea2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009ea4:	4b07      	ldr	r3, [pc, #28]	; (8009ec4 <vPortExitCritical+0x4c>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d104      	bne.n	8009eb6 <vPortExitCritical+0x3e>
 8009eac:	2300      	movs	r3, #0
 8009eae:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009eb6:	bf00      	nop
 8009eb8:	370c      	adds	r7, #12
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec0:	4770      	bx	lr
 8009ec2:	bf00      	nop
 8009ec4:	20000010 	.word	0x20000010
	...

08009ed0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009ed0:	f3ef 8009 	mrs	r0, PSP
 8009ed4:	f3bf 8f6f 	isb	sy
 8009ed8:	4b15      	ldr	r3, [pc, #84]	; (8009f30 <pxCurrentTCBConst>)
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	f01e 0f10 	tst.w	lr, #16
 8009ee0:	bf08      	it	eq
 8009ee2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009ee6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eea:	6010      	str	r0, [r2, #0]
 8009eec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009ef0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009ef4:	f380 8811 	msr	BASEPRI, r0
 8009ef8:	f3bf 8f4f 	dsb	sy
 8009efc:	f3bf 8f6f 	isb	sy
 8009f00:	f7fe fea0 	bl	8008c44 <vTaskSwitchContext>
 8009f04:	f04f 0000 	mov.w	r0, #0
 8009f08:	f380 8811 	msr	BASEPRI, r0
 8009f0c:	bc09      	pop	{r0, r3}
 8009f0e:	6819      	ldr	r1, [r3, #0]
 8009f10:	6808      	ldr	r0, [r1, #0]
 8009f12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f16:	f01e 0f10 	tst.w	lr, #16
 8009f1a:	bf08      	it	eq
 8009f1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009f20:	f380 8809 	msr	PSP, r0
 8009f24:	f3bf 8f6f 	isb	sy
 8009f28:	4770      	bx	lr
 8009f2a:	bf00      	nop
 8009f2c:	f3af 8000 	nop.w

08009f30 <pxCurrentTCBConst>:
 8009f30:	20000f44 	.word	0x20000f44
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009f34:	bf00      	nop
 8009f36:	bf00      	nop

08009f38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b082      	sub	sp, #8
 8009f3c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f42:	f383 8811 	msr	BASEPRI, r3
 8009f46:	f3bf 8f6f 	isb	sy
 8009f4a:	f3bf 8f4f 	dsb	sy
 8009f4e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009f50:	f7fe fdc0 	bl	8008ad4 <xTaskIncrementTick>
 8009f54:	4603      	mov	r3, r0
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d003      	beq.n	8009f62 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009f5a:	4b06      	ldr	r3, [pc, #24]	; (8009f74 <SysTick_Handler+0x3c>)
 8009f5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f60:	601a      	str	r2, [r3, #0]
 8009f62:	2300      	movs	r3, #0
 8009f64:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8009f6c:	bf00      	nop
 8009f6e:	3708      	adds	r7, #8
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}
 8009f74:	e000ed04 	.word	0xe000ed04

08009f78 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009f78:	b480      	push	{r7}
 8009f7a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009f7c:	4b0b      	ldr	r3, [pc, #44]	; (8009fac <vPortSetupTimerInterrupt+0x34>)
 8009f7e:	2200      	movs	r2, #0
 8009f80:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009f82:	4b0b      	ldr	r3, [pc, #44]	; (8009fb0 <vPortSetupTimerInterrupt+0x38>)
 8009f84:	2200      	movs	r2, #0
 8009f86:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009f88:	4b0a      	ldr	r3, [pc, #40]	; (8009fb4 <vPortSetupTimerInterrupt+0x3c>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4a0a      	ldr	r2, [pc, #40]	; (8009fb8 <vPortSetupTimerInterrupt+0x40>)
 8009f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8009f92:	099b      	lsrs	r3, r3, #6
 8009f94:	4a09      	ldr	r2, [pc, #36]	; (8009fbc <vPortSetupTimerInterrupt+0x44>)
 8009f96:	3b01      	subs	r3, #1
 8009f98:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009f9a:	4b04      	ldr	r3, [pc, #16]	; (8009fac <vPortSetupTimerInterrupt+0x34>)
 8009f9c:	2207      	movs	r2, #7
 8009f9e:	601a      	str	r2, [r3, #0]
}
 8009fa0:	bf00      	nop
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa8:	4770      	bx	lr
 8009faa:	bf00      	nop
 8009fac:	e000e010 	.word	0xe000e010
 8009fb0:	e000e018 	.word	0xe000e018
 8009fb4:	20000004 	.word	0x20000004
 8009fb8:	10624dd3 	.word	0x10624dd3
 8009fbc:	e000e014 	.word	0xe000e014

08009fc0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009fc0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009fd0 <vPortEnableVFP+0x10>
 8009fc4:	6801      	ldr	r1, [r0, #0]
 8009fc6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009fca:	6001      	str	r1, [r0, #0]
 8009fcc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009fce:	bf00      	nop
 8009fd0:	e000ed88 	.word	0xe000ed88

08009fd4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b085      	sub	sp, #20
 8009fd8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009fda:	f3ef 8305 	mrs	r3, IPSR
 8009fde:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2b0f      	cmp	r3, #15
 8009fe4:	d913      	bls.n	800a00e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009fe6:	4a16      	ldr	r2, [pc, #88]	; (800a040 <vPortValidateInterruptPriority+0x6c>)
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	4413      	add	r3, r2
 8009fec:	781b      	ldrb	r3, [r3, #0]
 8009fee:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009ff0:	4b14      	ldr	r3, [pc, #80]	; (800a044 <vPortValidateInterruptPriority+0x70>)
 8009ff2:	781b      	ldrb	r3, [r3, #0]
 8009ff4:	7afa      	ldrb	r2, [r7, #11]
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	d209      	bcs.n	800a00e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8009ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ffe:	f383 8811 	msr	BASEPRI, r3
 800a002:	f3bf 8f6f 	isb	sy
 800a006:	f3bf 8f4f 	dsb	sy
 800a00a:	607b      	str	r3, [r7, #4]
 800a00c:	e7fe      	b.n	800a00c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a00e:	4b0e      	ldr	r3, [pc, #56]	; (800a048 <vPortValidateInterruptPriority+0x74>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a016:	4b0d      	ldr	r3, [pc, #52]	; (800a04c <vPortValidateInterruptPriority+0x78>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d909      	bls.n	800a032 <vPortValidateInterruptPriority+0x5e>
 800a01e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a022:	f383 8811 	msr	BASEPRI, r3
 800a026:	f3bf 8f6f 	isb	sy
 800a02a:	f3bf 8f4f 	dsb	sy
 800a02e:	603b      	str	r3, [r7, #0]
 800a030:	e7fe      	b.n	800a030 <vPortValidateInterruptPriority+0x5c>
	}
 800a032:	bf00      	nop
 800a034:	3714      	adds	r7, #20
 800a036:	46bd      	mov	sp, r7
 800a038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03c:	4770      	bx	lr
 800a03e:	bf00      	nop
 800a040:	e000e3f0 	.word	0xe000e3f0
 800a044:	20001170 	.word	0x20001170
 800a048:	e000ed0c 	.word	0xe000ed0c
 800a04c:	20001174 	.word	0x20001174

0800a050 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b08a      	sub	sp, #40	; 0x28
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a058:	2300      	movs	r3, #0
 800a05a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a05c:	f7fe fc80 	bl	8008960 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a060:	4b57      	ldr	r3, [pc, #348]	; (800a1c0 <pvPortMalloc+0x170>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d101      	bne.n	800a06c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a068:	f000 f90c 	bl	800a284 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a06c:	4b55      	ldr	r3, [pc, #340]	; (800a1c4 <pvPortMalloc+0x174>)
 800a06e:	681a      	ldr	r2, [r3, #0]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	4013      	ands	r3, r2
 800a074:	2b00      	cmp	r3, #0
 800a076:	f040 808c 	bne.w	800a192 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d01c      	beq.n	800a0ba <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800a080:	2208      	movs	r2, #8
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	4413      	add	r3, r2
 800a086:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f003 0307 	and.w	r3, r3, #7
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d013      	beq.n	800a0ba <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f023 0307 	bic.w	r3, r3, #7
 800a098:	3308      	adds	r3, #8
 800a09a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f003 0307 	and.w	r3, r3, #7
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d009      	beq.n	800a0ba <pvPortMalloc+0x6a>
 800a0a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0aa:	f383 8811 	msr	BASEPRI, r3
 800a0ae:	f3bf 8f6f 	isb	sy
 800a0b2:	f3bf 8f4f 	dsb	sy
 800a0b6:	617b      	str	r3, [r7, #20]
 800a0b8:	e7fe      	b.n	800a0b8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d068      	beq.n	800a192 <pvPortMalloc+0x142>
 800a0c0:	4b41      	ldr	r3, [pc, #260]	; (800a1c8 <pvPortMalloc+0x178>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	687a      	ldr	r2, [r7, #4]
 800a0c6:	429a      	cmp	r2, r3
 800a0c8:	d863      	bhi.n	800a192 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a0ca:	4b40      	ldr	r3, [pc, #256]	; (800a1cc <pvPortMalloc+0x17c>)
 800a0cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a0ce:	4b3f      	ldr	r3, [pc, #252]	; (800a1cc <pvPortMalloc+0x17c>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a0d4:	e004      	b.n	800a0e0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800a0d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a0da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0e2:	685b      	ldr	r3, [r3, #4]
 800a0e4:	687a      	ldr	r2, [r7, #4]
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	d903      	bls.n	800a0f2 <pvPortMalloc+0xa2>
 800a0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d1f1      	bne.n	800a0d6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a0f2:	4b33      	ldr	r3, [pc, #204]	; (800a1c0 <pvPortMalloc+0x170>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	d04a      	beq.n	800a192 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a0fc:	6a3b      	ldr	r3, [r7, #32]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	2208      	movs	r2, #8
 800a102:	4413      	add	r3, r2
 800a104:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a108:	681a      	ldr	r2, [r3, #0]
 800a10a:	6a3b      	ldr	r3, [r7, #32]
 800a10c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a10e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a110:	685a      	ldr	r2, [r3, #4]
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	1ad2      	subs	r2, r2, r3
 800a116:	2308      	movs	r3, #8
 800a118:	005b      	lsls	r3, r3, #1
 800a11a:	429a      	cmp	r2, r3
 800a11c:	d91e      	bls.n	800a15c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a11e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	4413      	add	r3, r2
 800a124:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a126:	69bb      	ldr	r3, [r7, #24]
 800a128:	f003 0307 	and.w	r3, r3, #7
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d009      	beq.n	800a144 <pvPortMalloc+0xf4>
 800a130:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a134:	f383 8811 	msr	BASEPRI, r3
 800a138:	f3bf 8f6f 	isb	sy
 800a13c:	f3bf 8f4f 	dsb	sy
 800a140:	613b      	str	r3, [r7, #16]
 800a142:	e7fe      	b.n	800a142 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a146:	685a      	ldr	r2, [r3, #4]
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	1ad2      	subs	r2, r2, r3
 800a14c:	69bb      	ldr	r3, [r7, #24]
 800a14e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a152:	687a      	ldr	r2, [r7, #4]
 800a154:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a156:	69b8      	ldr	r0, [r7, #24]
 800a158:	f000 f8f6 	bl	800a348 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a15c:	4b1a      	ldr	r3, [pc, #104]	; (800a1c8 <pvPortMalloc+0x178>)
 800a15e:	681a      	ldr	r2, [r3, #0]
 800a160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	1ad3      	subs	r3, r2, r3
 800a166:	4a18      	ldr	r2, [pc, #96]	; (800a1c8 <pvPortMalloc+0x178>)
 800a168:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a16a:	4b17      	ldr	r3, [pc, #92]	; (800a1c8 <pvPortMalloc+0x178>)
 800a16c:	681a      	ldr	r2, [r3, #0]
 800a16e:	4b18      	ldr	r3, [pc, #96]	; (800a1d0 <pvPortMalloc+0x180>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	429a      	cmp	r2, r3
 800a174:	d203      	bcs.n	800a17e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a176:	4b14      	ldr	r3, [pc, #80]	; (800a1c8 <pvPortMalloc+0x178>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	4a15      	ldr	r2, [pc, #84]	; (800a1d0 <pvPortMalloc+0x180>)
 800a17c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a17e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a180:	685a      	ldr	r2, [r3, #4]
 800a182:	4b10      	ldr	r3, [pc, #64]	; (800a1c4 <pvPortMalloc+0x174>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	431a      	orrs	r2, r3
 800a188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a18a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a18e:	2200      	movs	r2, #0
 800a190:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a192:	f7fe fbf3 	bl	800897c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a196:	69fb      	ldr	r3, [r7, #28]
 800a198:	f003 0307 	and.w	r3, r3, #7
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d009      	beq.n	800a1b4 <pvPortMalloc+0x164>
 800a1a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1a4:	f383 8811 	msr	BASEPRI, r3
 800a1a8:	f3bf 8f6f 	isb	sy
 800a1ac:	f3bf 8f4f 	dsb	sy
 800a1b0:	60fb      	str	r3, [r7, #12]
 800a1b2:	e7fe      	b.n	800a1b2 <pvPortMalloc+0x162>
	return pvReturn;
 800a1b4:	69fb      	ldr	r3, [r7, #28]
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	3728      	adds	r7, #40	; 0x28
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}
 800a1be:	bf00      	nop
 800a1c0:	2000d4d0 	.word	0x2000d4d0
 800a1c4:	2000d4dc 	.word	0x2000d4dc
 800a1c8:	2000d4d4 	.word	0x2000d4d4
 800a1cc:	2000d4c8 	.word	0x2000d4c8
 800a1d0:	2000d4d8 	.word	0x2000d4d8

0800a1d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b086      	sub	sp, #24
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d046      	beq.n	800a274 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a1e6:	2308      	movs	r3, #8
 800a1e8:	425b      	negs	r3, r3
 800a1ea:	697a      	ldr	r2, [r7, #20]
 800a1ec:	4413      	add	r3, r2
 800a1ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a1f4:	693b      	ldr	r3, [r7, #16]
 800a1f6:	685a      	ldr	r2, [r3, #4]
 800a1f8:	4b20      	ldr	r3, [pc, #128]	; (800a27c <vPortFree+0xa8>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4013      	ands	r3, r2
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d109      	bne.n	800a216 <vPortFree+0x42>
 800a202:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a206:	f383 8811 	msr	BASEPRI, r3
 800a20a:	f3bf 8f6f 	isb	sy
 800a20e:	f3bf 8f4f 	dsb	sy
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	e7fe      	b.n	800a214 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d009      	beq.n	800a232 <vPortFree+0x5e>
 800a21e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a222:	f383 8811 	msr	BASEPRI, r3
 800a226:	f3bf 8f6f 	isb	sy
 800a22a:	f3bf 8f4f 	dsb	sy
 800a22e:	60bb      	str	r3, [r7, #8]
 800a230:	e7fe      	b.n	800a230 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	685a      	ldr	r2, [r3, #4]
 800a236:	4b11      	ldr	r3, [pc, #68]	; (800a27c <vPortFree+0xa8>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	4013      	ands	r3, r2
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d019      	beq.n	800a274 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d115      	bne.n	800a274 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	685a      	ldr	r2, [r3, #4]
 800a24c:	4b0b      	ldr	r3, [pc, #44]	; (800a27c <vPortFree+0xa8>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	43db      	mvns	r3, r3
 800a252:	401a      	ands	r2, r3
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a258:	f7fe fb82 	bl	8008960 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a25c:	693b      	ldr	r3, [r7, #16]
 800a25e:	685a      	ldr	r2, [r3, #4]
 800a260:	4b07      	ldr	r3, [pc, #28]	; (800a280 <vPortFree+0xac>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4413      	add	r3, r2
 800a266:	4a06      	ldr	r2, [pc, #24]	; (800a280 <vPortFree+0xac>)
 800a268:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a26a:	6938      	ldr	r0, [r7, #16]
 800a26c:	f000 f86c 	bl	800a348 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a270:	f7fe fb84 	bl	800897c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a274:	bf00      	nop
 800a276:	3718      	adds	r7, #24
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}
 800a27c:	2000d4dc 	.word	0x2000d4dc
 800a280:	2000d4d4 	.word	0x2000d4d4

0800a284 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a284:	b480      	push	{r7}
 800a286:	b085      	sub	sp, #20
 800a288:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a28a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a28e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a290:	4b27      	ldr	r3, [pc, #156]	; (800a330 <prvHeapInit+0xac>)
 800a292:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	f003 0307 	and.w	r3, r3, #7
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d00c      	beq.n	800a2b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	3307      	adds	r3, #7
 800a2a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	f023 0307 	bic.w	r3, r3, #7
 800a2aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a2ac:	68ba      	ldr	r2, [r7, #8]
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	1ad3      	subs	r3, r2, r3
 800a2b2:	4a1f      	ldr	r2, [pc, #124]	; (800a330 <prvHeapInit+0xac>)
 800a2b4:	4413      	add	r3, r2
 800a2b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a2bc:	4a1d      	ldr	r2, [pc, #116]	; (800a334 <prvHeapInit+0xb0>)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a2c2:	4b1c      	ldr	r3, [pc, #112]	; (800a334 <prvHeapInit+0xb0>)
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	68ba      	ldr	r2, [r7, #8]
 800a2cc:	4413      	add	r3, r2
 800a2ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a2d0:	2208      	movs	r2, #8
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	1a9b      	subs	r3, r3, r2
 800a2d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	f023 0307 	bic.w	r3, r3, #7
 800a2de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	4a15      	ldr	r2, [pc, #84]	; (800a338 <prvHeapInit+0xb4>)
 800a2e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a2e6:	4b14      	ldr	r3, [pc, #80]	; (800a338 <prvHeapInit+0xb4>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a2ee:	4b12      	ldr	r3, [pc, #72]	; (800a338 <prvHeapInit+0xb4>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	68fa      	ldr	r2, [r7, #12]
 800a2fe:	1ad2      	subs	r2, r2, r3
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a304:	4b0c      	ldr	r3, [pc, #48]	; (800a338 <prvHeapInit+0xb4>)
 800a306:	681a      	ldr	r2, [r3, #0]
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	4a0a      	ldr	r2, [pc, #40]	; (800a33c <prvHeapInit+0xb8>)
 800a312:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	4a09      	ldr	r2, [pc, #36]	; (800a340 <prvHeapInit+0xbc>)
 800a31a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a31c:	4b09      	ldr	r3, [pc, #36]	; (800a344 <prvHeapInit+0xc0>)
 800a31e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a322:	601a      	str	r2, [r3, #0]
}
 800a324:	bf00      	nop
 800a326:	3714      	adds	r7, #20
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr
 800a330:	20001178 	.word	0x20001178
 800a334:	2000d4c8 	.word	0x2000d4c8
 800a338:	2000d4d0 	.word	0x2000d4d0
 800a33c:	2000d4d8 	.word	0x2000d4d8
 800a340:	2000d4d4 	.word	0x2000d4d4
 800a344:	2000d4dc 	.word	0x2000d4dc

0800a348 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a348:	b480      	push	{r7}
 800a34a:	b085      	sub	sp, #20
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a350:	4b28      	ldr	r3, [pc, #160]	; (800a3f4 <prvInsertBlockIntoFreeList+0xac>)
 800a352:	60fb      	str	r3, [r7, #12]
 800a354:	e002      	b.n	800a35c <prvInsertBlockIntoFreeList+0x14>
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	60fb      	str	r3, [r7, #12]
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	687a      	ldr	r2, [r7, #4]
 800a362:	429a      	cmp	r2, r3
 800a364:	d8f7      	bhi.n	800a356 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	68ba      	ldr	r2, [r7, #8]
 800a370:	4413      	add	r3, r2
 800a372:	687a      	ldr	r2, [r7, #4]
 800a374:	429a      	cmp	r2, r3
 800a376:	d108      	bne.n	800a38a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	685a      	ldr	r2, [r3, #4]
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	685b      	ldr	r3, [r3, #4]
 800a380:	441a      	add	r2, r3
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	68ba      	ldr	r2, [r7, #8]
 800a394:	441a      	add	r2, r3
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d118      	bne.n	800a3d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681a      	ldr	r2, [r3, #0]
 800a3a2:	4b15      	ldr	r3, [pc, #84]	; (800a3f8 <prvInsertBlockIntoFreeList+0xb0>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d00d      	beq.n	800a3c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	685a      	ldr	r2, [r3, #4]
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	685b      	ldr	r3, [r3, #4]
 800a3b4:	441a      	add	r2, r3
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	681a      	ldr	r2, [r3, #0]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	601a      	str	r2, [r3, #0]
 800a3c4:	e008      	b.n	800a3d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a3c6:	4b0c      	ldr	r3, [pc, #48]	; (800a3f8 <prvInsertBlockIntoFreeList+0xb0>)
 800a3c8:	681a      	ldr	r2, [r3, #0]
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	601a      	str	r2, [r3, #0]
 800a3ce:	e003      	b.n	800a3d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	681a      	ldr	r2, [r3, #0]
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a3d8:	68fa      	ldr	r2, [r7, #12]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	429a      	cmp	r2, r3
 800a3de:	d002      	beq.n	800a3e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a3e6:	bf00      	nop
 800a3e8:	3714      	adds	r7, #20
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f0:	4770      	bx	lr
 800a3f2:	bf00      	nop
 800a3f4:	2000d4c8 	.word	0x2000d4c8
 800a3f8:	2000d4d0 	.word	0x2000d4d0

0800a3fc <adc_interface_init>:
static ADC_HandleTypeDef m2;
static float current_ma_filt[2];
static float alpha = 0.99;

void adc_interface_init(ADC_HandleTypeDef ch1, ADC_HandleTypeDef ch2)
{
 800a3fc:	b084      	sub	sp, #16
 800a3fe:	b580      	push	{r7, lr}
 800a400:	af00      	add	r7, sp, #0
 800a402:	f107 0c08 	add.w	ip, r7, #8
 800a406:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	m1 = ch1;
 800a40a:	4b0e      	ldr	r3, [pc, #56]	; (800a444 <adc_interface_init+0x48>)
 800a40c:	4618      	mov	r0, r3
 800a40e:	f107 0108 	add.w	r1, r7, #8
 800a412:	2348      	movs	r3, #72	; 0x48
 800a414:	461a      	mov	r2, r3
 800a416:	f002 fca7 	bl	800cd68 <memcpy>
	m2 = ch2;
 800a41a:	4b0b      	ldr	r3, [pc, #44]	; (800a448 <adc_interface_init+0x4c>)
 800a41c:	4618      	mov	r0, r3
 800a41e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a422:	2248      	movs	r2, #72	; 0x48
 800a424:	4619      	mov	r1, r3
 800a426:	f002 fc9f 	bl	800cd68 <memcpy>
	HAL_ADC_Start(&m1);
 800a42a:	4806      	ldr	r0, [pc, #24]	; (800a444 <adc_interface_init+0x48>)
 800a42c:	f7f9 fdce 	bl	8003fcc <HAL_ADC_Start>
	HAL_ADC_Start(&m2);
 800a430:	4805      	ldr	r0, [pc, #20]	; (800a448 <adc_interface_init+0x4c>)
 800a432:	f7f9 fdcb 	bl	8003fcc <HAL_ADC_Start>
}
 800a436:	bf00      	nop
 800a438:	46bd      	mov	sp, r7
 800a43a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a43e:	b004      	add	sp, #16
 800a440:	4770      	bx	lr
 800a442:	bf00      	nop
 800a444:	2000d4e0 	.word	0x2000d4e0
 800a448:	2000d528 	.word	0x2000d528
 800a44c:	00000000 	.word	0x00000000

0800a450 <sample_filter_adc>:

void sample_filter_adc(void)
{
 800a450:	b590      	push	{r4, r7, lr}
 800a452:	b083      	sub	sp, #12
 800a454:	af00      	add	r7, sp, #0
	uint8_t channel = 0;
 800a456:	2300      	movs	r3, #0
 800a458:	71fb      	strb	r3, [r7, #7]
	HAL_ADC_PollForConversion(&m1, 5);
 800a45a:	2105      	movs	r1, #5
 800a45c:	485a      	ldr	r0, [pc, #360]	; (800a5c8 <sample_filter_adc+0x178>)
 800a45e:	f7f9 fe7b 	bl	8004158 <HAL_ADC_PollForConversion>
	uint16_t raw = HAL_ADC_GetValue(&m1);
 800a462:	4859      	ldr	r0, [pc, #356]	; (800a5c8 <sample_filter_adc+0x178>)
 800a464:	f7fa f83d 	bl	80044e2 <HAL_ADC_GetValue>
 800a468:	4603      	mov	r3, r0
 800a46a:	80bb      	strh	r3, [r7, #4]
	float current_ma_f = ((((raw / 4095.0) * 3.0)/2.15) * 1000.0);
 800a46c:	88bb      	ldrh	r3, [r7, #4]
 800a46e:	4618      	mov	r0, r3
 800a470:	f7f6 f800 	bl	8000474 <__aeabi_i2d>
 800a474:	a350      	add	r3, pc, #320	; (adr r3, 800a5b8 <sample_filter_adc+0x168>)
 800a476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47a:	f7f6 f98f 	bl	800079c <__aeabi_ddiv>
 800a47e:	4603      	mov	r3, r0
 800a480:	460c      	mov	r4, r1
 800a482:	4618      	mov	r0, r3
 800a484:	4621      	mov	r1, r4
 800a486:	f04f 0200 	mov.w	r2, #0
 800a48a:	4b50      	ldr	r3, [pc, #320]	; (800a5cc <sample_filter_adc+0x17c>)
 800a48c:	f7f6 f85c 	bl	8000548 <__aeabi_dmul>
 800a490:	4603      	mov	r3, r0
 800a492:	460c      	mov	r4, r1
 800a494:	4618      	mov	r0, r3
 800a496:	4621      	mov	r1, r4
 800a498:	a349      	add	r3, pc, #292	; (adr r3, 800a5c0 <sample_filter_adc+0x170>)
 800a49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a49e:	f7f6 f97d 	bl	800079c <__aeabi_ddiv>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	460c      	mov	r4, r1
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	4621      	mov	r1, r4
 800a4aa:	f04f 0200 	mov.w	r2, #0
 800a4ae:	4b48      	ldr	r3, [pc, #288]	; (800a5d0 <sample_filter_adc+0x180>)
 800a4b0:	f7f6 f84a 	bl	8000548 <__aeabi_dmul>
 800a4b4:	4603      	mov	r3, r0
 800a4b6:	460c      	mov	r4, r1
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	4621      	mov	r1, r4
 800a4bc:	f7f6 fb1c 	bl	8000af8 <__aeabi_d2f>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	603b      	str	r3, [r7, #0]
	current_ma_filt[channel] = alpha * current_ma_filt[channel] + (1.0f-alpha) * current_ma_f;
 800a4c4:	79fb      	ldrb	r3, [r7, #7]
 800a4c6:	4a43      	ldr	r2, [pc, #268]	; (800a5d4 <sample_filter_adc+0x184>)
 800a4c8:	009b      	lsls	r3, r3, #2
 800a4ca:	4413      	add	r3, r2
 800a4cc:	ed93 7a00 	vldr	s14, [r3]
 800a4d0:	4b41      	ldr	r3, [pc, #260]	; (800a5d8 <sample_filter_adc+0x188>)
 800a4d2:	edd3 7a00 	vldr	s15, [r3]
 800a4d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a4da:	4b3f      	ldr	r3, [pc, #252]	; (800a5d8 <sample_filter_adc+0x188>)
 800a4dc:	edd3 7a00 	vldr	s15, [r3]
 800a4e0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a4e4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800a4e8:	edd7 7a00 	vldr	s15, [r7]
 800a4ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a4f0:	79fb      	ldrb	r3, [r7, #7]
 800a4f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a4f6:	4a37      	ldr	r2, [pc, #220]	; (800a5d4 <sample_filter_adc+0x184>)
 800a4f8:	009b      	lsls	r3, r3, #2
 800a4fa:	4413      	add	r3, r2
 800a4fc:	edc3 7a00 	vstr	s15, [r3]

	channel = 1;
 800a500:	2301      	movs	r3, #1
 800a502:	71fb      	strb	r3, [r7, #7]
	HAL_ADC_PollForConversion(&m2, 5);
 800a504:	2105      	movs	r1, #5
 800a506:	4835      	ldr	r0, [pc, #212]	; (800a5dc <sample_filter_adc+0x18c>)
 800a508:	f7f9 fe26 	bl	8004158 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&m2);
 800a50c:	4833      	ldr	r0, [pc, #204]	; (800a5dc <sample_filter_adc+0x18c>)
 800a50e:	f7f9 ffe8 	bl	80044e2 <HAL_ADC_GetValue>
 800a512:	4603      	mov	r3, r0
 800a514:	80bb      	strh	r3, [r7, #4]
	current_ma_f = ((((raw / 4095.0) * 3.0)/2.15) * 1000.0);
 800a516:	88bb      	ldrh	r3, [r7, #4]
 800a518:	4618      	mov	r0, r3
 800a51a:	f7f5 ffab 	bl	8000474 <__aeabi_i2d>
 800a51e:	a326      	add	r3, pc, #152	; (adr r3, 800a5b8 <sample_filter_adc+0x168>)
 800a520:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a524:	f7f6 f93a 	bl	800079c <__aeabi_ddiv>
 800a528:	4603      	mov	r3, r0
 800a52a:	460c      	mov	r4, r1
 800a52c:	4618      	mov	r0, r3
 800a52e:	4621      	mov	r1, r4
 800a530:	f04f 0200 	mov.w	r2, #0
 800a534:	4b25      	ldr	r3, [pc, #148]	; (800a5cc <sample_filter_adc+0x17c>)
 800a536:	f7f6 f807 	bl	8000548 <__aeabi_dmul>
 800a53a:	4603      	mov	r3, r0
 800a53c:	460c      	mov	r4, r1
 800a53e:	4618      	mov	r0, r3
 800a540:	4621      	mov	r1, r4
 800a542:	a31f      	add	r3, pc, #124	; (adr r3, 800a5c0 <sample_filter_adc+0x170>)
 800a544:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a548:	f7f6 f928 	bl	800079c <__aeabi_ddiv>
 800a54c:	4603      	mov	r3, r0
 800a54e:	460c      	mov	r4, r1
 800a550:	4618      	mov	r0, r3
 800a552:	4621      	mov	r1, r4
 800a554:	f04f 0200 	mov.w	r2, #0
 800a558:	4b1d      	ldr	r3, [pc, #116]	; (800a5d0 <sample_filter_adc+0x180>)
 800a55a:	f7f5 fff5 	bl	8000548 <__aeabi_dmul>
 800a55e:	4603      	mov	r3, r0
 800a560:	460c      	mov	r4, r1
 800a562:	4618      	mov	r0, r3
 800a564:	4621      	mov	r1, r4
 800a566:	f7f6 fac7 	bl	8000af8 <__aeabi_d2f>
 800a56a:	4603      	mov	r3, r0
 800a56c:	603b      	str	r3, [r7, #0]
	current_ma_filt[channel] = alpha * current_ma_filt[channel] + (1.0f-alpha) * current_ma_f;
 800a56e:	79fb      	ldrb	r3, [r7, #7]
 800a570:	4a18      	ldr	r2, [pc, #96]	; (800a5d4 <sample_filter_adc+0x184>)
 800a572:	009b      	lsls	r3, r3, #2
 800a574:	4413      	add	r3, r2
 800a576:	ed93 7a00 	vldr	s14, [r3]
 800a57a:	4b17      	ldr	r3, [pc, #92]	; (800a5d8 <sample_filter_adc+0x188>)
 800a57c:	edd3 7a00 	vldr	s15, [r3]
 800a580:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a584:	4b14      	ldr	r3, [pc, #80]	; (800a5d8 <sample_filter_adc+0x188>)
 800a586:	edd3 7a00 	vldr	s15, [r3]
 800a58a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a58e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800a592:	edd7 7a00 	vldr	s15, [r7]
 800a596:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a59a:	79fb      	ldrb	r3, [r7, #7]
 800a59c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a5a0:	4a0c      	ldr	r2, [pc, #48]	; (800a5d4 <sample_filter_adc+0x184>)
 800a5a2:	009b      	lsls	r3, r3, #2
 800a5a4:	4413      	add	r3, r2
 800a5a6:	edc3 7a00 	vstr	s15, [r3]
}
 800a5aa:	bf00      	nop
 800a5ac:	370c      	adds	r7, #12
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd90      	pop	{r4, r7, pc}
 800a5b2:	bf00      	nop
 800a5b4:	f3af 8000 	nop.w
 800a5b8:	00000000 	.word	0x00000000
 800a5bc:	40affe00 	.word	0x40affe00
 800a5c0:	33333333 	.word	0x33333333
 800a5c4:	40013333 	.word	0x40013333
 800a5c8:	2000d4e0 	.word	0x2000d4e0
 800a5cc:	40080000 	.word	0x40080000
 800a5d0:	408f4000 	.word	0x408f4000
 800a5d4:	2000d570 	.word	0x2000d570
 800a5d8:	20000014 	.word	0x20000014
 800a5dc:	2000d528 	.word	0x2000d528

0800a5e0 <get_motor_current_ma>:

uint32_t get_motor_current_ma(uint8_t channel)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b085      	sub	sp, #20
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	71fb      	strb	r3, [r7, #7]
	if(channel == 0)
 800a5ea:	79fb      	ldrb	r3, [r7, #7]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d10c      	bne.n	800a60a <get_motor_current_ma+0x2a>
	{
		uint32_t current_ma = (uint32_t) current_ma_filt[channel];
 800a5f0:	79fb      	ldrb	r3, [r7, #7]
 800a5f2:	4a11      	ldr	r2, [pc, #68]	; (800a638 <get_motor_current_ma+0x58>)
 800a5f4:	009b      	lsls	r3, r3, #2
 800a5f6:	4413      	add	r3, r2
 800a5f8:	edd3 7a00 	vldr	s15, [r3]
 800a5fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a600:	ee17 3a90 	vmov	r3, s15
 800a604:	60bb      	str	r3, [r7, #8]
		return current_ma;
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	e010      	b.n	800a62c <get_motor_current_ma+0x4c>
	}
	else if(channel == 1)
 800a60a:	79fb      	ldrb	r3, [r7, #7]
 800a60c:	2b01      	cmp	r3, #1
 800a60e:	d10c      	bne.n	800a62a <get_motor_current_ma+0x4a>
	{
		uint32_t current_ma = (uint32_t) current_ma_filt[channel];
 800a610:	79fb      	ldrb	r3, [r7, #7]
 800a612:	4a09      	ldr	r2, [pc, #36]	; (800a638 <get_motor_current_ma+0x58>)
 800a614:	009b      	lsls	r3, r3, #2
 800a616:	4413      	add	r3, r2
 800a618:	edd3 7a00 	vldr	s15, [r3]
 800a61c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a620:	ee17 3a90 	vmov	r3, s15
 800a624:	60fb      	str	r3, [r7, #12]
		return current_ma;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	e000      	b.n	800a62c <get_motor_current_ma+0x4c>
	}
	else
	{
		return 0;
 800a62a:	2300      	movs	r3, #0
	}
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3714      	adds	r7, #20
 800a630:	46bd      	mov	sp, r7
 800a632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a636:	4770      	bx	lr
 800a638:	2000d570 	.word	0x2000d570

0800a63c <unpack_can_message>:
 */

#include "can_messages.h"

 void unpack_can_message(can_message_id_t * msg)
 {
 800a63c:	b480      	push	{r7}
 800a63e:	b083      	sub	sp, #12
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
	msg->can_msg_type = ((msg->raw_id & CAN_MSG_TYPE_MASK) >> CAN_MSG_TYPE_SHIFT);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	0a9b      	lsrs	r3, r3, #10
 800a64a:	f003 0201 	and.w	r2, r3, #1
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	605a      	str	r2, [r3, #4]
	msg->can_class = ((msg->raw_id & CAN_MSG_CLASS_MASK) >> CAN_MSG_CLASS_SHIFT);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	09db      	lsrs	r3, r3, #7
 800a658:	f003 0207 	and.w	r2, r3, #7
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	609a      	str	r2, [r3, #8]
	msg->can_index = ((msg->raw_id & CAN_MSG_INDEX_MASK) >> CAN_MSG_INDEX_SHIFT);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	091b      	lsrs	r3, r3, #4
 800a666:	f003 0207 	and.w	r2, r3, #7
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	60da      	str	r2, [r3, #12]
	msg->can_device = ((msg->raw_id & CAN_MSG_DEVICE_MASK) >> CAN_MSG_DEVICE_SHIFT);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f003 020f 	and.w	r2, r3, #15
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	611a      	str	r2, [r3, #16]
 }
 800a67a:	bf00      	nop
 800a67c:	370c      	adds	r7, #12
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr

0800a686 <pack_can_message>:

 void pack_can_message(can_message_id_t * msg)
 {
 800a686:	b480      	push	{r7}
 800a688:	b083      	sub	sp, #12
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	6078      	str	r0, [r7, #4]
	msg->raw_id = ((msg->can_msg_type << CAN_MSG_TYPE_SHIFT) & CAN_MSG_TYPE_MASK);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	685b      	ldr	r3, [r3, #4]
 800a692:	029b      	lsls	r3, r3, #10
 800a694:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	601a      	str	r2, [r3, #0]
	msg->raw_id |= ((msg->can_class << CAN_MSG_CLASS_SHIFT) & CAN_MSG_CLASS_MASK);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681a      	ldr	r2, [r3, #0]
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	01db      	lsls	r3, r3, #7
 800a6a6:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800a6aa:	431a      	orrs	r2, r3
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	601a      	str	r2, [r3, #0]
	msg->raw_id |= ((msg->can_index << CAN_MSG_INDEX_SHIFT) & CAN_MSG_INDEX_MASK);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681a      	ldr	r2, [r3, #0]
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	68db      	ldr	r3, [r3, #12]
 800a6b8:	011b      	lsls	r3, r3, #4
 800a6ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a6be:	431a      	orrs	r2, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	601a      	str	r2, [r3, #0]
	msg->raw_id |= ((msg->can_device << CAN_MSG_DEVICE_SHIFT) & CAN_MSG_DEVICE_MASK);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681a      	ldr	r2, [r3, #0]
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	691b      	ldr	r3, [r3, #16]
 800a6cc:	f003 030f 	and.w	r3, r3, #15
 800a6d0:	431a      	orrs	r2, r3
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	601a      	str	r2, [r3, #0]
 }
 800a6d6:	bf00      	nop
 800a6d8:	370c      	adds	r7, #12
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e0:	4770      	bx	lr
	...

0800a6e4 <get_motor_encoder_ticks>:
 static volatile int32_t ticks_offset[NUMBER_MOTORS] = {0};
 static volatile int32_t ticks_count[NUMBER_MOTORS] = {0};
 static volatile uint16_t last_cnt[NUMBER_MOTORS] = {0};

 int32_t get_motor_encoder_ticks(uint8_t channel)
 {
 800a6e4:	b480      	push	{r7}
 800a6e6:	b085      	sub	sp, #20
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	71fb      	strb	r3, [r7, #7]
	 if(channel == 0)
 800a6ee:	79fb      	ldrb	r3, [r7, #7]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d143      	bne.n	800a77c <get_motor_encoder_ticks+0x98>
	 {
		 uint16_t current_count =  TIM1->CNT;
 800a6f4:	4b4c      	ldr	r3, [pc, #304]	; (800a828 <get_motor_encoder_ticks+0x144>)
 800a6f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6f8:	81bb      	strh	r3, [r7, #12]
		 // Check for rollover
		 if(current_count < 5000 && last_cnt[channel] > 60000)
 800a6fa:	89bb      	ldrh	r3, [r7, #12]
 800a6fc:	f241 3287 	movw	r2, #4999	; 0x1387
 800a700:	4293      	cmp	r3, r2
 800a702:	d813      	bhi.n	800a72c <get_motor_encoder_ticks+0x48>
 800a704:	79fb      	ldrb	r3, [r7, #7]
 800a706:	4a49      	ldr	r2, [pc, #292]	; (800a82c <get_motor_encoder_ticks+0x148>)
 800a708:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a70c:	b29b      	uxth	r3, r3
 800a70e:	f64e 2260 	movw	r2, #60000	; 0xea60
 800a712:	4293      	cmp	r3, r2
 800a714:	d90a      	bls.n	800a72c <get_motor_encoder_ticks+0x48>
		 {
			 // Overflow
			 ticks_offset[channel] += 65536;
 800a716:	79fb      	ldrb	r3, [r7, #7]
 800a718:	4a45      	ldr	r2, [pc, #276]	; (800a830 <get_motor_encoder_ticks+0x14c>)
 800a71a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a71e:	79fb      	ldrb	r3, [r7, #7]
 800a720:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800a724:	4942      	ldr	r1, [pc, #264]	; (800a830 <get_motor_encoder_ticks+0x14c>)
 800a726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a72a:	e017      	b.n	800a75c <get_motor_encoder_ticks+0x78>
		 }
		 else if(current_count > 60000 && last_cnt[channel] < 5000)
 800a72c:	89bb      	ldrh	r3, [r7, #12]
 800a72e:	f64e 2260 	movw	r2, #60000	; 0xea60
 800a732:	4293      	cmp	r3, r2
 800a734:	d912      	bls.n	800a75c <get_motor_encoder_ticks+0x78>
 800a736:	79fb      	ldrb	r3, [r7, #7]
 800a738:	4a3c      	ldr	r2, [pc, #240]	; (800a82c <get_motor_encoder_ticks+0x148>)
 800a73a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a73e:	b29b      	uxth	r3, r3
 800a740:	f241 3287 	movw	r2, #4999	; 0x1387
 800a744:	4293      	cmp	r3, r2
 800a746:	d809      	bhi.n	800a75c <get_motor_encoder_ticks+0x78>
		 {
			 // Underflow
			 ticks_offset[channel] -= 65536;
 800a748:	79fb      	ldrb	r3, [r7, #7]
 800a74a:	4a39      	ldr	r2, [pc, #228]	; (800a830 <get_motor_encoder_ticks+0x14c>)
 800a74c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a750:	79fb      	ldrb	r3, [r7, #7]
 800a752:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 800a756:	4936      	ldr	r1, [pc, #216]	; (800a830 <get_motor_encoder_ticks+0x14c>)
 800a758:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		 }

		 last_cnt[channel] = current_count;
 800a75c:	79fb      	ldrb	r3, [r7, #7]
 800a75e:	4933      	ldr	r1, [pc, #204]	; (800a82c <get_motor_encoder_ticks+0x148>)
 800a760:	89ba      	ldrh	r2, [r7, #12]
 800a762:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		 ticks_count[channel] = current_count + ticks_offset[channel];
 800a766:	89b9      	ldrh	r1, [r7, #12]
 800a768:	79fb      	ldrb	r3, [r7, #7]
 800a76a:	4a31      	ldr	r2, [pc, #196]	; (800a830 <get_motor_encoder_ticks+0x14c>)
 800a76c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a770:	79fb      	ldrb	r3, [r7, #7]
 800a772:	440a      	add	r2, r1
 800a774:	492f      	ldr	r1, [pc, #188]	; (800a834 <get_motor_encoder_ticks+0x150>)
 800a776:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a77a:	e04b      	b.n	800a814 <get_motor_encoder_ticks+0x130>
	 }
	 else if(channel == 1)
 800a77c:	79fb      	ldrb	r3, [r7, #7]
 800a77e:	2b01      	cmp	r3, #1
 800a780:	d143      	bne.n	800a80a <get_motor_encoder_ticks+0x126>
	 {
		 uint16_t current_count =  TIM3->CNT;
 800a782:	4b2d      	ldr	r3, [pc, #180]	; (800a838 <get_motor_encoder_ticks+0x154>)
 800a784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a786:	81fb      	strh	r3, [r7, #14]
		 // Check for rollover
		 if(current_count < 5000 && last_cnt[channel] > 60000)
 800a788:	89fb      	ldrh	r3, [r7, #14]
 800a78a:	f241 3287 	movw	r2, #4999	; 0x1387
 800a78e:	4293      	cmp	r3, r2
 800a790:	d813      	bhi.n	800a7ba <get_motor_encoder_ticks+0xd6>
 800a792:	79fb      	ldrb	r3, [r7, #7]
 800a794:	4a25      	ldr	r2, [pc, #148]	; (800a82c <get_motor_encoder_ticks+0x148>)
 800a796:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a79a:	b29b      	uxth	r3, r3
 800a79c:	f64e 2260 	movw	r2, #60000	; 0xea60
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	d90a      	bls.n	800a7ba <get_motor_encoder_ticks+0xd6>
		 {
			 // Overflow
			 ticks_offset[channel] += 65536;
 800a7a4:	79fb      	ldrb	r3, [r7, #7]
 800a7a6:	4a22      	ldr	r2, [pc, #136]	; (800a830 <get_motor_encoder_ticks+0x14c>)
 800a7a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a7ac:	79fb      	ldrb	r3, [r7, #7]
 800a7ae:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800a7b2:	491f      	ldr	r1, [pc, #124]	; (800a830 <get_motor_encoder_ticks+0x14c>)
 800a7b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a7b8:	e017      	b.n	800a7ea <get_motor_encoder_ticks+0x106>
		 }
		 else if(current_count > 60000 && last_cnt[channel] < 5000)
 800a7ba:	89fb      	ldrh	r3, [r7, #14]
 800a7bc:	f64e 2260 	movw	r2, #60000	; 0xea60
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d912      	bls.n	800a7ea <get_motor_encoder_ticks+0x106>
 800a7c4:	79fb      	ldrb	r3, [r7, #7]
 800a7c6:	4a19      	ldr	r2, [pc, #100]	; (800a82c <get_motor_encoder_ticks+0x148>)
 800a7c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7cc:	b29b      	uxth	r3, r3
 800a7ce:	f241 3287 	movw	r2, #4999	; 0x1387
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d809      	bhi.n	800a7ea <get_motor_encoder_ticks+0x106>
		 {
			 // Underflow
			 ticks_offset[channel] -= 65536;
 800a7d6:	79fb      	ldrb	r3, [r7, #7]
 800a7d8:	4a15      	ldr	r2, [pc, #84]	; (800a830 <get_motor_encoder_ticks+0x14c>)
 800a7da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a7de:	79fb      	ldrb	r3, [r7, #7]
 800a7e0:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 800a7e4:	4912      	ldr	r1, [pc, #72]	; (800a830 <get_motor_encoder_ticks+0x14c>)
 800a7e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		 }

		 last_cnt[channel] = current_count;
 800a7ea:	79fb      	ldrb	r3, [r7, #7]
 800a7ec:	490f      	ldr	r1, [pc, #60]	; (800a82c <get_motor_encoder_ticks+0x148>)
 800a7ee:	89fa      	ldrh	r2, [r7, #14]
 800a7f0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		 ticks_count[channel] = current_count + ticks_offset[channel];
 800a7f4:	89f9      	ldrh	r1, [r7, #14]
 800a7f6:	79fb      	ldrb	r3, [r7, #7]
 800a7f8:	4a0d      	ldr	r2, [pc, #52]	; (800a830 <get_motor_encoder_ticks+0x14c>)
 800a7fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a7fe:	79fb      	ldrb	r3, [r7, #7]
 800a800:	440a      	add	r2, r1
 800a802:	490c      	ldr	r1, [pc, #48]	; (800a834 <get_motor_encoder_ticks+0x150>)
 800a804:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a808:	e004      	b.n	800a814 <get_motor_encoder_ticks+0x130>
	 }
	 else if(channel >= NUMBER_MOTORS)
 800a80a:	79fb      	ldrb	r3, [r7, #7]
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d901      	bls.n	800a814 <get_motor_encoder_ticks+0x130>
	 {
		return 0;
 800a810:	2300      	movs	r3, #0
 800a812:	e003      	b.n	800a81c <get_motor_encoder_ticks+0x138>
	 }
	 return ticks_count[channel];
 800a814:	79fb      	ldrb	r3, [r7, #7]
 800a816:	4a07      	ldr	r2, [pc, #28]	; (800a834 <get_motor_encoder_ticks+0x150>)
 800a818:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 }
 800a81c:	4618      	mov	r0, r3
 800a81e:	3714      	adds	r7, #20
 800a820:	46bd      	mov	sp, r7
 800a822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a826:	4770      	bx	lr
 800a828:	40010000 	.word	0x40010000
 800a82c:	2000d588 	.word	0x2000d588
 800a830:	2000d578 	.word	0x2000d578
 800a834:	2000d580 	.word	0x2000d580
 800a838:	40000400 	.word	0x40000400

0800a83c <set_motor_encoder_ticks>:

 void set_motor_encoder_ticks(uint8_t channel, int32_t ticks)
 {
 800a83c:	b480      	push	{r7}
 800a83e:	b083      	sub	sp, #12
 800a840:	af00      	add	r7, sp, #0
 800a842:	4603      	mov	r3, r0
 800a844:	6039      	str	r1, [r7, #0]
 800a846:	71fb      	strb	r3, [r7, #7]
	if(channel >= NUMBER_MOTORS)
 800a848:	79fb      	ldrb	r3, [r7, #7]
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d80f      	bhi.n	800a86e <set_motor_encoder_ticks+0x32>
	{
		return;
	}
	// TODO check this
	ticks_offset[channel] += (ticks - ticks_count[channel]);
 800a84e:	79fb      	ldrb	r3, [r7, #7]
 800a850:	4a0a      	ldr	r2, [pc, #40]	; (800a87c <set_motor_encoder_ticks+0x40>)
 800a852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a856:	683a      	ldr	r2, [r7, #0]
 800a858:	1ad1      	subs	r1, r2, r3
 800a85a:	79fb      	ldrb	r3, [r7, #7]
 800a85c:	4a08      	ldr	r2, [pc, #32]	; (800a880 <set_motor_encoder_ticks+0x44>)
 800a85e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a862:	79fb      	ldrb	r3, [r7, #7]
 800a864:	440a      	add	r2, r1
 800a866:	4906      	ldr	r1, [pc, #24]	; (800a880 <set_motor_encoder_ticks+0x44>)
 800a868:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a86c:	e000      	b.n	800a870 <set_motor_encoder_ticks+0x34>
		return;
 800a86e:	bf00      	nop
 }
 800a870:	370c      	adds	r7, #12
 800a872:	46bd      	mov	sp, r7
 800a874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a878:	4770      	bx	lr
 800a87a:	bf00      	nop
 800a87c:	2000d580 	.word	0x2000d580
 800a880:	2000d578 	.word	0x2000d578

0800a884 <precalc_inverse_trig>:
static float acos_div = 0.1;
static float atan_div = 0.1;
int32_t half_range = 10;

void precalc_inverse_trig(void)
{
 800a884:	b590      	push	{r4, r7, lr}
 800a886:	b085      	sub	sp, #20
 800a888:	af00      	add	r7, sp, #0
	int32_t i;
	// acos domain from -1 to 1
	float darg = 2.0 / NUM_ELEMENTS_IT;
 800a88a:	4b42      	ldr	r3, [pc, #264]	; (800a994 <precalc_inverse_trig+0x110>)
 800a88c:	60bb      	str	r3, [r7, #8]
	for(i = 0; i < NUM_ELEMENTS_IT; i++)
 800a88e:	2300      	movs	r3, #0
 800a890:	60fb      	str	r3, [r7, #12]
 800a892:	e031      	b.n	800a8f8 <precalc_inverse_trig+0x74>
	{
		float arg = -1.0 + i*darg;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	ee07 3a90 	vmov	s15, r3
 800a89a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a89e:	edd7 7a02 	vldr	s15, [r7, #8]
 800a8a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a8aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a8ae:	edc7 7a00 	vstr	s15, [r7]
		acos_arg_table[i] = arg;
 800a8b2:	4a39      	ldr	r2, [pc, #228]	; (800a998 <precalc_inverse_trig+0x114>)
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	009b      	lsls	r3, r3, #2
 800a8b8:	4413      	add	r3, r2
 800a8ba:	683a      	ldr	r2, [r7, #0]
 800a8bc:	601a      	str	r2, [r3, #0]
		acos_out_table[i] = acos(acos_arg_table[i]);
 800a8be:	4a36      	ldr	r2, [pc, #216]	; (800a998 <precalc_inverse_trig+0x114>)
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	009b      	lsls	r3, r3, #2
 800a8c4:	4413      	add	r3, r2
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f7f5 fde5 	bl	8000498 <__aeabi_f2d>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	460c      	mov	r4, r1
 800a8d2:	ec44 3b10 	vmov	d0, r3, r4
 800a8d6:	f002 fc05 	bl	800d0e4 <acos>
 800a8da:	ec54 3b10 	vmov	r3, r4, d0
 800a8de:	4618      	mov	r0, r3
 800a8e0:	4621      	mov	r1, r4
 800a8e2:	f7f6 f909 	bl	8000af8 <__aeabi_d2f>
 800a8e6:	4601      	mov	r1, r0
 800a8e8:	4a2c      	ldr	r2, [pc, #176]	; (800a99c <precalc_inverse_trig+0x118>)
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	009b      	lsls	r3, r3, #2
 800a8ee:	4413      	add	r3, r2
 800a8f0:	6019      	str	r1, [r3, #0]
	for(i = 0; i < NUM_ELEMENTS_IT; i++)
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	3301      	adds	r3, #1
 800a8f6:	60fb      	str	r3, [r7, #12]
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a8fe:	dbc9      	blt.n	800a894 <precalc_inverse_trig+0x10>
	}
	acos_div = 1.0f / (1.0f / (NUM_ELEMENTS_IT/2));
 800a900:	4b27      	ldr	r3, [pc, #156]	; (800a9a0 <precalc_inverse_trig+0x11c>)
 800a902:	4a28      	ldr	r2, [pc, #160]	; (800a9a4 <precalc_inverse_trig+0x120>)
 800a904:	601a      	str	r2, [r3, #0]
	half_range = NUM_ELEMENTS_IT / 2;
 800a906:	4b28      	ldr	r3, [pc, #160]	; (800a9a8 <precalc_inverse_trig+0x124>)
 800a908:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a90c:	601a      	str	r2, [r3, #0]

	// atan domain all real numbers, but asymptotic to +-pi/2 outside of roughly +-20.0
	darg = (2.0 * ATAN_ARG_RANGE) / NUM_ELEMENTS_IT;
 800a90e:	4b27      	ldr	r3, [pc, #156]	; (800a9ac <precalc_inverse_trig+0x128>)
 800a910:	60bb      	str	r3, [r7, #8]
	for(i = 0; i < NUM_ELEMENTS_IT; i++)
 800a912:	2300      	movs	r3, #0
 800a914:	60fb      	str	r3, [r7, #12]
 800a916:	e031      	b.n	800a97c <precalc_inverse_trig+0xf8>
	{
		float arg = -ATAN_ARG_RANGE + i*darg;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	ee07 3a90 	vmov	s15, r3
 800a91e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a922:	edd7 7a02 	vldr	s15, [r7, #8]
 800a926:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a92a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800a92e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a932:	edc7 7a01 	vstr	s15, [r7, #4]
		atan_arg_table[i] = arg;
 800a936:	4a1e      	ldr	r2, [pc, #120]	; (800a9b0 <precalc_inverse_trig+0x12c>)
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	009b      	lsls	r3, r3, #2
 800a93c:	4413      	add	r3, r2
 800a93e:	687a      	ldr	r2, [r7, #4]
 800a940:	601a      	str	r2, [r3, #0]
		atan_out_table[i] = atan(atan_arg_table[i]);
 800a942:	4a1b      	ldr	r2, [pc, #108]	; (800a9b0 <precalc_inverse_trig+0x12c>)
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	009b      	lsls	r3, r3, #2
 800a948:	4413      	add	r3, r2
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	4618      	mov	r0, r3
 800a94e:	f7f5 fda3 	bl	8000498 <__aeabi_f2d>
 800a952:	4603      	mov	r3, r0
 800a954:	460c      	mov	r4, r1
 800a956:	ec44 3b10 	vmov	d0, r3, r4
 800a95a:	f002 fa19 	bl	800cd90 <atan>
 800a95e:	ec54 3b10 	vmov	r3, r4, d0
 800a962:	4618      	mov	r0, r3
 800a964:	4621      	mov	r1, r4
 800a966:	f7f6 f8c7 	bl	8000af8 <__aeabi_d2f>
 800a96a:	4601      	mov	r1, r0
 800a96c:	4a11      	ldr	r2, [pc, #68]	; (800a9b4 <precalc_inverse_trig+0x130>)
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	009b      	lsls	r3, r3, #2
 800a972:	4413      	add	r3, r2
 800a974:	6019      	str	r1, [r3, #0]
	for(i = 0; i < NUM_ELEMENTS_IT; i++)
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	3301      	adds	r3, #1
 800a97a:	60fb      	str	r3, [r7, #12]
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a982:	dbc9      	blt.n	800a918 <precalc_inverse_trig+0x94>
	}
	atan_div = 1.0f / ((1.0f * ATAN_ARG_RANGE) / (NUM_ELEMENTS_IT/2));
 800a984:	4b0c      	ldr	r3, [pc, #48]	; (800a9b8 <precalc_inverse_trig+0x134>)
 800a986:	4a0d      	ldr	r2, [pc, #52]	; (800a9bc <precalc_inverse_trig+0x138>)
 800a988:	601a      	str	r2, [r3, #0]
}
 800a98a:	bf00      	nop
 800a98c:	3714      	adds	r7, #20
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd90      	pop	{r4, r7, pc}
 800a992:	bf00      	nop
 800a994:	3a83126f 	.word	0x3a83126f
 800a998:	2000d58c 	.word	0x2000d58c
 800a99c:	2000f4cc 	.word	0x2000f4cc
 800a9a0:	20000018 	.word	0x20000018
 800a9a4:	4479ffff 	.word	0x4479ffff
 800a9a8:	20000020 	.word	0x20000020
 800a9ac:	3c23d70a 	.word	0x3c23d70a
 800a9b0:	2001140c 	.word	0x2001140c
 800a9b4:	2001334c 	.word	0x2001334c
 800a9b8:	2000001c 	.word	0x2000001c
 800a9bc:	42c80000 	.word	0x42c80000

0800a9c0 <fast_acos>:

float fast_acos(float x)
{
 800a9c0:	b590      	push	{r4, r7, lr}
 800a9c2:	b087      	sub	sp, #28
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	ed87 0a01 	vstr	s0, [r7, #4]
	// Wrap to +-1
	if(x > 1.0 || x < -1.0)
 800a9ca:	edd7 7a01 	vldr	s15, [r7, #4]
 800a9ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a9d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9da:	dc08      	bgt.n	800a9ee <fast_acos+0x2e>
 800a9dc:	edd7 7a01 	vldr	s15, [r7, #4]
 800a9e0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800a9e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9ec:	d510      	bpl.n	800aa10 <fast_acos+0x50>
	{
		return acos(x); // TODO
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	f7f5 fd52 	bl	8000498 <__aeabi_f2d>
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	460c      	mov	r4, r1
 800a9f8:	ec44 3b10 	vmov	d0, r3, r4
 800a9fc:	f002 fb72 	bl	800d0e4 <acos>
 800aa00:	ec54 3b10 	vmov	r3, r4, d0
 800aa04:	4618      	mov	r0, r3
 800aa06:	4621      	mov	r1, r4
 800aa08:	f7f6 f876 	bl	8000af8 <__aeabi_d2f>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	e025      	b.n	800aa5c <fast_acos+0x9c>
	}
	// Fast search
	float temp = x * acos_div; // Divided by 1.0 / NUM_ELEMENTS/2. E.g. 0.5 /( 1.0/ 10 ) goes to 5, -0.5 goes to -5
 800aa10:	4b16      	ldr	r3, [pc, #88]	; (800aa6c <fast_acos+0xac>)
 800aa12:	edd3 7a00 	vldr	s15, [r3]
 800aa16:	ed97 7a01 	vldr	s14, [r7, #4]
 800aa1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa1e:	edc7 7a04 	vstr	s15, [r7, #16]
	int32_t offset = half_range + (int32_t) temp;
 800aa22:	edd7 7a04 	vldr	s15, [r7, #16]
 800aa26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aa2a:	ee17 2a90 	vmov	r2, s15
 800aa2e:	4b10      	ldr	r3, [pc, #64]	; (800aa70 <fast_acos+0xb0>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	4413      	add	r3, r2
 800aa34:	617b      	str	r3, [r7, #20]
	if(offset < 0){offset = 0;}
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	da01      	bge.n	800aa40 <fast_acos+0x80>
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	617b      	str	r3, [r7, #20]
	if(offset >= NUM_ELEMENTS_IT){offset = NUM_ELEMENTS_IT-1;}
 800aa40:	697b      	ldr	r3, [r7, #20]
 800aa42:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800aa46:	db02      	blt.n	800aa4e <fast_acos+0x8e>
 800aa48:	f240 73cf 	movw	r3, #1999	; 0x7cf
 800aa4c:	617b      	str	r3, [r7, #20]
	float val = acos_out_table[offset];
 800aa4e:	4a09      	ldr	r2, [pc, #36]	; (800aa74 <fast_acos+0xb4>)
 800aa50:	697b      	ldr	r3, [r7, #20]
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	4413      	add	r3, r2
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	60fb      	str	r3, [r7, #12]
	return val;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	ee07 3a90 	vmov	s15, r3
}
 800aa60:	eeb0 0a67 	vmov.f32	s0, s15
 800aa64:	371c      	adds	r7, #28
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd90      	pop	{r4, r7, pc}
 800aa6a:	bf00      	nop
 800aa6c:	20000018 	.word	0x20000018
 800aa70:	20000020 	.word	0x20000020
 800aa74:	2000f4cc 	.word	0x2000f4cc

0800aa78 <fast_atan>:

float fast_atan(float x)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b087      	sub	sp, #28
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	ed87 0a01 	vstr	s0, [r7, #4]
	if(x > ATAN_ARG_RANGE)
 800aa82:	edd7 7a01 	vldr	s15, [r7, #4]
 800aa86:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800aa8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aa8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa92:	dd01      	ble.n	800aa98 <fast_atan+0x20>
	{
		return M_PI_2; // TODO interpolate?
 800aa94:	4b1d      	ldr	r3, [pc, #116]	; (800ab0c <fast_atan+0x94>)
 800aa96:	e030      	b.n	800aafa <fast_atan+0x82>
	}
	else if(x < -ATAN_ARG_RANGE)
 800aa98:	edd7 7a01 	vldr	s15, [r7, #4]
 800aa9c:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 800aaa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aaa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaa8:	d501      	bpl.n	800aaae <fast_atan+0x36>
	{
		return -M_PI_2; // TODO interpolate?
 800aaaa:	4b19      	ldr	r3, [pc, #100]	; (800ab10 <fast_atan+0x98>)
 800aaac:	e025      	b.n	800aafa <fast_atan+0x82>
	}
	else
	{
		// Search through
		// Fast search
		float temp = x * atan_div; // Divided by RANGE / NUM_ELEMENTS/2. E.g. 10.0 /( 20.0/ 10 ) goes to 5, -10 goes to -5
 800aaae:	4b19      	ldr	r3, [pc, #100]	; (800ab14 <fast_atan+0x9c>)
 800aab0:	edd3 7a00 	vldr	s15, [r3]
 800aab4:	ed97 7a01 	vldr	s14, [r7, #4]
 800aab8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aabc:	edc7 7a04 	vstr	s15, [r7, #16]
		int32_t offset = half_range + (int32_t) temp;
 800aac0:	edd7 7a04 	vldr	s15, [r7, #16]
 800aac4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aac8:	ee17 2a90 	vmov	r2, s15
 800aacc:	4b12      	ldr	r3, [pc, #72]	; (800ab18 <fast_atan+0xa0>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	4413      	add	r3, r2
 800aad2:	617b      	str	r3, [r7, #20]
		if(offset < 0){offset = 0;}
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	da01      	bge.n	800aade <fast_atan+0x66>
 800aada:	2300      	movs	r3, #0
 800aadc:	617b      	str	r3, [r7, #20]
		if(offset >= NUM_ELEMENTS_IT){offset = NUM_ELEMENTS_IT-1;}
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800aae4:	db02      	blt.n	800aaec <fast_atan+0x74>
 800aae6:	f240 73cf 	movw	r3, #1999	; 0x7cf
 800aaea:	617b      	str	r3, [r7, #20]
		float val = atan_out_table[offset];
 800aaec:	4a0b      	ldr	r2, [pc, #44]	; (800ab1c <fast_atan+0xa4>)
 800aaee:	697b      	ldr	r3, [r7, #20]
 800aaf0:	009b      	lsls	r3, r3, #2
 800aaf2:	4413      	add	r3, r2
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	60fb      	str	r3, [r7, #12]
		return val;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	ee07 3a90 	vmov	s15, r3
	}
}
 800aafe:	eeb0 0a67 	vmov.f32	s0, s15
 800ab02:	371c      	adds	r7, #28
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	4770      	bx	lr
 800ab0c:	3fc90fdb 	.word	0x3fc90fdb
 800ab10:	bfc90fdb 	.word	0xbfc90fdb
 800ab14:	2000001c 	.word	0x2000001c
 800ab18:	20000020 	.word	0x20000020
 800ab1c:	2001334c 	.word	0x2001334c

0800ab20 <calculate_impedance_control>:
 #include "impedance_controller.h"

 static const float speed_alpha = 0.995;

 void calculate_impedance_control(const impedance_control_params_t params, const leg_ik_t leg, const pos_joint_space_t current_pos, const pos_cartesian_t desired_pos, impedance_control_cmds_t * cmds)
 {
 800ab20:	b084      	sub	sp, #16
 800ab22:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ab26:	b0a0      	sub	sp, #128	; 0x80
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	f107 0498 	add.w	r4, r7, #152	; 0x98
 800ab2e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ab32:	eeb0 4a40 	vmov.f32	s8, s0
 800ab36:	eef0 4a60 	vmov.f32	s9, s1
 800ab3a:	eeb0 5a41 	vmov.f32	s10, s2
 800ab3e:	eef0 5a61 	vmov.f32	s11, s3
 800ab42:	eeb0 6a42 	vmov.f32	s12, s4
 800ab46:	eef0 6a62 	vmov.f32	s13, s5
 800ab4a:	eeb0 7a43 	vmov.f32	s14, s6
 800ab4e:	eef0 7a63 	vmov.f32	s15, s7
 800ab52:	ed87 4a04 	vstr	s8, [r7, #16]
 800ab56:	edc7 4a05 	vstr	s9, [r7, #20]
 800ab5a:	ed87 5a06 	vstr	s10, [r7, #24]
 800ab5e:	edc7 5a07 	vstr	s11, [r7, #28]
 800ab62:	ed87 6a02 	vstr	s12, [r7, #8]
 800ab66:	edc7 6a03 	vstr	s13, [r7, #12]
 800ab6a:	ed87 7a00 	vstr	s14, [r7]
 800ab6e:	edc7 7a01 	vstr	s15, [r7, #4]
	static pos_cartesian_t des_cart_speed_mps;
	static uint32_t cycle_count = 0;
	pos_cartesian_t current_pos_cart;
	jacobian_t jac;

	calculate_fk_and_jacobian(&leg, &current_pos_cart, current_pos, &jac);
 800ab72:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800ab76:	ed97 7a02 	vldr	s14, [r7, #8]
 800ab7a:	edd7 7a03 	vldr	s15, [r7, #12]
 800ab7e:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800ab82:	f107 0310 	add.w	r3, r7, #16
 800ab86:	eeb0 0a47 	vmov.f32	s0, s14
 800ab8a:	eef0 0a67 	vmov.f32	s1, s15
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f000 fac2 	bl	800b118 <calculate_fk_and_jacobian>

	// Calculate speed
	uint32_t current_time = xTaskGetTickCount();
 800ab94:	f7fd ff8e 	bl	8008ab4 <xTaskGetTickCount>
 800ab98:	4603      	mov	r3, r0
 800ab9a:	67fb      	str	r3, [r7, #124]	; 0x7c
	float dt = 0.00025; // 4kHz loop
 800ab9c:	4bbe      	ldr	r3, [pc, #760]	; (800ae98 <calculate_impedance_control+0x378>)
 800ab9e:	67bb      	str	r3, [r7, #120]	; 0x78
	act_cart_speed_mps.x = speed_alpha * act_cart_speed_mps.x + (1.0-speed_alpha) * ((current_pos_cart.x - last_pos_cart.x) / dt);
 800aba0:	4bbe      	ldr	r3, [pc, #760]	; (800ae9c <calculate_impedance_control+0x37c>)
 800aba2:	edd3 7a00 	vldr	s15, [r3]
 800aba6:	ed9f 7abe 	vldr	s14, [pc, #760]	; 800aea0 <calculate_impedance_control+0x380>
 800abaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800abae:	ee17 0a90 	vmov	r0, s15
 800abb2:	f7f5 fc71 	bl	8000498 <__aeabi_f2d>
 800abb6:	4604      	mov	r4, r0
 800abb8:	460d      	mov	r5, r1
 800abba:	4bba      	ldr	r3, [pc, #744]	; (800aea4 <calculate_impedance_control+0x384>)
 800abbc:	4618      	mov	r0, r3
 800abbe:	f7f5 fc6b 	bl	8000498 <__aeabi_f2d>
 800abc2:	4602      	mov	r2, r0
 800abc4:	460b      	mov	r3, r1
 800abc6:	f04f 0000 	mov.w	r0, #0
 800abca:	49b7      	ldr	r1, [pc, #732]	; (800aea8 <calculate_impedance_control+0x388>)
 800abcc:	f7f5 fb04 	bl	80001d8 <__aeabi_dsub>
 800abd0:	4602      	mov	r2, r0
 800abd2:	460b      	mov	r3, r1
 800abd4:	4690      	mov	r8, r2
 800abd6:	4699      	mov	r9, r3
 800abd8:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800abdc:	4bb3      	ldr	r3, [pc, #716]	; (800aeac <calculate_impedance_control+0x38c>)
 800abde:	edd3 7a00 	vldr	s15, [r3]
 800abe2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800abe6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800abea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800abee:	ee16 0a90 	vmov	r0, s13
 800abf2:	f7f5 fc51 	bl	8000498 <__aeabi_f2d>
 800abf6:	4602      	mov	r2, r0
 800abf8:	460b      	mov	r3, r1
 800abfa:	4640      	mov	r0, r8
 800abfc:	4649      	mov	r1, r9
 800abfe:	f7f5 fca3 	bl	8000548 <__aeabi_dmul>
 800ac02:	4602      	mov	r2, r0
 800ac04:	460b      	mov	r3, r1
 800ac06:	4620      	mov	r0, r4
 800ac08:	4629      	mov	r1, r5
 800ac0a:	f7f5 fae7 	bl	80001dc <__adddf3>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	460c      	mov	r4, r1
 800ac12:	4618      	mov	r0, r3
 800ac14:	4621      	mov	r1, r4
 800ac16:	f7f5 ff6f 	bl	8000af8 <__aeabi_d2f>
 800ac1a:	4602      	mov	r2, r0
 800ac1c:	4b9f      	ldr	r3, [pc, #636]	; (800ae9c <calculate_impedance_control+0x37c>)
 800ac1e:	601a      	str	r2, [r3, #0]
	act_cart_speed_mps.y = speed_alpha * act_cart_speed_mps.y + (1.0-speed_alpha) * ((current_pos_cart.y - last_pos_cart.y) / dt);
 800ac20:	4b9e      	ldr	r3, [pc, #632]	; (800ae9c <calculate_impedance_control+0x37c>)
 800ac22:	edd3 7a01 	vldr	s15, [r3, #4]
 800ac26:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 800aea0 <calculate_impedance_control+0x380>
 800ac2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ac2e:	ee17 0a90 	vmov	r0, s15
 800ac32:	f7f5 fc31 	bl	8000498 <__aeabi_f2d>
 800ac36:	4604      	mov	r4, r0
 800ac38:	460d      	mov	r5, r1
 800ac3a:	4b9a      	ldr	r3, [pc, #616]	; (800aea4 <calculate_impedance_control+0x384>)
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	f7f5 fc2b 	bl	8000498 <__aeabi_f2d>
 800ac42:	4602      	mov	r2, r0
 800ac44:	460b      	mov	r3, r1
 800ac46:	f04f 0000 	mov.w	r0, #0
 800ac4a:	4997      	ldr	r1, [pc, #604]	; (800aea8 <calculate_impedance_control+0x388>)
 800ac4c:	f7f5 fac4 	bl	80001d8 <__aeabi_dsub>
 800ac50:	4602      	mov	r2, r0
 800ac52:	460b      	mov	r3, r1
 800ac54:	4690      	mov	r8, r2
 800ac56:	4699      	mov	r9, r3
 800ac58:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 800ac5c:	4b93      	ldr	r3, [pc, #588]	; (800aeac <calculate_impedance_control+0x38c>)
 800ac5e:	edd3 7a01 	vldr	s15, [r3, #4]
 800ac62:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ac66:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800ac6a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ac6e:	ee16 0a90 	vmov	r0, s13
 800ac72:	f7f5 fc11 	bl	8000498 <__aeabi_f2d>
 800ac76:	4602      	mov	r2, r0
 800ac78:	460b      	mov	r3, r1
 800ac7a:	4640      	mov	r0, r8
 800ac7c:	4649      	mov	r1, r9
 800ac7e:	f7f5 fc63 	bl	8000548 <__aeabi_dmul>
 800ac82:	4602      	mov	r2, r0
 800ac84:	460b      	mov	r3, r1
 800ac86:	4620      	mov	r0, r4
 800ac88:	4629      	mov	r1, r5
 800ac8a:	f7f5 faa7 	bl	80001dc <__adddf3>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	460c      	mov	r4, r1
 800ac92:	4618      	mov	r0, r3
 800ac94:	4621      	mov	r1, r4
 800ac96:	f7f5 ff2f 	bl	8000af8 <__aeabi_d2f>
 800ac9a:	4602      	mov	r2, r0
 800ac9c:	4b7f      	ldr	r3, [pc, #508]	; (800ae9c <calculate_impedance_control+0x37c>)
 800ac9e:	605a      	str	r2, [r3, #4]

	des_cart_speed_mps.x = speed_alpha * des_cart_speed_mps.x + (1.0-speed_alpha) *((desired_pos.x - last_des_pos_cart.x) / dt);
 800aca0:	4b83      	ldr	r3, [pc, #524]	; (800aeb0 <calculate_impedance_control+0x390>)
 800aca2:	edd3 7a00 	vldr	s15, [r3]
 800aca6:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800aea0 <calculate_impedance_control+0x380>
 800acaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800acae:	ee17 0a90 	vmov	r0, s15
 800acb2:	f7f5 fbf1 	bl	8000498 <__aeabi_f2d>
 800acb6:	4604      	mov	r4, r0
 800acb8:	460d      	mov	r5, r1
 800acba:	4b7a      	ldr	r3, [pc, #488]	; (800aea4 <calculate_impedance_control+0x384>)
 800acbc:	4618      	mov	r0, r3
 800acbe:	f7f5 fbeb 	bl	8000498 <__aeabi_f2d>
 800acc2:	4602      	mov	r2, r0
 800acc4:	460b      	mov	r3, r1
 800acc6:	f04f 0000 	mov.w	r0, #0
 800acca:	4977      	ldr	r1, [pc, #476]	; (800aea8 <calculate_impedance_control+0x388>)
 800accc:	f7f5 fa84 	bl	80001d8 <__aeabi_dsub>
 800acd0:	4602      	mov	r2, r0
 800acd2:	460b      	mov	r3, r1
 800acd4:	4690      	mov	r8, r2
 800acd6:	4699      	mov	r9, r3
 800acd8:	ed97 7a00 	vldr	s14, [r7]
 800acdc:	4b75      	ldr	r3, [pc, #468]	; (800aeb4 <calculate_impedance_control+0x394>)
 800acde:	edd3 7a00 	vldr	s15, [r3]
 800ace2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ace6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800acea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800acee:	ee16 0a90 	vmov	r0, s13
 800acf2:	f7f5 fbd1 	bl	8000498 <__aeabi_f2d>
 800acf6:	4602      	mov	r2, r0
 800acf8:	460b      	mov	r3, r1
 800acfa:	4640      	mov	r0, r8
 800acfc:	4649      	mov	r1, r9
 800acfe:	f7f5 fc23 	bl	8000548 <__aeabi_dmul>
 800ad02:	4602      	mov	r2, r0
 800ad04:	460b      	mov	r3, r1
 800ad06:	4620      	mov	r0, r4
 800ad08:	4629      	mov	r1, r5
 800ad0a:	f7f5 fa67 	bl	80001dc <__adddf3>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	460c      	mov	r4, r1
 800ad12:	4618      	mov	r0, r3
 800ad14:	4621      	mov	r1, r4
 800ad16:	f7f5 feef 	bl	8000af8 <__aeabi_d2f>
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	4b64      	ldr	r3, [pc, #400]	; (800aeb0 <calculate_impedance_control+0x390>)
 800ad1e:	601a      	str	r2, [r3, #0]
	des_cart_speed_mps.y = speed_alpha * des_cart_speed_mps.y + (1.0-speed_alpha) *((desired_pos.y - last_des_pos_cart.y) / dt);
 800ad20:	4b63      	ldr	r3, [pc, #396]	; (800aeb0 <calculate_impedance_control+0x390>)
 800ad22:	edd3 7a01 	vldr	s15, [r3, #4]
 800ad26:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800aea0 <calculate_impedance_control+0x380>
 800ad2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ad2e:	ee17 0a90 	vmov	r0, s15
 800ad32:	f7f5 fbb1 	bl	8000498 <__aeabi_f2d>
 800ad36:	4604      	mov	r4, r0
 800ad38:	460d      	mov	r5, r1
 800ad3a:	4b5a      	ldr	r3, [pc, #360]	; (800aea4 <calculate_impedance_control+0x384>)
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	f7f5 fbab 	bl	8000498 <__aeabi_f2d>
 800ad42:	4602      	mov	r2, r0
 800ad44:	460b      	mov	r3, r1
 800ad46:	f04f 0000 	mov.w	r0, #0
 800ad4a:	4957      	ldr	r1, [pc, #348]	; (800aea8 <calculate_impedance_control+0x388>)
 800ad4c:	f7f5 fa44 	bl	80001d8 <__aeabi_dsub>
 800ad50:	4602      	mov	r2, r0
 800ad52:	460b      	mov	r3, r1
 800ad54:	4690      	mov	r8, r2
 800ad56:	4699      	mov	r9, r3
 800ad58:	ed97 7a01 	vldr	s14, [r7, #4]
 800ad5c:	4b55      	ldr	r3, [pc, #340]	; (800aeb4 <calculate_impedance_control+0x394>)
 800ad5e:	edd3 7a01 	vldr	s15, [r3, #4]
 800ad62:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ad66:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800ad6a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ad6e:	ee16 0a90 	vmov	r0, s13
 800ad72:	f7f5 fb91 	bl	8000498 <__aeabi_f2d>
 800ad76:	4602      	mov	r2, r0
 800ad78:	460b      	mov	r3, r1
 800ad7a:	4640      	mov	r0, r8
 800ad7c:	4649      	mov	r1, r9
 800ad7e:	f7f5 fbe3 	bl	8000548 <__aeabi_dmul>
 800ad82:	4602      	mov	r2, r0
 800ad84:	460b      	mov	r3, r1
 800ad86:	4620      	mov	r0, r4
 800ad88:	4629      	mov	r1, r5
 800ad8a:	f7f5 fa27 	bl	80001dc <__adddf3>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	460c      	mov	r4, r1
 800ad92:	4618      	mov	r0, r3
 800ad94:	4621      	mov	r1, r4
 800ad96:	f7f5 feaf 	bl	8000af8 <__aeabi_d2f>
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	4b44      	ldr	r3, [pc, #272]	; (800aeb0 <calculate_impedance_control+0x390>)
 800ad9e:	605a      	str	r2, [r3, #4]

	last_pos_cart.x = current_pos_cart.x;
 800ada0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ada2:	4a42      	ldr	r2, [pc, #264]	; (800aeac <calculate_impedance_control+0x38c>)
 800ada4:	6013      	str	r3, [r2, #0]
	last_pos_cart.y = current_pos_cart.y;
 800ada6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ada8:	4a40      	ldr	r2, [pc, #256]	; (800aeac <calculate_impedance_control+0x38c>)
 800adaa:	6053      	str	r3, [r2, #4]
	last_des_pos_cart.x = desired_pos.x;
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	4a41      	ldr	r2, [pc, #260]	; (800aeb4 <calculate_impedance_control+0x394>)
 800adb0:	6013      	str	r3, [r2, #0]
	last_des_pos_cart.y = desired_pos.y;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	4a3f      	ldr	r2, [pc, #252]	; (800aeb4 <calculate_impedance_control+0x394>)
 800adb6:	6053      	str	r3, [r2, #4]
	last_time = current_time;
 800adb8:	4a3f      	ldr	r2, [pc, #252]	; (800aeb8 <calculate_impedance_control+0x398>)
 800adba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800adbc:	6013      	str	r3, [r2, #0]

	// Calculate desired force from springs
	float fx = params.k_eff_x * (desired_pos.x - current_pos_cart.x); // In N
 800adbe:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 800adc2:	edd7 6a00 	vldr	s13, [r7]
 800adc6:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800adca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800adce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800add2:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	float fy = params.k_eff_y * (desired_pos.y - current_pos_cart.y);
 800add6:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800adda:	edd7 6a01 	vldr	s13, [r7, #4]
 800adde:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800ade2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ade6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800adea:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	// Damping
	fx += params.c_eff_x * (act_cart_speed_mps.x - des_cart_speed_mps.x); // TODO use relative
 800adee:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 800adf2:	4b2a      	ldr	r3, [pc, #168]	; (800ae9c <calculate_impedance_control+0x37c>)
 800adf4:	edd3 6a00 	vldr	s13, [r3]
 800adf8:	4b2d      	ldr	r3, [pc, #180]	; (800aeb0 <calculate_impedance_control+0x390>)
 800adfa:	edd3 7a00 	vldr	s15, [r3]
 800adfe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ae02:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ae06:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800ae0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae0e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	fy += params.c_eff_y * (act_cart_speed_mps.y - des_cart_speed_mps.y);
 800ae12:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 800ae16:	4b21      	ldr	r3, [pc, #132]	; (800ae9c <calculate_impedance_control+0x37c>)
 800ae18:	edd3 6a01 	vldr	s13, [r3, #4]
 800ae1c:	4b24      	ldr	r3, [pc, #144]	; (800aeb0 <calculate_impedance_control+0x390>)
 800ae1e:	edd3 7a01 	vldr	s15, [r3, #4]
 800ae22:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ae26:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ae2a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800ae2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae32:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

	if(cycle_count++ % 40)
 800ae36:	4b21      	ldr	r3, [pc, #132]	; (800aebc <calculate_impedance_control+0x39c>)
 800ae38:	6819      	ldr	r1, [r3, #0]
 800ae3a:	1c4b      	adds	r3, r1, #1
 800ae3c:	4a1f      	ldr	r2, [pc, #124]	; (800aebc <calculate_impedance_control+0x39c>)
 800ae3e:	6013      	str	r3, [r2, #0]
 800ae40:	4b1f      	ldr	r3, [pc, #124]	; (800aec0 <calculate_impedance_control+0x3a0>)
 800ae42:	fba3 2301 	umull	r2, r3, r3, r1
 800ae46:	095a      	lsrs	r2, r3, #5
 800ae48:	4613      	mov	r3, r2
 800ae4a:	009b      	lsls	r3, r3, #2
 800ae4c:	4413      	add	r3, r2
 800ae4e:	00db      	lsls	r3, r3, #3
 800ae50:	1aca      	subs	r2, r1, r3
 800ae52:	2a00      	cmp	r2, #0
 800ae54:	d036      	beq.n	800aec4 <calculate_impedance_control+0x3a4>
	{
		canbus_frame_t frame;
		can_message_id_t id_helper;

		id_helper.can_msg_type = CAN_MSG_TYPE_INFO;
 800ae56:	2301      	movs	r3, #1
 800ae58:	62bb      	str	r3, [r7, #40]	; 0x28
		id_helper.can_class = CAN_MSG_CLASS_INFO_TELEMETRY;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	62fb      	str	r3, [r7, #44]	; 0x2c
		id_helper.can_device = get_device_index();
 800ae5e:	f7f6 fc91 	bl	8001784 <get_device_index>
 800ae62:	4603      	mov	r3, r0
 800ae64:	637b      	str	r3, [r7, #52]	; 0x34

		id_helper.can_index = CAN_MSG_INDEX_INFO_PROPRIO_FORCE;
 800ae66:	2306      	movs	r3, #6
 800ae68:	633b      	str	r3, [r7, #48]	; 0x30
		pack_can_message(&id_helper);
 800ae6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f7ff fc09 	bl	800a686 <pack_can_message>

		frame.id = id_helper.raw_id;
 800ae74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae76:	63bb      	str	r3, [r7, #56]	; 0x38
		frame.length = 8;
 800ae78:	2308      	movs	r3, #8
 800ae7a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
		memcpy(&frame.data[0], &fx, 4);
 800ae7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae80:	f8c7 303d 	str.w	r3, [r7, #61]	; 0x3d
		memcpy(&frame.data[4], &fy, 4);
 800ae84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ae86:	f8c7 3041 	str.w	r3, [r7, #65]	; 0x41
		add_can_frame_to_tx_queue(frame);
 800ae8a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800ae8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ae90:	f7f6 fca4 	bl	80017dc <add_can_frame_to_tx_queue>
 800ae94:	e016      	b.n	800aec4 <calculate_impedance_control+0x3a4>
 800ae96:	bf00      	nop
 800ae98:	3983126f 	.word	0x3983126f
 800ae9c:	2001528c 	.word	0x2001528c
 800aea0:	3f7eb852 	.word	0x3f7eb852
 800aea4:	3f7eb852 	.word	0x3f7eb852
 800aea8:	3ff00000 	.word	0x3ff00000
 800aeac:	20015294 	.word	0x20015294
 800aeb0:	2001529c 	.word	0x2001529c
 800aeb4:	200152a4 	.word	0x200152a4
 800aeb8:	200152ac 	.word	0x200152ac
 800aebc:	200152b0 	.word	0x200152b0
 800aec0:	cccccccd 	.word	0xcccccccd
	}

	// Calculate desired torque, tau_d = J^T * f_d
	// In N * m
	float tau_hip = fx*jac.j_00 + fy*jac.j_10;
 800aec4:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800aec8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800aecc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800aed0:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 800aed4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800aed8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800aedc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aee0:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	float tau_knee = fx*jac.j_01 + fy*jac.j_11;
 800aee4:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800aee8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800aeec:	ee27 7a27 	vmul.f32	s14, s14, s15
 800aef0:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 800aef4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800aef8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800aefc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af00:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70


	// Account for gear ratio
	tau_hip = tau_hip / params.gear_ratio;
 800af04:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800af08:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 800af0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af10:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	tau_knee = tau_knee / params.gear_ratio;
 800af14:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800af18:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 800af1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af20:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70

	// Calculate desired current to meet torque
	float current_hip = params.gain_current_per_torque * tau_hip;
 800af24:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800af28:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 800af2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af30:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	float current_knee = params.gain_current_per_torque * tau_knee;
 800af34:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800af38:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800af3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af40:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68

	// Current controller outside of here
	cmds->hip_cmd_ma = current_hip * 1000.0;
 800af44:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800af46:	f7f5 faa7 	bl	8000498 <__aeabi_f2d>
 800af4a:	f04f 0200 	mov.w	r2, #0
 800af4e:	4b13      	ldr	r3, [pc, #76]	; (800af9c <calculate_impedance_control+0x47c>)
 800af50:	f7f5 fafa 	bl	8000548 <__aeabi_dmul>
 800af54:	4603      	mov	r3, r0
 800af56:	460c      	mov	r4, r1
 800af58:	4618      	mov	r0, r3
 800af5a:	4621      	mov	r1, r4
 800af5c:	f7f5 fda4 	bl	8000aa8 <__aeabi_d2iz>
 800af60:	4602      	mov	r2, r0
 800af62:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800af66:	601a      	str	r2, [r3, #0]
	cmds->knee_cmd_ma = current_knee * 1000.0;
 800af68:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800af6a:	f7f5 fa95 	bl	8000498 <__aeabi_f2d>
 800af6e:	f04f 0200 	mov.w	r2, #0
 800af72:	4b0a      	ldr	r3, [pc, #40]	; (800af9c <calculate_impedance_control+0x47c>)
 800af74:	f7f5 fae8 	bl	8000548 <__aeabi_dmul>
 800af78:	4603      	mov	r3, r0
 800af7a:	460c      	mov	r4, r1
 800af7c:	4618      	mov	r0, r3
 800af7e:	4621      	mov	r1, r4
 800af80:	f7f5 fd92 	bl	8000aa8 <__aeabi_d2iz>
 800af84:	4602      	mov	r2, r0
 800af86:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800af8a:	605a      	str	r2, [r3, #4]
 }
 800af8c:	bf00      	nop
 800af8e:	3780      	adds	r7, #128	; 0x80
 800af90:	46bd      	mov	sp, r7
 800af92:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 800af96:	b004      	add	sp, #16
 800af98:	4770      	bx	lr
 800af9a:	bf00      	nop
 800af9c:	408f4000 	.word	0x408f4000

0800afa0 <init_leg_precalcs>:
 #include <math.h>
 #include "fast_inverse_trig.h"
 #include "arm_math.h"

 void init_leg_precalcs(leg_ik_t * leg)
 {
 800afa0:	b5b0      	push	{r4, r5, r7, lr}
 800afa2:	b082      	sub	sp, #8
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
	leg->alpha_1 = -(leg->calf_length_m*leg->calf_length_m + leg->thigh_length_m*leg->thigh_length_m);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	ed93 7a01 	vldr	s14, [r3, #4]
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	edd3 7a01 	vldr	s15, [r3, #4]
 800afb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	edd3 6a00 	vldr	s13, [r3]
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	edd3 7a00 	vldr	s15, [r3]
 800afc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800afc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800afcc:	eef1 7a67 	vneg.f32	s15, s15
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	edc3 7a02 	vstr	s15, [r3, #8]
	leg->alpha_2 = 1.0 / (2.0 * leg->calf_length_m * leg->thigh_length_m);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	685b      	ldr	r3, [r3, #4]
 800afda:	4618      	mov	r0, r3
 800afdc:	f7f5 fa5c 	bl	8000498 <__aeabi_f2d>
 800afe0:	4602      	mov	r2, r0
 800afe2:	460b      	mov	r3, r1
 800afe4:	f7f5 f8fa 	bl	80001dc <__adddf3>
 800afe8:	4603      	mov	r3, r0
 800afea:	460c      	mov	r4, r1
 800afec:	4625      	mov	r5, r4
 800afee:	461c      	mov	r4, r3
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	4618      	mov	r0, r3
 800aff6:	f7f5 fa4f 	bl	8000498 <__aeabi_f2d>
 800affa:	4602      	mov	r2, r0
 800affc:	460b      	mov	r3, r1
 800affe:	4620      	mov	r0, r4
 800b000:	4629      	mov	r1, r5
 800b002:	f7f5 faa1 	bl	8000548 <__aeabi_dmul>
 800b006:	4603      	mov	r3, r0
 800b008:	460c      	mov	r4, r1
 800b00a:	461a      	mov	r2, r3
 800b00c:	4623      	mov	r3, r4
 800b00e:	f04f 0000 	mov.w	r0, #0
 800b012:	4908      	ldr	r1, [pc, #32]	; (800b034 <init_leg_precalcs+0x94>)
 800b014:	f7f5 fbc2 	bl	800079c <__aeabi_ddiv>
 800b018:	4603      	mov	r3, r0
 800b01a:	460c      	mov	r4, r1
 800b01c:	4618      	mov	r0, r3
 800b01e:	4621      	mov	r1, r4
 800b020:	f7f5 fd6a 	bl	8000af8 <__aeabi_d2f>
 800b024:	4602      	mov	r2, r0
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	60da      	str	r2, [r3, #12]
 }
 800b02a:	bf00      	nop
 800b02c:	3708      	adds	r7, #8
 800b02e:	46bd      	mov	sp, r7
 800b030:	bdb0      	pop	{r4, r5, r7, pc}
 800b032:	bf00      	nop
 800b034:	3ff00000 	.word	0x3ff00000

0800b038 <calculate_ik>:

 void calculate_ik(leg_ik_t * leg, pos_joint_space_t * joint_angles, const pos_cartesian_t pos)
 {
 800b038:	b580      	push	{r7, lr}
 800b03a:	ed2d 8b04 	vpush	{d8-d9}
 800b03e:	b084      	sub	sp, #16
 800b040:	af00      	add	r7, sp, #0
 800b042:	60f8      	str	r0, [r7, #12]
 800b044:	60b9      	str	r1, [r7, #8]
 800b046:	eeb0 7a40 	vmov.f32	s14, s0
 800b04a:	eef0 7a60 	vmov.f32	s15, s1
 800b04e:	ed87 7a00 	vstr	s14, [r7]
 800b052:	edc7 7a01 	vstr	s15, [r7, #4]
	joint_angles->knee_angle_rad = fast_acos(leg->alpha_2 * (pos.x*pos.x + pos.y*pos.y + leg->alpha_1) );
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	ed93 7a03 	vldr	s14, [r3, #12]
 800b05c:	edd7 6a00 	vldr	s13, [r7]
 800b060:	edd7 7a00 	vldr	s15, [r7]
 800b064:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800b068:	ed97 6a01 	vldr	s12, [r7, #4]
 800b06c:	edd7 7a01 	vldr	s15, [r7, #4]
 800b070:	ee66 7a27 	vmul.f32	s15, s12, s15
 800b074:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	edd3 7a02 	vldr	s15, [r3, #8]
 800b07e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b082:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b086:	eeb0 0a67 	vmov.f32	s0, s15
 800b08a:	f7ff fc99 	bl	800a9c0 <fast_acos>
 800b08e:	eef0 7a40 	vmov.f32	s15, s0
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	edc3 7a01 	vstr	s15, [r3, #4]
	joint_angles->thigh_angle_rad = fast_atan( pos.y / pos.x ) - fast_atan( (leg->calf_length_m * arm_sin_f32(joint_angles->knee_angle_rad)) / (leg->thigh_length_m + leg->calf_length_m * arm_cos_f32(joint_angles->knee_angle_rad)) );
 800b098:	ed97 7a01 	vldr	s14, [r7, #4]
 800b09c:	edd7 7a00 	vldr	s15, [r7]
 800b0a0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b0a4:	eeb0 0a66 	vmov.f32	s0, s13
 800b0a8:	f7ff fce6 	bl	800aa78 <fast_atan>
 800b0ac:	eef0 9a40 	vmov.f32	s19, s0
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	ed93 8a01 	vldr	s16, [r3, #4]
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	edd3 7a01 	vldr	s15, [r3, #4]
 800b0bc:	eeb0 0a67 	vmov.f32	s0, s15
 800b0c0:	f001 fda4 	bl	800cc0c <arm_sin_f32>
 800b0c4:	eef0 7a40 	vmov.f32	s15, s0
 800b0c8:	ee28 8a27 	vmul.f32	s16, s16, s15
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	edd3 8a00 	vldr	s17, [r3]
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	ed93 9a01 	vldr	s18, [r3, #4]
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	edd3 7a01 	vldr	s15, [r3, #4]
 800b0de:	eeb0 0a67 	vmov.f32	s0, s15
 800b0e2:	f001 fdd7 	bl	800cc94 <arm_cos_f32>
 800b0e6:	eef0 7a40 	vmov.f32	s15, s0
 800b0ea:	ee69 7a27 	vmul.f32	s15, s18, s15
 800b0ee:	ee78 7aa7 	vadd.f32	s15, s17, s15
 800b0f2:	ee88 7a27 	vdiv.f32	s14, s16, s15
 800b0f6:	eeb0 0a47 	vmov.f32	s0, s14
 800b0fa:	f7ff fcbd 	bl	800aa78 <fast_atan>
 800b0fe:	eef0 7a40 	vmov.f32	s15, s0
 800b102:	ee79 7ae7 	vsub.f32	s15, s19, s15
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	edc3 7a00 	vstr	s15, [r3]
 }
 800b10c:	bf00      	nop
 800b10e:	3710      	adds	r7, #16
 800b110:	46bd      	mov	sp, r7
 800b112:	ecbd 8b04 	vpop	{d8-d9}
 800b116:	bd80      	pop	{r7, pc}

0800b118 <calculate_fk_and_jacobian>:
	pos->x = leg->thigh_length_m * arm_cos_f32(joint_angles.thigh_angle_rad) + leg->calf_length_m * arm_cos_f32(joint_angles.thigh_angle_rad + joint_angles.knee_angle_rad);
	pos->y = leg->thigh_length_m * arm_sin_f32(joint_angles.thigh_angle_rad) + leg->calf_length_m * arm_sin_f32(joint_angles.thigh_angle_rad + joint_angles.knee_angle_rad);
 }

 void calculate_fk_and_jacobian(leg_ik_t * leg, pos_cartesian_t * pos, const pos_joint_space_t joint_angles, jacobian_t * j)
 {
 800b118:	b580      	push	{r7, lr}
 800b11a:	b08a      	sub	sp, #40	; 0x28
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6178      	str	r0, [r7, #20]
 800b120:	6139      	str	r1, [r7, #16]
 800b122:	eeb0 7a40 	vmov.f32	s14, s0
 800b126:	eef0 7a60 	vmov.f32	s15, s1
 800b12a:	607a      	str	r2, [r7, #4]
 800b12c:	ed87 7a02 	vstr	s14, [r7, #8]
 800b130:	edc7 7a03 	vstr	s15, [r7, #12]
	// Optimization, avoid calculating sin and cos functions twice
	float ct = arm_cos_f32(joint_angles.thigh_angle_rad);
 800b134:	edd7 7a02 	vldr	s15, [r7, #8]
 800b138:	eeb0 0a67 	vmov.f32	s0, s15
 800b13c:	f001 fdaa 	bl	800cc94 <arm_cos_f32>
 800b140:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	float st = arm_sin_f32(joint_angles.thigh_angle_rad);
 800b144:	edd7 7a02 	vldr	s15, [r7, #8]
 800b148:	eeb0 0a67 	vmov.f32	s0, s15
 800b14c:	f001 fd5e 	bl	800cc0c <arm_sin_f32>
 800b150:	ed87 0a08 	vstr	s0, [r7, #32]
	float ctk = arm_cos_f32(joint_angles.thigh_angle_rad + joint_angles.knee_angle_rad);
 800b154:	ed97 7a02 	vldr	s14, [r7, #8]
 800b158:	edd7 7a03 	vldr	s15, [r7, #12]
 800b15c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b160:	eeb0 0a67 	vmov.f32	s0, s15
 800b164:	f001 fd96 	bl	800cc94 <arm_cos_f32>
 800b168:	ed87 0a07 	vstr	s0, [r7, #28]
	float stk = arm_sin_f32(joint_angles.thigh_angle_rad + joint_angles.knee_angle_rad);
 800b16c:	ed97 7a02 	vldr	s14, [r7, #8]
 800b170:	edd7 7a03 	vldr	s15, [r7, #12]
 800b174:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b178:	eeb0 0a67 	vmov.f32	s0, s15
 800b17c:	f001 fd46 	bl	800cc0c <arm_sin_f32>
 800b180:	ed87 0a06 	vstr	s0, [r7, #24]

	pos->x = leg->thigh_length_m * ct + leg->calf_length_m * ctk;
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	ed93 7a00 	vldr	s14, [r3]
 800b18a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800b18e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	edd3 6a01 	vldr	s13, [r3, #4]
 800b198:	edd7 7a07 	vldr	s15, [r7, #28]
 800b19c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b1a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	edc3 7a00 	vstr	s15, [r3]
	pos->y = leg->thigh_length_m * st + leg->calf_length_m * stk;
 800b1aa:	697b      	ldr	r3, [r7, #20]
 800b1ac:	ed93 7a00 	vldr	s14, [r3]
 800b1b0:	edd7 7a08 	vldr	s15, [r7, #32]
 800b1b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b1b8:	697b      	ldr	r3, [r7, #20]
 800b1ba:	edd3 6a01 	vldr	s13, [r3, #4]
 800b1be:	edd7 7a06 	vldr	s15, [r7, #24]
 800b1c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b1c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b1ca:	693b      	ldr	r3, [r7, #16]
 800b1cc:	edc3 7a01 	vstr	s15, [r3, #4]

	j->j_01 = -leg->calf_length_m * stk;
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	edd3 7a01 	vldr	s15, [r3, #4]
 800b1d6:	eeb1 7a67 	vneg.f32	s14, s15
 800b1da:	edd7 7a06 	vldr	s15, [r7, #24]
 800b1de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	edc3 7a01 	vstr	s15, [r3, #4]
	j->j_00 = -leg->thigh_length_m * st + j->j_01;
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	edd3 7a00 	vldr	s15, [r3]
 800b1ee:	eeb1 7a67 	vneg.f32	s14, s15
 800b1f2:	edd7 7a08 	vldr	s15, [r7, #32]
 800b1f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	edd3 7a01 	vldr	s15, [r3, #4]
 800b200:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	edc3 7a00 	vstr	s15, [r3]
	j->j_11 = leg->calf_length_m * ctk;
 800b20a:	697b      	ldr	r3, [r7, #20]
 800b20c:	ed93 7a01 	vldr	s14, [r3, #4]
 800b210:	edd7 7a07 	vldr	s15, [r7, #28]
 800b214:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	edc3 7a03 	vstr	s15, [r3, #12]
	j->j_10 = leg->thigh_length_m * ct + j->j_11;
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	ed93 7a00 	vldr	s14, [r3]
 800b224:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800b228:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	edd3 7a03 	vldr	s15, [r3, #12]
 800b232:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	edc3 7a02 	vstr	s15, [r3, #8]

 }
 800b23c:	bf00      	nop
 800b23e:	3728      	adds	r7, #40	; 0x28
 800b240:	46bd      	mov	sp, r7
 800b242:	bd80      	pop	{r7, pc}

0800b244 <motion_primitive_init>:
 static volatile uint8_t primitive_index = 0;
 static uint32_t time_offset = 0;
 static primitive_t primitives[NUMBER_PRIMITIVES];

 void motion_primitive_init(void)
 {
 800b244:	b480      	push	{r7}
 800b246:	af00      	add	r7, sp, #0

	// t_part must be always increasing, never > 1.0. Must be a cyclical motion primitive

	// Slow trot walk
	// Triangular, 1Hz, roughly 3X longer on ground than in air, front slightly forward of hip
	primitives[0].num_keyframes = 3;
 800b248:	4bb6      	ldr	r3, [pc, #728]	; (800b524 <motion_primitive_init+0x2e0>)
 800b24a:	2203      	movs	r2, #3
 800b24c:	701a      	strb	r2, [r3, #0]
	primitives[0].tau = 2.0;
 800b24e:	4bb5      	ldr	r3, [pc, #724]	; (800b524 <motion_primitive_init+0x2e0>)
 800b250:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b254:	615a      	str	r2, [r3, #20]
	primitives[0].t_offset = 0.0;
 800b256:	4bb3      	ldr	r3, [pc, #716]	; (800b524 <motion_primitive_init+0x2e0>)
 800b258:	f04f 0200 	mov.w	r2, #0
 800b25c:	619a      	str	r2, [r3, #24]
	primitives[0].invert = 0;
 800b25e:	4bb1      	ldr	r3, [pc, #708]	; (800b524 <motion_primitive_init+0x2e0>)
 800b260:	2200      	movs	r2, #0
 800b262:	705a      	strb	r2, [r3, #1]
	primitives[0].time_reverse = 0;
 800b264:	4baf      	ldr	r3, [pc, #700]	; (800b524 <motion_primitive_init+0x2e0>)
 800b266:	2200      	movs	r2, #0
 800b268:	709a      	strb	r2, [r3, #2]
	primitives[0].x_offset_m = 0;
 800b26a:	4bae      	ldr	r3, [pc, #696]	; (800b524 <motion_primitive_init+0x2e0>)
 800b26c:	f04f 0200 	mov.w	r2, #0
 800b270:	605a      	str	r2, [r3, #4]
	primitives[0].y_offset_m = 0;
 800b272:	4bac      	ldr	r3, [pc, #688]	; (800b524 <motion_primitive_init+0x2e0>)
 800b274:	f04f 0200 	mov.w	r2, #0
 800b278:	609a      	str	r2, [r3, #8]
	primitives[0].x_scale = 1.0;
 800b27a:	4baa      	ldr	r3, [pc, #680]	; (800b524 <motion_primitive_init+0x2e0>)
 800b27c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b280:	60da      	str	r2, [r3, #12]
	primitives[0].y_scale = 1.0;
 800b282:	4ba8      	ldr	r3, [pc, #672]	; (800b524 <motion_primitive_init+0x2e0>)
 800b284:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b288:	611a      	str	r2, [r3, #16]

	primitives[0].frames[0].t_part = 0.0;
 800b28a:	4ba6      	ldr	r3, [pc, #664]	; (800b524 <motion_primitive_init+0x2e0>)
 800b28c:	f04f 0200 	mov.w	r2, #0
 800b290:	625a      	str	r2, [r3, #36]	; 0x24
	primitives[0].frames[0].x = 0.105;
 800b292:	4ba4      	ldr	r3, [pc, #656]	; (800b524 <motion_primitive_init+0x2e0>)
 800b294:	4aa4      	ldr	r2, [pc, #656]	; (800b528 <motion_primitive_init+0x2e4>)
 800b296:	61da      	str	r2, [r3, #28]
	primitives[0].frames[0].y = 0.01;
 800b298:	4ba2      	ldr	r3, [pc, #648]	; (800b524 <motion_primitive_init+0x2e0>)
 800b29a:	4aa4      	ldr	r2, [pc, #656]	; (800b52c <motion_primitive_init+0x2e8>)
 800b29c:	621a      	str	r2, [r3, #32]

	primitives[0].frames[1].t_part = 0.75;
 800b29e:	4ba1      	ldr	r3, [pc, #644]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2a0:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800b2a4:	631a      	str	r2, [r3, #48]	; 0x30
	primitives[0].frames[1].x = 0.105;
 800b2a6:	4b9f      	ldr	r3, [pc, #636]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2a8:	4a9f      	ldr	r2, [pc, #636]	; (800b528 <motion_primitive_init+0x2e4>)
 800b2aa:	629a      	str	r2, [r3, #40]	; 0x28
	primitives[0].frames[1].y = -0.05;
 800b2ac:	4b9d      	ldr	r3, [pc, #628]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2ae:	4aa0      	ldr	r2, [pc, #640]	; (800b530 <motion_primitive_init+0x2ec>)
 800b2b0:	62da      	str	r2, [r3, #44]	; 0x2c

	primitives[0].frames[2].t_part = 0.875;
 800b2b2:	4b9c      	ldr	r3, [pc, #624]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2b4:	4a9f      	ldr	r2, [pc, #636]	; (800b534 <motion_primitive_init+0x2f0>)
 800b2b6:	63da      	str	r2, [r3, #60]	; 0x3c
	primitives[0].frames[2].x = 0.06;
 800b2b8:	4b9a      	ldr	r3, [pc, #616]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2ba:	4a9f      	ldr	r2, [pc, #636]	; (800b538 <motion_primitive_init+0x2f4>)
 800b2bc:	635a      	str	r2, [r3, #52]	; 0x34
	primitives[0].frames[2].y = -0.02;
 800b2be:	4b99      	ldr	r3, [pc, #612]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2c0:	4a9e      	ldr	r2, [pc, #632]	; (800b53c <motion_primitive_init+0x2f8>)
 800b2c2:	639a      	str	r2, [r3, #56]	; 0x38

	// Fast trot walk
	// Mostly triangular, in air roughly same as on ground, rear slightly backward of hip
	primitives[1].num_keyframes = 4;
 800b2c4:	4b97      	ldr	r3, [pc, #604]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2c6:	2204      	movs	r2, #4
 800b2c8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	primitives[1].tau = 2.0;
 800b2cc:	4b95      	ldr	r3, [pc, #596]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b2d2:	679a      	str	r2, [r3, #120]	; 0x78
	primitives[1].t_offset = 0.0;
 800b2d4:	4b93      	ldr	r3, [pc, #588]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2d6:	f04f 0200 	mov.w	r2, #0
 800b2da:	67da      	str	r2, [r3, #124]	; 0x7c
	primitives[1].invert = 0;
 800b2dc:	4b91      	ldr	r3, [pc, #580]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2de:	2200      	movs	r2, #0
 800b2e0:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	primitives[1].time_reverse = 0;
 800b2e4:	4b8f      	ldr	r3, [pc, #572]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	primitives[1].x_offset_m = 0;
 800b2ec:	4b8d      	ldr	r3, [pc, #564]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2ee:	f04f 0200 	mov.w	r2, #0
 800b2f2:	669a      	str	r2, [r3, #104]	; 0x68
	primitives[1].y_offset_m = 0;
 800b2f4:	4b8b      	ldr	r3, [pc, #556]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2f6:	f04f 0200 	mov.w	r2, #0
 800b2fa:	66da      	str	r2, [r3, #108]	; 0x6c
	primitives[1].x_scale = 1.0;
 800b2fc:	4b89      	ldr	r3, [pc, #548]	; (800b524 <motion_primitive_init+0x2e0>)
 800b2fe:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b302:	671a      	str	r2, [r3, #112]	; 0x70
	primitives[1].y_scale = 1.0;
 800b304:	4b87      	ldr	r3, [pc, #540]	; (800b524 <motion_primitive_init+0x2e0>)
 800b306:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b30a:	675a      	str	r2, [r3, #116]	; 0x74

	primitives[1].frames[0].t_part = 0.0;
 800b30c:	4b85      	ldr	r3, [pc, #532]	; (800b524 <motion_primitive_init+0x2e0>)
 800b30e:	f04f 0200 	mov.w	r2, #0
 800b312:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	primitives[1].frames[0].x = 0.09;
 800b316:	4b83      	ldr	r3, [pc, #524]	; (800b524 <motion_primitive_init+0x2e0>)
 800b318:	4a89      	ldr	r2, [pc, #548]	; (800b540 <motion_primitive_init+0x2fc>)
 800b31a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	primitives[1].frames[0].y = 0.06;
 800b31e:	4b81      	ldr	r3, [pc, #516]	; (800b524 <motion_primitive_init+0x2e0>)
 800b320:	4a85      	ldr	r2, [pc, #532]	; (800b538 <motion_primitive_init+0x2f4>)
 800b322:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

	primitives[1].frames[1].t_part = 0.5;
 800b326:	4b7f      	ldr	r3, [pc, #508]	; (800b524 <motion_primitive_init+0x2e0>)
 800b328:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800b32c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	primitives[1].frames[1].x = 0.09;
 800b330:	4b7c      	ldr	r3, [pc, #496]	; (800b524 <motion_primitive_init+0x2e0>)
 800b332:	4a83      	ldr	r2, [pc, #524]	; (800b540 <motion_primitive_init+0x2fc>)
 800b334:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	primitives[1].frames[1].y = -0.01;
 800b338:	4b7a      	ldr	r3, [pc, #488]	; (800b524 <motion_primitive_init+0x2e0>)
 800b33a:	4a82      	ldr	r2, [pc, #520]	; (800b544 <motion_primitive_init+0x300>)
 800b33c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	primitives[1].frames[2].t_part = 0.75;
 800b340:	4b78      	ldr	r3, [pc, #480]	; (800b524 <motion_primitive_init+0x2e0>)
 800b342:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800b346:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	primitives[1].frames[2].x = 0.05;
 800b34a:	4b76      	ldr	r3, [pc, #472]	; (800b524 <motion_primitive_init+0x2e0>)
 800b34c:	4a7e      	ldr	r2, [pc, #504]	; (800b548 <motion_primitive_init+0x304>)
 800b34e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	primitives[1].frames[2].y = 0.02;
 800b352:	4b74      	ldr	r3, [pc, #464]	; (800b524 <motion_primitive_init+0x2e0>)
 800b354:	4a7d      	ldr	r2, [pc, #500]	; (800b54c <motion_primitive_init+0x308>)
 800b356:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

	primitives[1].frames[3].t_part = 0.95;
 800b35a:	4b72      	ldr	r3, [pc, #456]	; (800b524 <motion_primitive_init+0x2e0>)
 800b35c:	4a7c      	ldr	r2, [pc, #496]	; (800b550 <motion_primitive_init+0x30c>)
 800b35e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	primitives[1].frames[3].x = 0.08;
 800b362:	4b70      	ldr	r3, [pc, #448]	; (800b524 <motion_primitive_init+0x2e0>)
 800b364:	4a7b      	ldr	r2, [pc, #492]	; (800b554 <motion_primitive_init+0x310>)
 800b366:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	primitives[1].frames[3].y = 0.065;
 800b36a:	4b6e      	ldr	r3, [pc, #440]	; (800b524 <motion_primitive_init+0x2e0>)
 800b36c:	4a7a      	ldr	r2, [pc, #488]	; (800b558 <motion_primitive_init+0x314>)
 800b36e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	// Bound
	// Mostly triangular, in air roughly same as on ground, centered on hip
	primitives[2].num_keyframes = 4;
 800b372:	4b6c      	ldr	r3, [pc, #432]	; (800b524 <motion_primitive_init+0x2e0>)
 800b374:	2204      	movs	r2, #4
 800b376:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	primitives[2].tau = 2.0;
 800b37a:	4b6a      	ldr	r3, [pc, #424]	; (800b524 <motion_primitive_init+0x2e0>)
 800b37c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b380:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	primitives[2].t_offset = 0.0;
 800b384:	4b67      	ldr	r3, [pc, #412]	; (800b524 <motion_primitive_init+0x2e0>)
 800b386:	f04f 0200 	mov.w	r2, #0
 800b38a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	primitives[2].invert = 0;
 800b38e:	4b65      	ldr	r3, [pc, #404]	; (800b524 <motion_primitive_init+0x2e0>)
 800b390:	2200      	movs	r2, #0
 800b392:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	primitives[2].time_reverse = 0;
 800b396:	4b63      	ldr	r3, [pc, #396]	; (800b524 <motion_primitive_init+0x2e0>)
 800b398:	2200      	movs	r2, #0
 800b39a:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	primitives[2].x_offset_m = 0;
 800b39e:	4b61      	ldr	r3, [pc, #388]	; (800b524 <motion_primitive_init+0x2e0>)
 800b3a0:	f04f 0200 	mov.w	r2, #0
 800b3a4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	primitives[2].y_offset_m = 0;
 800b3a8:	4b5e      	ldr	r3, [pc, #376]	; (800b524 <motion_primitive_init+0x2e0>)
 800b3aa:	f04f 0200 	mov.w	r2, #0
 800b3ae:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	primitives[2].x_scale = 1.0;
 800b3b2:	4b5c      	ldr	r3, [pc, #368]	; (800b524 <motion_primitive_init+0x2e0>)
 800b3b4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b3b8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	primitives[2].y_scale = 1.0;
 800b3bc:	4b59      	ldr	r3, [pc, #356]	; (800b524 <motion_primitive_init+0x2e0>)
 800b3be:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b3c2:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

	primitives[2].frames[0].t_part = 0.0;
 800b3c6:	4b57      	ldr	r3, [pc, #348]	; (800b524 <motion_primitive_init+0x2e0>)
 800b3c8:	f04f 0200 	mov.w	r2, #0
 800b3cc:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	primitives[2].frames[0].x = 0.105;
 800b3d0:	4b54      	ldr	r3, [pc, #336]	; (800b524 <motion_primitive_init+0x2e0>)
 800b3d2:	4a55      	ldr	r2, [pc, #340]	; (800b528 <motion_primitive_init+0x2e4>)
 800b3d4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	primitives[2].frames[0].y = 0.03;
 800b3d8:	4b52      	ldr	r3, [pc, #328]	; (800b524 <motion_primitive_init+0x2e0>)
 800b3da:	4a60      	ldr	r2, [pc, #384]	; (800b55c <motion_primitive_init+0x318>)
 800b3dc:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

	primitives[2].frames[1].t_part = 0.5;
 800b3e0:	4b50      	ldr	r3, [pc, #320]	; (800b524 <motion_primitive_init+0x2e0>)
 800b3e2:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800b3e6:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	primitives[2].frames[1].x = 0.105;
 800b3ea:	4b4e      	ldr	r3, [pc, #312]	; (800b524 <motion_primitive_init+0x2e0>)
 800b3ec:	4a4e      	ldr	r2, [pc, #312]	; (800b528 <motion_primitive_init+0x2e4>)
 800b3ee:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	primitives[2].frames[1].y = -0.03;
 800b3f2:	4b4c      	ldr	r3, [pc, #304]	; (800b524 <motion_primitive_init+0x2e0>)
 800b3f4:	4a5a      	ldr	r2, [pc, #360]	; (800b560 <motion_primitive_init+0x31c>)
 800b3f6:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4

	primitives[2].frames[2].t_part = 0.7;
 800b3fa:	4b4a      	ldr	r3, [pc, #296]	; (800b524 <motion_primitive_init+0x2e0>)
 800b3fc:	4a59      	ldr	r2, [pc, #356]	; (800b564 <motion_primitive_init+0x320>)
 800b3fe:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	primitives[2].frames[2].x = 0.08;
 800b402:	4b48      	ldr	r3, [pc, #288]	; (800b524 <motion_primitive_init+0x2e0>)
 800b404:	4a53      	ldr	r2, [pc, #332]	; (800b554 <motion_primitive_init+0x310>)
 800b406:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	primitives[2].frames[2].y = -0.015;
 800b40a:	4b46      	ldr	r3, [pc, #280]	; (800b524 <motion_primitive_init+0x2e0>)
 800b40c:	4a56      	ldr	r2, [pc, #344]	; (800b568 <motion_primitive_init+0x324>)
 800b40e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

	primitives[2].frames[3].t_part = 0.9;
 800b412:	4b44      	ldr	r3, [pc, #272]	; (800b524 <motion_primitive_init+0x2e0>)
 800b414:	4a55      	ldr	r2, [pc, #340]	; (800b56c <motion_primitive_init+0x328>)
 800b416:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	primitives[2].frames[3].x = 0.095;
 800b41a:	4b42      	ldr	r3, [pc, #264]	; (800b524 <motion_primitive_init+0x2e0>)
 800b41c:	4a54      	ldr	r2, [pc, #336]	; (800b570 <motion_primitive_init+0x32c>)
 800b41e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	primitives[2].frames[3].y = 0.04;
 800b422:	4b40      	ldr	r3, [pc, #256]	; (800b524 <motion_primitive_init+0x2e0>)
 800b424:	4a53      	ldr	r2, [pc, #332]	; (800b574 <motion_primitive_init+0x330>)
 800b426:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

	// Pronk
	// Only vertical motion, slow down, fast down, fast up, fast to nominal
	primitives[3].num_keyframes = 5;
 800b42a:	4b3e      	ldr	r3, [pc, #248]	; (800b524 <motion_primitive_init+0x2e0>)
 800b42c:	2205      	movs	r2, #5
 800b42e:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
	primitives[3].tau = 2.0;
 800b432:	4b3c      	ldr	r3, [pc, #240]	; (800b524 <motion_primitive_init+0x2e0>)
 800b434:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b438:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	primitives[3].t_offset = 0.0;
 800b43c:	4b39      	ldr	r3, [pc, #228]	; (800b524 <motion_primitive_init+0x2e0>)
 800b43e:	f04f 0200 	mov.w	r2, #0
 800b442:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	primitives[3].invert = 0;
 800b446:	4b37      	ldr	r3, [pc, #220]	; (800b524 <motion_primitive_init+0x2e0>)
 800b448:	2200      	movs	r2, #0
 800b44a:	f883 212d 	strb.w	r2, [r3, #301]	; 0x12d
	primitives[3].time_reverse = 0;
 800b44e:	4b35      	ldr	r3, [pc, #212]	; (800b524 <motion_primitive_init+0x2e0>)
 800b450:	2200      	movs	r2, #0
 800b452:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	primitives[3].x_offset_m = 0;
 800b456:	4b33      	ldr	r3, [pc, #204]	; (800b524 <motion_primitive_init+0x2e0>)
 800b458:	f04f 0200 	mov.w	r2, #0
 800b45c:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	primitives[3].y_offset_m = 0;
 800b460:	4b30      	ldr	r3, [pc, #192]	; (800b524 <motion_primitive_init+0x2e0>)
 800b462:	f04f 0200 	mov.w	r2, #0
 800b466:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	primitives[3].x_scale = 1.0;
 800b46a:	4b2e      	ldr	r3, [pc, #184]	; (800b524 <motion_primitive_init+0x2e0>)
 800b46c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b470:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	primitives[3].y_scale = 1.0;
 800b474:	4b2b      	ldr	r3, [pc, #172]	; (800b524 <motion_primitive_init+0x2e0>)
 800b476:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b47a:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c

	primitives[3].frames[0].t_part = 0.0;
 800b47e:	4b29      	ldr	r3, [pc, #164]	; (800b524 <motion_primitive_init+0x2e0>)
 800b480:	f04f 0200 	mov.w	r2, #0
 800b484:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	primitives[3].frames[0].x = 0.07;
 800b488:	4b26      	ldr	r3, [pc, #152]	; (800b524 <motion_primitive_init+0x2e0>)
 800b48a:	4a3b      	ldr	r2, [pc, #236]	; (800b578 <motion_primitive_init+0x334>)
 800b48c:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	primitives[3].frames[0].y = 0.0;
 800b490:	4b24      	ldr	r3, [pc, #144]	; (800b524 <motion_primitive_init+0x2e0>)
 800b492:	f04f 0200 	mov.w	r2, #0
 800b496:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

	primitives[3].frames[1].t_part = 0.3;
 800b49a:	4b22      	ldr	r3, [pc, #136]	; (800b524 <motion_primitive_init+0x2e0>)
 800b49c:	4a37      	ldr	r2, [pc, #220]	; (800b57c <motion_primitive_init+0x338>)
 800b49e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	primitives[3].frames[1].x = 0.09;
 800b4a2:	4b20      	ldr	r3, [pc, #128]	; (800b524 <motion_primitive_init+0x2e0>)
 800b4a4:	4a26      	ldr	r2, [pc, #152]	; (800b540 <motion_primitive_init+0x2fc>)
 800b4a6:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	primitives[3].frames[1].y = 0.0;
 800b4aa:	4b1e      	ldr	r3, [pc, #120]	; (800b524 <motion_primitive_init+0x2e0>)
 800b4ac:	f04f 0200 	mov.w	r2, #0
 800b4b0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	primitives[3].frames[2].t_part = 0.4;
 800b4b4:	4b1b      	ldr	r3, [pc, #108]	; (800b524 <motion_primitive_init+0x2e0>)
 800b4b6:	4a32      	ldr	r2, [pc, #200]	; (800b580 <motion_primitive_init+0x33c>)
 800b4b8:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	primitives[3].frames[2].x = 0.105;
 800b4bc:	4b19      	ldr	r3, [pc, #100]	; (800b524 <motion_primitive_init+0x2e0>)
 800b4be:	4a1a      	ldr	r2, [pc, #104]	; (800b528 <motion_primitive_init+0x2e4>)
 800b4c0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	primitives[3].frames[2].y = 0.0;
 800b4c4:	4b17      	ldr	r3, [pc, #92]	; (800b524 <motion_primitive_init+0x2e0>)
 800b4c6:	f04f 0200 	mov.w	r2, #0
 800b4ca:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

	primitives[3].frames[3].t_part = 0.5;
 800b4ce:	4b15      	ldr	r3, [pc, #84]	; (800b524 <motion_primitive_init+0x2e0>)
 800b4d0:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800b4d4:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	primitives[3].frames[3].x = 0.05;
 800b4d8:	4b12      	ldr	r3, [pc, #72]	; (800b524 <motion_primitive_init+0x2e0>)
 800b4da:	4a1b      	ldr	r2, [pc, #108]	; (800b548 <motion_primitive_init+0x304>)
 800b4dc:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	primitives[3].frames[3].y = 0.0;
 800b4e0:	4b10      	ldr	r3, [pc, #64]	; (800b524 <motion_primitive_init+0x2e0>)
 800b4e2:	f04f 0200 	mov.w	r2, #0
 800b4e6:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170

	primitives[3].frames[4].t_part = 0.6;
 800b4ea:	4b0e      	ldr	r3, [pc, #56]	; (800b524 <motion_primitive_init+0x2e0>)
 800b4ec:	4a25      	ldr	r2, [pc, #148]	; (800b584 <motion_primitive_init+0x340>)
 800b4ee:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	primitives[3].frames[4].x = 0.07;
 800b4f2:	4b0c      	ldr	r3, [pc, #48]	; (800b524 <motion_primitive_init+0x2e0>)
 800b4f4:	4a20      	ldr	r2, [pc, #128]	; (800b578 <motion_primitive_init+0x334>)
 800b4f6:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	primitives[3].frames[4].y = 0.0;
 800b4fa:	4b0a      	ldr	r3, [pc, #40]	; (800b524 <motion_primitive_init+0x2e0>)
 800b4fc:	f04f 0200 	mov.w	r2, #0
 800b500:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c

	/*************  Bezier curves starting  **************************/

	// Slow trot walk with quadratic Bezier curve
	// Triangular, 1Hz, roughly 3X longer on ground than in air, front slightly forward of hip
	primitives[4].num_keyframes = 6;
 800b504:	4b07      	ldr	r3, [pc, #28]	; (800b524 <motion_primitive_init+0x2e0>)
 800b506:	2206      	movs	r2, #6
 800b508:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
	primitives[4].tau = 2.0;
 800b50c:	4b05      	ldr	r3, [pc, #20]	; (800b524 <motion_primitive_init+0x2e0>)
 800b50e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b512:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	primitives[4].t_offset = 0.0;
 800b516:	4b03      	ldr	r3, [pc, #12]	; (800b524 <motion_primitive_init+0x2e0>)
 800b518:	f04f 0200 	mov.w	r2, #0
 800b51c:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
 800b520:	e032      	b.n	800b588 <motion_primitive_init+0x344>
 800b522:	bf00      	nop
 800b524:	200152bc 	.word	0x200152bc
 800b528:	3dd70a3d 	.word	0x3dd70a3d
 800b52c:	3c23d70a 	.word	0x3c23d70a
 800b530:	bd4ccccd 	.word	0xbd4ccccd
 800b534:	3f600000 	.word	0x3f600000
 800b538:	3d75c28f 	.word	0x3d75c28f
 800b53c:	bca3d70a 	.word	0xbca3d70a
 800b540:	3db851ec 	.word	0x3db851ec
 800b544:	bc23d70a 	.word	0xbc23d70a
 800b548:	3d4ccccd 	.word	0x3d4ccccd
 800b54c:	3ca3d70a 	.word	0x3ca3d70a
 800b550:	3f733333 	.word	0x3f733333
 800b554:	3da3d70a 	.word	0x3da3d70a
 800b558:	3d851eb8 	.word	0x3d851eb8
 800b55c:	3cf5c28f 	.word	0x3cf5c28f
 800b560:	bcf5c28f 	.word	0xbcf5c28f
 800b564:	3f333333 	.word	0x3f333333
 800b568:	bc75c28f 	.word	0xbc75c28f
 800b56c:	3f666666 	.word	0x3f666666
 800b570:	3dc28f5c 	.word	0x3dc28f5c
 800b574:	3d23d70a 	.word	0x3d23d70a
 800b578:	3d8f5c29 	.word	0x3d8f5c29
 800b57c:	3e99999a 	.word	0x3e99999a
 800b580:	3ecccccd 	.word	0x3ecccccd
 800b584:	3f19999a 	.word	0x3f19999a
	primitives[4].invert = 0;
 800b588:	4bbc      	ldr	r3, [pc, #752]	; (800b87c <motion_primitive_init+0x638>)
 800b58a:	2200      	movs	r2, #0
 800b58c:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
	primitives[4].time_reverse = 0;
 800b590:	4bba      	ldr	r3, [pc, #744]	; (800b87c <motion_primitive_init+0x638>)
 800b592:	2200      	movs	r2, #0
 800b594:	f883 2192 	strb.w	r2, [r3, #402]	; 0x192
	primitives[4].x_offset_m = 0;
 800b598:	4bb8      	ldr	r3, [pc, #736]	; (800b87c <motion_primitive_init+0x638>)
 800b59a:	f04f 0200 	mov.w	r2, #0
 800b59e:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
	primitives[4].y_offset_m = 0;
 800b5a2:	4bb6      	ldr	r3, [pc, #728]	; (800b87c <motion_primitive_init+0x638>)
 800b5a4:	f04f 0200 	mov.w	r2, #0
 800b5a8:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	primitives[4].x_scale = 1.0;
 800b5ac:	4bb3      	ldr	r3, [pc, #716]	; (800b87c <motion_primitive_init+0x638>)
 800b5ae:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b5b2:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	primitives[4].y_scale = 1.0;
 800b5b6:	4bb1      	ldr	r3, [pc, #708]	; (800b87c <motion_primitive_init+0x638>)
 800b5b8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b5bc:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0

	primitives[4].frames[0].t_part = 0.0;
 800b5c0:	4bae      	ldr	r3, [pc, #696]	; (800b87c <motion_primitive_init+0x638>)
 800b5c2:	f04f 0200 	mov.w	r2, #0
 800b5c6:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
	primitives[4].frames[0].x = 0.105;
 800b5ca:	4bac      	ldr	r3, [pc, #688]	; (800b87c <motion_primitive_init+0x638>)
 800b5cc:	4aac      	ldr	r2, [pc, #688]	; (800b880 <motion_primitive_init+0x63c>)
 800b5ce:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	primitives[4].frames[0].y = 0.01;
 800b5d2:	4baa      	ldr	r3, [pc, #680]	; (800b87c <motion_primitive_init+0x638>)
 800b5d4:	4aab      	ldr	r2, [pc, #684]	; (800b884 <motion_primitive_init+0x640>)
 800b5d6:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0

	primitives[4].frames[1].t_part = 0.375; // Time not used
 800b5da:	4ba8      	ldr	r3, [pc, #672]	; (800b87c <motion_primitive_init+0x638>)
 800b5dc:	f04f 527b 	mov.w	r2, #1052770304	; 0x3ec00000
 800b5e0:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
	primitives[4].frames[1].x = 0.115;
 800b5e4:	4ba5      	ldr	r3, [pc, #660]	; (800b87c <motion_primitive_init+0x638>)
 800b5e6:	4aa8      	ldr	r2, [pc, #672]	; (800b888 <motion_primitive_init+0x644>)
 800b5e8:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	primitives[4].frames[1].y = -0.02;
 800b5ec:	4ba3      	ldr	r3, [pc, #652]	; (800b87c <motion_primitive_init+0x638>)
 800b5ee:	4aa7      	ldr	r2, [pc, #668]	; (800b88c <motion_primitive_init+0x648>)
 800b5f0:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc

	primitives[4].frames[2].t_part = 0.75;
 800b5f4:	4ba1      	ldr	r3, [pc, #644]	; (800b87c <motion_primitive_init+0x638>)
 800b5f6:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800b5fa:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
	primitives[4].frames[2].x = 0.105;
 800b5fe:	4b9f      	ldr	r3, [pc, #636]	; (800b87c <motion_primitive_init+0x638>)
 800b600:	4a9f      	ldr	r2, [pc, #636]	; (800b880 <motion_primitive_init+0x63c>)
 800b602:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
	primitives[4].frames[2].y = -0.05;
 800b606:	4b9d      	ldr	r3, [pc, #628]	; (800b87c <motion_primitive_init+0x638>)
 800b608:	4aa1      	ldr	r2, [pc, #644]	; (800b890 <motion_primitive_init+0x64c>)
 800b60a:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8

	primitives[4].frames[3].t_part = 0.8; // Time not used
 800b60e:	4b9b      	ldr	r3, [pc, #620]	; (800b87c <motion_primitive_init+0x638>)
 800b610:	4aa0      	ldr	r2, [pc, #640]	; (800b894 <motion_primitive_init+0x650>)
 800b612:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
	primitives[4].frames[3].x = 0.07;
 800b616:	4b99      	ldr	r3, [pc, #612]	; (800b87c <motion_primitive_init+0x638>)
 800b618:	4a9f      	ldr	r2, [pc, #636]	; (800b898 <motion_primitive_init+0x654>)
 800b61a:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
	primitives[4].frames[3].y = -0.075;
 800b61e:	4b97      	ldr	r3, [pc, #604]	; (800b87c <motion_primitive_init+0x638>)
 800b620:	4a9e      	ldr	r2, [pc, #632]	; (800b89c <motion_primitive_init+0x658>)
 800b622:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4

	primitives[4].frames[4].t_part = 0.875;
 800b626:	4b95      	ldr	r3, [pc, #596]	; (800b87c <motion_primitive_init+0x638>)
 800b628:	4a9d      	ldr	r2, [pc, #628]	; (800b8a0 <motion_primitive_init+0x65c>)
 800b62a:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	primitives[4].frames[4].x = 0.06;
 800b62e:	4b93      	ldr	r3, [pc, #588]	; (800b87c <motion_primitive_init+0x638>)
 800b630:	4a9c      	ldr	r2, [pc, #624]	; (800b8a4 <motion_primitive_init+0x660>)
 800b632:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
	primitives[4].frames[4].y = -0.02;
 800b636:	4b91      	ldr	r3, [pc, #580]	; (800b87c <motion_primitive_init+0x638>)
 800b638:	4a94      	ldr	r2, [pc, #592]	; (800b88c <motion_primitive_init+0x648>)
 800b63a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0

	primitives[4].frames[5].t_part = 0.9; // Time not used
 800b63e:	4b8f      	ldr	r3, [pc, #572]	; (800b87c <motion_primitive_init+0x638>)
 800b640:	4a99      	ldr	r2, [pc, #612]	; (800b8a8 <motion_primitive_init+0x664>)
 800b642:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
	primitives[4].frames[5].x = 0.07;
 800b646:	4b8d      	ldr	r3, [pc, #564]	; (800b87c <motion_primitive_init+0x638>)
 800b648:	4a93      	ldr	r2, [pc, #588]	; (800b898 <motion_primitive_init+0x654>)
 800b64a:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	primitives[4].frames[5].y = 0.035;
 800b64e:	4b8b      	ldr	r3, [pc, #556]	; (800b87c <motion_primitive_init+0x638>)
 800b650:	4a96      	ldr	r2, [pc, #600]	; (800b8ac <motion_primitive_init+0x668>)
 800b652:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec

	// Fast trot walk
	// Mostly triangular, in air roughly same as on ground, rear slightly backward of hip
	primitives[5].num_keyframes = 6;
 800b656:	4b89      	ldr	r3, [pc, #548]	; (800b87c <motion_primitive_init+0x638>)
 800b658:	2206      	movs	r2, #6
 800b65a:	f883 21f4 	strb.w	r2, [r3, #500]	; 0x1f4
	primitives[5].tau = 2.0;
 800b65e:	4b87      	ldr	r3, [pc, #540]	; (800b87c <motion_primitive_init+0x638>)
 800b660:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b664:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	primitives[5].t_offset = 0.0;
 800b668:	4b84      	ldr	r3, [pc, #528]	; (800b87c <motion_primitive_init+0x638>)
 800b66a:	f04f 0200 	mov.w	r2, #0
 800b66e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	primitives[5].invert = 0;
 800b672:	4b82      	ldr	r3, [pc, #520]	; (800b87c <motion_primitive_init+0x638>)
 800b674:	2200      	movs	r2, #0
 800b676:	f883 21f5 	strb.w	r2, [r3, #501]	; 0x1f5
	primitives[5].time_reverse = 0;
 800b67a:	4b80      	ldr	r3, [pc, #512]	; (800b87c <motion_primitive_init+0x638>)
 800b67c:	2200      	movs	r2, #0
 800b67e:	f883 21f6 	strb.w	r2, [r3, #502]	; 0x1f6
	primitives[5].x_offset_m = 0;
 800b682:	4b7e      	ldr	r3, [pc, #504]	; (800b87c <motion_primitive_init+0x638>)
 800b684:	f04f 0200 	mov.w	r2, #0
 800b688:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
	primitives[5].y_offset_m = 0;
 800b68c:	4b7b      	ldr	r3, [pc, #492]	; (800b87c <motion_primitive_init+0x638>)
 800b68e:	f04f 0200 	mov.w	r2, #0
 800b692:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
	primitives[5].x_scale = 1.0;
 800b696:	4b79      	ldr	r3, [pc, #484]	; (800b87c <motion_primitive_init+0x638>)
 800b698:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b69c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	primitives[5].y_scale = 1.0;
 800b6a0:	4b76      	ldr	r3, [pc, #472]	; (800b87c <motion_primitive_init+0x638>)
 800b6a2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b6a6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

	primitives[5].frames[0].t_part = 0.0;
 800b6aa:	4b74      	ldr	r3, [pc, #464]	; (800b87c <motion_primitive_init+0x638>)
 800b6ac:	f04f 0200 	mov.w	r2, #0
 800b6b0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	primitives[5].frames[0].x = 0.09;
 800b6b4:	4b71      	ldr	r3, [pc, #452]	; (800b87c <motion_primitive_init+0x638>)
 800b6b6:	4a7e      	ldr	r2, [pc, #504]	; (800b8b0 <motion_primitive_init+0x66c>)
 800b6b8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	primitives[5].frames[0].y = 0.06;
 800b6bc:	4b6f      	ldr	r3, [pc, #444]	; (800b87c <motion_primitive_init+0x638>)
 800b6be:	4a79      	ldr	r2, [pc, #484]	; (800b8a4 <motion_primitive_init+0x660>)
 800b6c0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	primitives[5].frames[1].t_part = 0.25; // Time not used
 800b6c4:	4b6d      	ldr	r3, [pc, #436]	; (800b87c <motion_primitive_init+0x638>)
 800b6c6:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 800b6ca:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	primitives[5].frames[1].x = 0.105;
 800b6ce:	4b6b      	ldr	r3, [pc, #428]	; (800b87c <motion_primitive_init+0x638>)
 800b6d0:	4a6b      	ldr	r2, [pc, #428]	; (800b880 <motion_primitive_init+0x63c>)
 800b6d2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	primitives[5].frames[1].y = 0.025;
 800b6d6:	4b69      	ldr	r3, [pc, #420]	; (800b87c <motion_primitive_init+0x638>)
 800b6d8:	4a76      	ldr	r2, [pc, #472]	; (800b8b4 <motion_primitive_init+0x670>)
 800b6da:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220

	primitives[5].frames[2].t_part = 0.5;
 800b6de:	4b67      	ldr	r3, [pc, #412]	; (800b87c <motion_primitive_init+0x638>)
 800b6e0:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800b6e4:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
	primitives[5].frames[2].x = 0.09;
 800b6e8:	4b64      	ldr	r3, [pc, #400]	; (800b87c <motion_primitive_init+0x638>)
 800b6ea:	4a71      	ldr	r2, [pc, #452]	; (800b8b0 <motion_primitive_init+0x66c>)
 800b6ec:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	primitives[5].frames[2].y = -0.01;
 800b6f0:	4b62      	ldr	r3, [pc, #392]	; (800b87c <motion_primitive_init+0x638>)
 800b6f2:	4a71      	ldr	r2, [pc, #452]	; (800b8b8 <motion_primitive_init+0x674>)
 800b6f4:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c

	primitives[5].frames[3].t_part = 0.6; // Time not used
 800b6f8:	4b60      	ldr	r3, [pc, #384]	; (800b87c <motion_primitive_init+0x638>)
 800b6fa:	4a70      	ldr	r2, [pc, #448]	; (800b8bc <motion_primitive_init+0x678>)
 800b6fc:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c
	primitives[5].frames[3].x = 0.06;
 800b700:	4b5e      	ldr	r3, [pc, #376]	; (800b87c <motion_primitive_init+0x638>)
 800b702:	4a68      	ldr	r2, [pc, #416]	; (800b8a4 <motion_primitive_init+0x660>)
 800b704:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
	primitives[5].frames[3].y = -0.025;
 800b708:	4b5c      	ldr	r3, [pc, #368]	; (800b87c <motion_primitive_init+0x638>)
 800b70a:	4a6d      	ldr	r2, [pc, #436]	; (800b8c0 <motion_primitive_init+0x67c>)
 800b70c:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

	primitives[5].frames[4].t_part = 0.75;
 800b710:	4b5a      	ldr	r3, [pc, #360]	; (800b87c <motion_primitive_init+0x638>)
 800b712:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800b716:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
	primitives[5].frames[4].x = 0.06;
 800b71a:	4b58      	ldr	r3, [pc, #352]	; (800b87c <motion_primitive_init+0x638>)
 800b71c:	4a61      	ldr	r2, [pc, #388]	; (800b8a4 <motion_primitive_init+0x660>)
 800b71e:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	primitives[5].frames[4].y = 0.02;
 800b722:	4b56      	ldr	r3, [pc, #344]	; (800b87c <motion_primitive_init+0x638>)
 800b724:	4a67      	ldr	r2, [pc, #412]	; (800b8c4 <motion_primitive_init+0x680>)
 800b726:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244

	primitives[5].frames[5].t_part = 0.85; // Time not used
 800b72a:	4b54      	ldr	r3, [pc, #336]	; (800b87c <motion_primitive_init+0x638>)
 800b72c:	4a66      	ldr	r2, [pc, #408]	; (800b8c8 <motion_primitive_init+0x684>)
 800b72e:	f8c3 2254 	str.w	r2, [r3, #596]	; 0x254
	primitives[5].frames[5].x = 0.06;
 800b732:	4b52      	ldr	r3, [pc, #328]	; (800b87c <motion_primitive_init+0x638>)
 800b734:	4a5b      	ldr	r2, [pc, #364]	; (800b8a4 <motion_primitive_init+0x660>)
 800b736:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
	primitives[5].frames[5].y = 0.08;
 800b73a:	4b50      	ldr	r3, [pc, #320]	; (800b87c <motion_primitive_init+0x638>)
 800b73c:	4a63      	ldr	r2, [pc, #396]	; (800b8cc <motion_primitive_init+0x688>)
 800b73e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250

	// Slow trot walk with quadratic Bezier curve, shifted nearer to hip, centered
	// Triangular, 1Hz, roughly 3X longer on ground than in air, front slightly forward of hip
	primitives[6].num_keyframes = 6;
 800b742:	4b4e      	ldr	r3, [pc, #312]	; (800b87c <motion_primitive_init+0x638>)
 800b744:	2206      	movs	r2, #6
 800b746:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
	primitives[6].tau = 2.0;
 800b74a:	4b4c      	ldr	r3, [pc, #304]	; (800b87c <motion_primitive_init+0x638>)
 800b74c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b750:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
	primitives[6].t_offset = 0.0;
 800b754:	4b49      	ldr	r3, [pc, #292]	; (800b87c <motion_primitive_init+0x638>)
 800b756:	f04f 0200 	mov.w	r2, #0
 800b75a:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270
	primitives[6].invert = 0;
 800b75e:	4b47      	ldr	r3, [pc, #284]	; (800b87c <motion_primitive_init+0x638>)
 800b760:	2200      	movs	r2, #0
 800b762:	f883 2259 	strb.w	r2, [r3, #601]	; 0x259
	primitives[6].time_reverse = 0;
 800b766:	4b45      	ldr	r3, [pc, #276]	; (800b87c <motion_primitive_init+0x638>)
 800b768:	2200      	movs	r2, #0
 800b76a:	f883 225a 	strb.w	r2, [r3, #602]	; 0x25a
	primitives[6].x_offset_m = 0;
 800b76e:	4b43      	ldr	r3, [pc, #268]	; (800b87c <motion_primitive_init+0x638>)
 800b770:	f04f 0200 	mov.w	r2, #0
 800b774:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
	primitives[6].y_offset_m = 0;
 800b778:	4b40      	ldr	r3, [pc, #256]	; (800b87c <motion_primitive_init+0x638>)
 800b77a:	f04f 0200 	mov.w	r2, #0
 800b77e:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
	primitives[6].x_scale = 1.0;
 800b782:	4b3e      	ldr	r3, [pc, #248]	; (800b87c <motion_primitive_init+0x638>)
 800b784:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b788:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
	primitives[6].y_scale = 1.0;
 800b78c:	4b3b      	ldr	r3, [pc, #236]	; (800b87c <motion_primitive_init+0x638>)
 800b78e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b792:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

	primitives[6].frames[0].t_part = 0.0;
 800b796:	4b39      	ldr	r3, [pc, #228]	; (800b87c <motion_primitive_init+0x638>)
 800b798:	f04f 0200 	mov.w	r2, #0
 800b79c:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
	primitives[6].frames[0].x = 0.095;
 800b7a0:	4b36      	ldr	r3, [pc, #216]	; (800b87c <motion_primitive_init+0x638>)
 800b7a2:	4a4b      	ldr	r2, [pc, #300]	; (800b8d0 <motion_primitive_init+0x68c>)
 800b7a4:	f8c3 2274 	str.w	r2, [r3, #628]	; 0x274
	primitives[6].frames[0].y = 0.03;
 800b7a8:	4b34      	ldr	r3, [pc, #208]	; (800b87c <motion_primitive_init+0x638>)
 800b7aa:	4a4a      	ldr	r2, [pc, #296]	; (800b8d4 <motion_primitive_init+0x690>)
 800b7ac:	f8c3 2278 	str.w	r2, [r3, #632]	; 0x278

	primitives[6].frames[1].t_part = 0.375; // Time not used
 800b7b0:	4b32      	ldr	r3, [pc, #200]	; (800b87c <motion_primitive_init+0x638>)
 800b7b2:	f04f 527b 	mov.w	r2, #1052770304	; 0x3ec00000
 800b7b6:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
	primitives[6].frames[1].x = 0.105;
 800b7ba:	4b30      	ldr	r3, [pc, #192]	; (800b87c <motion_primitive_init+0x638>)
 800b7bc:	4a30      	ldr	r2, [pc, #192]	; (800b880 <motion_primitive_init+0x63c>)
 800b7be:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
	primitives[6].frames[1].y = 0.0;
 800b7c2:	4b2e      	ldr	r3, [pc, #184]	; (800b87c <motion_primitive_init+0x638>)
 800b7c4:	f04f 0200 	mov.w	r2, #0
 800b7c8:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284

	primitives[6].frames[2].t_part = 0.75;
 800b7cc:	4b2b      	ldr	r3, [pc, #172]	; (800b87c <motion_primitive_init+0x638>)
 800b7ce:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800b7d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
	primitives[6].frames[2].x = 0.095;
 800b7d6:	4b29      	ldr	r3, [pc, #164]	; (800b87c <motion_primitive_init+0x638>)
 800b7d8:	4a3d      	ldr	r2, [pc, #244]	; (800b8d0 <motion_primitive_init+0x68c>)
 800b7da:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
	primitives[6].frames[2].y = -0.03;
 800b7de:	4b27      	ldr	r3, [pc, #156]	; (800b87c <motion_primitive_init+0x638>)
 800b7e0:	4a3d      	ldr	r2, [pc, #244]	; (800b8d8 <motion_primitive_init+0x694>)
 800b7e2:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

	primitives[6].frames[3].t_part = 0.8; // Time not used
 800b7e6:	4b25      	ldr	r3, [pc, #148]	; (800b87c <motion_primitive_init+0x638>)
 800b7e8:	4a2a      	ldr	r2, [pc, #168]	; (800b894 <motion_primitive_init+0x650>)
 800b7ea:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
	primitives[6].frames[3].x = 0.06;
 800b7ee:	4b23      	ldr	r3, [pc, #140]	; (800b87c <motion_primitive_init+0x638>)
 800b7f0:	4a2c      	ldr	r2, [pc, #176]	; (800b8a4 <motion_primitive_init+0x660>)
 800b7f2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
	primitives[6].frames[3].y = -0.045;
 800b7f6:	4b21      	ldr	r3, [pc, #132]	; (800b87c <motion_primitive_init+0x638>)
 800b7f8:	4a38      	ldr	r2, [pc, #224]	; (800b8dc <motion_primitive_init+0x698>)
 800b7fa:	f8c3 229c 	str.w	r2, [r3, #668]	; 0x29c

	primitives[6].frames[4].t_part = 0.875;
 800b7fe:	4b1f      	ldr	r3, [pc, #124]	; (800b87c <motion_primitive_init+0x638>)
 800b800:	4a27      	ldr	r2, [pc, #156]	; (800b8a0 <motion_primitive_init+0x65c>)
 800b802:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
	primitives[6].frames[4].x = 0.05;
 800b806:	4b1d      	ldr	r3, [pc, #116]	; (800b87c <motion_primitive_init+0x638>)
 800b808:	4a35      	ldr	r2, [pc, #212]	; (800b8e0 <motion_primitive_init+0x69c>)
 800b80a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
	primitives[6].frames[4].y = 0.0;
 800b80e:	4b1b      	ldr	r3, [pc, #108]	; (800b87c <motion_primitive_init+0x638>)
 800b810:	f04f 0200 	mov.w	r2, #0
 800b814:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8

	primitives[6].frames[5].t_part = 0.9; // Time not used
 800b818:	4b18      	ldr	r3, [pc, #96]	; (800b87c <motion_primitive_init+0x638>)
 800b81a:	4a23      	ldr	r2, [pc, #140]	; (800b8a8 <motion_primitive_init+0x664>)
 800b81c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
	primitives[6].frames[5].x = 0.06;
 800b820:	4b16      	ldr	r3, [pc, #88]	; (800b87c <motion_primitive_init+0x638>)
 800b822:	4a20      	ldr	r2, [pc, #128]	; (800b8a4 <motion_primitive_init+0x660>)
 800b824:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
	primitives[6].frames[5].y = 0.045;
 800b828:	4b14      	ldr	r3, [pc, #80]	; (800b87c <motion_primitive_init+0x638>)
 800b82a:	4a2e      	ldr	r2, [pc, #184]	; (800b8e4 <motion_primitive_init+0x6a0>)
 800b82c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4

	// Fast trot walk, shifted to help impedance control, high step
	// Mostly triangular, in air roughly same as on ground, rear slightly backward of hip
	primitives[7].num_keyframes = 6;
 800b830:	4b12      	ldr	r3, [pc, #72]	; (800b87c <motion_primitive_init+0x638>)
 800b832:	2206      	movs	r2, #6
 800b834:	f883 22bc 	strb.w	r2, [r3, #700]	; 0x2bc
	primitives[7].tau = 2.0;
 800b838:	4b10      	ldr	r3, [pc, #64]	; (800b87c <motion_primitive_init+0x638>)
 800b83a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b83e:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
	primitives[7].t_offset = 0.0;
 800b842:	4b0e      	ldr	r3, [pc, #56]	; (800b87c <motion_primitive_init+0x638>)
 800b844:	f04f 0200 	mov.w	r2, #0
 800b848:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
	primitives[7].invert = 0;
 800b84c:	4b0b      	ldr	r3, [pc, #44]	; (800b87c <motion_primitive_init+0x638>)
 800b84e:	2200      	movs	r2, #0
 800b850:	f883 22bd 	strb.w	r2, [r3, #701]	; 0x2bd
	primitives[7].time_reverse = 0;
 800b854:	4b09      	ldr	r3, [pc, #36]	; (800b87c <motion_primitive_init+0x638>)
 800b856:	2200      	movs	r2, #0
 800b858:	f883 22be 	strb.w	r2, [r3, #702]	; 0x2be
	primitives[7].x_offset_m = 0;
 800b85c:	4b07      	ldr	r3, [pc, #28]	; (800b87c <motion_primitive_init+0x638>)
 800b85e:	f04f 0200 	mov.w	r2, #0
 800b862:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
	primitives[7].y_offset_m = 0;
 800b866:	4b05      	ldr	r3, [pc, #20]	; (800b87c <motion_primitive_init+0x638>)
 800b868:	f04f 0200 	mov.w	r2, #0
 800b86c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
	primitives[7].x_scale = 1.0;
 800b870:	4b02      	ldr	r3, [pc, #8]	; (800b87c <motion_primitive_init+0x638>)
 800b872:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b876:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8
 800b87a:	e035      	b.n	800b8e8 <motion_primitive_init+0x6a4>
 800b87c:	200152bc 	.word	0x200152bc
 800b880:	3dd70a3d 	.word	0x3dd70a3d
 800b884:	3c23d70a 	.word	0x3c23d70a
 800b888:	3deb851f 	.word	0x3deb851f
 800b88c:	bca3d70a 	.word	0xbca3d70a
 800b890:	bd4ccccd 	.word	0xbd4ccccd
 800b894:	3f4ccccd 	.word	0x3f4ccccd
 800b898:	3d8f5c29 	.word	0x3d8f5c29
 800b89c:	bd99999a 	.word	0xbd99999a
 800b8a0:	3f600000 	.word	0x3f600000
 800b8a4:	3d75c28f 	.word	0x3d75c28f
 800b8a8:	3f666666 	.word	0x3f666666
 800b8ac:	3d0f5c29 	.word	0x3d0f5c29
 800b8b0:	3db851ec 	.word	0x3db851ec
 800b8b4:	3ccccccd 	.word	0x3ccccccd
 800b8b8:	bc23d70a 	.word	0xbc23d70a
 800b8bc:	3f19999a 	.word	0x3f19999a
 800b8c0:	bccccccd 	.word	0xbccccccd
 800b8c4:	3ca3d70a 	.word	0x3ca3d70a
 800b8c8:	3f59999a 	.word	0x3f59999a
 800b8cc:	3da3d70a 	.word	0x3da3d70a
 800b8d0:	3dc28f5c 	.word	0x3dc28f5c
 800b8d4:	3cf5c28f 	.word	0x3cf5c28f
 800b8d8:	bcf5c28f 	.word	0xbcf5c28f
 800b8dc:	bd3851ec 	.word	0xbd3851ec
 800b8e0:	3d4ccccd 	.word	0x3d4ccccd
 800b8e4:	3d3851ec 	.word	0x3d3851ec
	primitives[7].y_scale = 1.0;
 800b8e8:	4b2b      	ldr	r3, [pc, #172]	; (800b998 <motion_primitive_init+0x754>)
 800b8ea:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b8ee:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

	primitives[7].frames[0].t_part = 0.0;
 800b8f2:	4b29      	ldr	r3, [pc, #164]	; (800b998 <motion_primitive_init+0x754>)
 800b8f4:	f04f 0200 	mov.w	r2, #0
 800b8f8:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
	primitives[7].frames[0].x = 0.095;
 800b8fc:	4b26      	ldr	r3, [pc, #152]	; (800b998 <motion_primitive_init+0x754>)
 800b8fe:	4a27      	ldr	r2, [pc, #156]	; (800b99c <motion_primitive_init+0x758>)
 800b900:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8
	primitives[7].frames[0].y = 0.015;
 800b904:	4b24      	ldr	r3, [pc, #144]	; (800b998 <motion_primitive_init+0x754>)
 800b906:	4a26      	ldr	r2, [pc, #152]	; (800b9a0 <motion_primitive_init+0x75c>)
 800b908:	f8c3 22dc 	str.w	r2, [r3, #732]	; 0x2dc

	primitives[7].frames[1].t_part = 0.25; // Time not used
 800b90c:	4b22      	ldr	r3, [pc, #136]	; (800b998 <motion_primitive_init+0x754>)
 800b90e:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 800b912:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	primitives[7].frames[1].x = 0.105;
 800b916:	4b20      	ldr	r3, [pc, #128]	; (800b998 <motion_primitive_init+0x754>)
 800b918:	4a22      	ldr	r2, [pc, #136]	; (800b9a4 <motion_primitive_init+0x760>)
 800b91a:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
	primitives[7].frames[1].y = 0.0;
 800b91e:	4b1e      	ldr	r3, [pc, #120]	; (800b998 <motion_primitive_init+0x754>)
 800b920:	f04f 0200 	mov.w	r2, #0
 800b924:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8

	primitives[7].frames[2].t_part = 0.5;
 800b928:	4b1b      	ldr	r3, [pc, #108]	; (800b998 <motion_primitive_init+0x754>)
 800b92a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800b92e:	f8c3 22f8 	str.w	r2, [r3, #760]	; 0x2f8
	primitives[7].frames[2].x = 0.095;
 800b932:	4b19      	ldr	r3, [pc, #100]	; (800b998 <motion_primitive_init+0x754>)
 800b934:	4a19      	ldr	r2, [pc, #100]	; (800b99c <motion_primitive_init+0x758>)
 800b936:	f8c3 22f0 	str.w	r2, [r3, #752]	; 0x2f0
	primitives[7].frames[2].y = -0.015;
 800b93a:	4b17      	ldr	r3, [pc, #92]	; (800b998 <motion_primitive_init+0x754>)
 800b93c:	4a1a      	ldr	r2, [pc, #104]	; (800b9a8 <motion_primitive_init+0x764>)
 800b93e:	f8c3 22f4 	str.w	r2, [r3, #756]	; 0x2f4

	primitives[7].frames[3].t_part = 0.6; // Time not used
 800b942:	4b15      	ldr	r3, [pc, #84]	; (800b998 <motion_primitive_init+0x754>)
 800b944:	4a19      	ldr	r2, [pc, #100]	; (800b9ac <motion_primitive_init+0x768>)
 800b946:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	primitives[7].frames[3].x = 0.07;
 800b94a:	4b13      	ldr	r3, [pc, #76]	; (800b998 <motion_primitive_init+0x754>)
 800b94c:	4a18      	ldr	r2, [pc, #96]	; (800b9b0 <motion_primitive_init+0x76c>)
 800b94e:	f8c3 22fc 	str.w	r2, [r3, #764]	; 0x2fc
	primitives[7].frames[3].y = -0.03;
 800b952:	4b11      	ldr	r3, [pc, #68]	; (800b998 <motion_primitive_init+0x754>)
 800b954:	4a17      	ldr	r2, [pc, #92]	; (800b9b4 <motion_primitive_init+0x770>)
 800b956:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300

	primitives[7].frames[4].t_part = 0.75;
 800b95a:	4b0f      	ldr	r3, [pc, #60]	; (800b998 <motion_primitive_init+0x754>)
 800b95c:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800b960:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
	primitives[7].frames[4].x = 0.06;
 800b964:	4b0c      	ldr	r3, [pc, #48]	; (800b998 <motion_primitive_init+0x754>)
 800b966:	4a14      	ldr	r2, [pc, #80]	; (800b9b8 <motion_primitive_init+0x774>)
 800b968:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	primitives[7].frames[4].y = 0.0;
 800b96c:	4b0a      	ldr	r3, [pc, #40]	; (800b998 <motion_primitive_init+0x754>)
 800b96e:	f04f 0200 	mov.w	r2, #0
 800b972:	f8c3 230c 	str.w	r2, [r3, #780]	; 0x30c

	primitives[7].frames[5].t_part = 0.85; // Time not used
 800b976:	4b08      	ldr	r3, [pc, #32]	; (800b998 <motion_primitive_init+0x754>)
 800b978:	4a10      	ldr	r2, [pc, #64]	; (800b9bc <motion_primitive_init+0x778>)
 800b97a:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
	primitives[7].frames[5].x = 0.07;
 800b97e:	4b06      	ldr	r3, [pc, #24]	; (800b998 <motion_primitive_init+0x754>)
 800b980:	4a0b      	ldr	r2, [pc, #44]	; (800b9b0 <motion_primitive_init+0x76c>)
 800b982:	f8c3 2314 	str.w	r2, [r3, #788]	; 0x314
	primitives[7].frames[5].y = 0.035;
 800b986:	4b04      	ldr	r3, [pc, #16]	; (800b998 <motion_primitive_init+0x754>)
 800b988:	4a0d      	ldr	r2, [pc, #52]	; (800b9c0 <motion_primitive_init+0x77c>)
 800b98a:	f8c3 2318 	str.w	r2, [r3, #792]	; 0x318
 }
 800b98e:	bf00      	nop
 800b990:	46bd      	mov	sp, r7
 800b992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b996:	4770      	bx	lr
 800b998:	200152bc 	.word	0x200152bc
 800b99c:	3dc28f5c 	.word	0x3dc28f5c
 800b9a0:	3c75c28f 	.word	0x3c75c28f
 800b9a4:	3dd70a3d 	.word	0x3dd70a3d
 800b9a8:	bc75c28f 	.word	0xbc75c28f
 800b9ac:	3f19999a 	.word	0x3f19999a
 800b9b0:	3d8f5c29 	.word	0x3d8f5c29
 800b9b4:	bcf5c28f 	.word	0xbcf5c28f
 800b9b8:	3d75c28f 	.word	0x3d75c28f
 800b9bc:	3f59999a 	.word	0x3f59999a
 800b9c0:	3d0f5c29 	.word	0x3d0f5c29

0800b9c4 <motion_primitive_time_sync>:

 void motion_primitive_time_sync(uint32_t external_time)
 {
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b082      	sub	sp, #8
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
	time_offset = (xTaskGetTickCount() - external_time);
 800b9cc:	f7fd f872 	bl	8008ab4 <xTaskGetTickCount>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	461a      	mov	r2, r3
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	1ad3      	subs	r3, r2, r3
 800b9d8:	4a02      	ldr	r2, [pc, #8]	; (800b9e4 <motion_primitive_time_sync+0x20>)
 800b9da:	6013      	str	r3, [r2, #0]
 }
 800b9dc:	bf00      	nop
 800b9de:	3708      	adds	r7, #8
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	bd80      	pop	{r7, pc}
 800b9e4:	200152b8 	.word	0x200152b8

0800b9e8 <motion_primitive_set_index>:

 void motion_primitive_set_index(uint8_t index)
 {
 800b9e8:	b480      	push	{r7}
 800b9ea:	b083      	sub	sp, #12
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	71fb      	strb	r3, [r7, #7]
	if(index >= NUMBER_PRIMITIVES)
 800b9f2:	79fb      	ldrb	r3, [r7, #7]
 800b9f4:	2b07      	cmp	r3, #7
 800b9f6:	d803      	bhi.n	800ba00 <motion_primitive_set_index+0x18>
	{
		return;
	}
	primitive_index = index;
 800b9f8:	4a04      	ldr	r2, [pc, #16]	; (800ba0c <motion_primitive_set_index+0x24>)
 800b9fa:	79fb      	ldrb	r3, [r7, #7]
 800b9fc:	7013      	strb	r3, [r2, #0]
 800b9fe:	e000      	b.n	800ba02 <motion_primitive_set_index+0x1a>
		return;
 800ba00:	bf00      	nop
 }
 800ba02:	370c      	adds	r7, #12
 800ba04:	46bd      	mov	sp, r7
 800ba06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0a:	4770      	bx	lr
 800ba0c:	200152b4 	.word	0x200152b4

0800ba10 <motion_primitive_set_timing>:

 void motion_primitive_set_timing(uint8_t index, float tau, float t_offset, uint8_t invert, uint8_t time_reverse)
 {
 800ba10:	b480      	push	{r7}
 800ba12:	b085      	sub	sp, #20
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	4603      	mov	r3, r0
 800ba18:	ed87 0a02 	vstr	s0, [r7, #8]
 800ba1c:	edc7 0a01 	vstr	s1, [r7, #4]
 800ba20:	73fb      	strb	r3, [r7, #15]
 800ba22:	460b      	mov	r3, r1
 800ba24:	73bb      	strb	r3, [r7, #14]
 800ba26:	4613      	mov	r3, r2
 800ba28:	737b      	strb	r3, [r7, #13]
	if(index >= NUMBER_PRIMITIVES)
 800ba2a:	7bfb      	ldrb	r3, [r7, #15]
 800ba2c:	2b07      	cmp	r3, #7
 800ba2e:	d824      	bhi.n	800ba7a <motion_primitive_set_timing+0x6a>
	{
		return;
	}
	primitives[index].tau = tau;
 800ba30:	7bfb      	ldrb	r3, [r7, #15]
 800ba32:	4a15      	ldr	r2, [pc, #84]	; (800ba88 <motion_primitive_set_timing+0x78>)
 800ba34:	2164      	movs	r1, #100	; 0x64
 800ba36:	fb01 f303 	mul.w	r3, r1, r3
 800ba3a:	4413      	add	r3, r2
 800ba3c:	3314      	adds	r3, #20
 800ba3e:	68ba      	ldr	r2, [r7, #8]
 800ba40:	601a      	str	r2, [r3, #0]
	primitives[index].t_offset = t_offset;
 800ba42:	7bfb      	ldrb	r3, [r7, #15]
 800ba44:	4a10      	ldr	r2, [pc, #64]	; (800ba88 <motion_primitive_set_timing+0x78>)
 800ba46:	2164      	movs	r1, #100	; 0x64
 800ba48:	fb01 f303 	mul.w	r3, r1, r3
 800ba4c:	4413      	add	r3, r2
 800ba4e:	3318      	adds	r3, #24
 800ba50:	687a      	ldr	r2, [r7, #4]
 800ba52:	601a      	str	r2, [r3, #0]
	primitives[index].invert = invert;
 800ba54:	7bfb      	ldrb	r3, [r7, #15]
 800ba56:	4a0c      	ldr	r2, [pc, #48]	; (800ba88 <motion_primitive_set_timing+0x78>)
 800ba58:	2164      	movs	r1, #100	; 0x64
 800ba5a:	fb01 f303 	mul.w	r3, r1, r3
 800ba5e:	4413      	add	r3, r2
 800ba60:	3301      	adds	r3, #1
 800ba62:	7bba      	ldrb	r2, [r7, #14]
 800ba64:	701a      	strb	r2, [r3, #0]
	primitives[index].time_reverse = time_reverse;
 800ba66:	7bfb      	ldrb	r3, [r7, #15]
 800ba68:	4a07      	ldr	r2, [pc, #28]	; (800ba88 <motion_primitive_set_timing+0x78>)
 800ba6a:	2164      	movs	r1, #100	; 0x64
 800ba6c:	fb01 f303 	mul.w	r3, r1, r3
 800ba70:	4413      	add	r3, r2
 800ba72:	3302      	adds	r3, #2
 800ba74:	7b7a      	ldrb	r2, [r7, #13]
 800ba76:	701a      	strb	r2, [r3, #0]
 800ba78:	e000      	b.n	800ba7c <motion_primitive_set_timing+0x6c>
		return;
 800ba7a:	bf00      	nop
 }
 800ba7c:	3714      	adds	r7, #20
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba84:	4770      	bx	lr
 800ba86:	bf00      	nop
 800ba88:	200152bc 	.word	0x200152bc

0800ba8c <motion_primitive_set_scaling>:

 void motion_primitive_set_scaling(uint8_t index, float x_offset, float y_offset, float x_scale, float y_scale)
 {
 800ba8c:	b480      	push	{r7}
 800ba8e:	b087      	sub	sp, #28
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	4603      	mov	r3, r0
 800ba94:	ed87 0a04 	vstr	s0, [r7, #16]
 800ba98:	edc7 0a03 	vstr	s1, [r7, #12]
 800ba9c:	ed87 1a02 	vstr	s2, [r7, #8]
 800baa0:	edc7 1a01 	vstr	s3, [r7, #4]
 800baa4:	75fb      	strb	r3, [r7, #23]
	if(index >= NUMBER_PRIMITIVES)
 800baa6:	7dfb      	ldrb	r3, [r7, #23]
 800baa8:	2b07      	cmp	r3, #7
 800baaa:	d824      	bhi.n	800baf6 <motion_primitive_set_scaling+0x6a>
	{
		return;
	}
	primitives[index].x_offset_m = x_offset;
 800baac:	7dfb      	ldrb	r3, [r7, #23]
 800baae:	4a15      	ldr	r2, [pc, #84]	; (800bb04 <motion_primitive_set_scaling+0x78>)
 800bab0:	2164      	movs	r1, #100	; 0x64
 800bab2:	fb01 f303 	mul.w	r3, r1, r3
 800bab6:	4413      	add	r3, r2
 800bab8:	3304      	adds	r3, #4
 800baba:	693a      	ldr	r2, [r7, #16]
 800babc:	601a      	str	r2, [r3, #0]
	primitives[index].y_offset_m = y_offset;
 800babe:	7dfb      	ldrb	r3, [r7, #23]
 800bac0:	4a10      	ldr	r2, [pc, #64]	; (800bb04 <motion_primitive_set_scaling+0x78>)
 800bac2:	2164      	movs	r1, #100	; 0x64
 800bac4:	fb01 f303 	mul.w	r3, r1, r3
 800bac8:	4413      	add	r3, r2
 800baca:	3308      	adds	r3, #8
 800bacc:	68fa      	ldr	r2, [r7, #12]
 800bace:	601a      	str	r2, [r3, #0]
	primitives[index].x_scale = x_scale;
 800bad0:	7dfb      	ldrb	r3, [r7, #23]
 800bad2:	4a0c      	ldr	r2, [pc, #48]	; (800bb04 <motion_primitive_set_scaling+0x78>)
 800bad4:	2164      	movs	r1, #100	; 0x64
 800bad6:	fb01 f303 	mul.w	r3, r1, r3
 800bada:	4413      	add	r3, r2
 800badc:	330c      	adds	r3, #12
 800bade:	68ba      	ldr	r2, [r7, #8]
 800bae0:	601a      	str	r2, [r3, #0]
	primitives[index].y_scale = y_scale;
 800bae2:	7dfb      	ldrb	r3, [r7, #23]
 800bae4:	4a07      	ldr	r2, [pc, #28]	; (800bb04 <motion_primitive_set_scaling+0x78>)
 800bae6:	2164      	movs	r1, #100	; 0x64
 800bae8:	fb01 f303 	mul.w	r3, r1, r3
 800baec:	4413      	add	r3, r2
 800baee:	3310      	adds	r3, #16
 800baf0:	687a      	ldr	r2, [r7, #4]
 800baf2:	601a      	str	r2, [r3, #0]
 800baf4:	e000      	b.n	800baf8 <motion_primitive_set_scaling+0x6c>
		return;
 800baf6:	bf00      	nop
 }
 800baf8:	371c      	adds	r7, #28
 800bafa:	46bd      	mov	sp, r7
 800bafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb00:	4770      	bx	lr
 800bb02:	bf00      	nop
 800bb04:	200152bc 	.word	0x200152bc

0800bb08 <motion_primitive_get_position>:

 void motion_primitive_get_position(float * x, float * y)
 {
 800bb08:	b5b0      	push	{r4, r5, r7, lr}
 800bb0a:	b08c      	sub	sp, #48	; 0x30
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	6039      	str	r1, [r7, #0]
	// First find global time,taking into account time syncs and primitive local offsets
	float current_t = 0.001 * (xTaskGetTickCount() - time_offset) - primitives[primitive_index].t_offset;
 800bb12:	f7fc ffcf 	bl	8008ab4 <xTaskGetTickCount>
 800bb16:	4603      	mov	r3, r0
 800bb18:	461a      	mov	r2, r3
 800bb1a:	4b3f      	ldr	r3, [pc, #252]	; (800bc18 <motion_primitive_get_position+0x110>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	1ad3      	subs	r3, r2, r3
 800bb20:	4618      	mov	r0, r3
 800bb22:	f7f4 fc97 	bl	8000454 <__aeabi_ui2d>
 800bb26:	a33a      	add	r3, pc, #232	; (adr r3, 800bc10 <motion_primitive_get_position+0x108>)
 800bb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb2c:	f7f4 fd0c 	bl	8000548 <__aeabi_dmul>
 800bb30:	4603      	mov	r3, r0
 800bb32:	460c      	mov	r4, r1
 800bb34:	4625      	mov	r5, r4
 800bb36:	461c      	mov	r4, r3
 800bb38:	4b38      	ldr	r3, [pc, #224]	; (800bc1c <motion_primitive_get_position+0x114>)
 800bb3a:	781b      	ldrb	r3, [r3, #0]
 800bb3c:	b2db      	uxtb	r3, r3
 800bb3e:	4619      	mov	r1, r3
 800bb40:	4a37      	ldr	r2, [pc, #220]	; (800bc20 <motion_primitive_get_position+0x118>)
 800bb42:	2364      	movs	r3, #100	; 0x64
 800bb44:	fb03 f301 	mul.w	r3, r3, r1
 800bb48:	4413      	add	r3, r2
 800bb4a:	3318      	adds	r3, #24
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f7f4 fca2 	bl	8000498 <__aeabi_f2d>
 800bb54:	4602      	mov	r2, r0
 800bb56:	460b      	mov	r3, r1
 800bb58:	4620      	mov	r0, r4
 800bb5a:	4629      	mov	r1, r5
 800bb5c:	f7f4 fb3c 	bl	80001d8 <__aeabi_dsub>
 800bb60:	4603      	mov	r3, r0
 800bb62:	460c      	mov	r4, r1
 800bb64:	4618      	mov	r0, r3
 800bb66:	4621      	mov	r1, r4
 800bb68:	f7f4 ffc6 	bl	8000af8 <__aeabi_d2f>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	627b      	str	r3, [r7, #36]	; 0x24

	float time_in_cycle = fmod(current_t, primitives[primitive_index].tau);
 800bb70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bb72:	f7f4 fc91 	bl	8000498 <__aeabi_f2d>
 800bb76:	4604      	mov	r4, r0
 800bb78:	460d      	mov	r5, r1
 800bb7a:	4b28      	ldr	r3, [pc, #160]	; (800bc1c <motion_primitive_get_position+0x114>)
 800bb7c:	781b      	ldrb	r3, [r3, #0]
 800bb7e:	b2db      	uxtb	r3, r3
 800bb80:	4619      	mov	r1, r3
 800bb82:	4a27      	ldr	r2, [pc, #156]	; (800bc20 <motion_primitive_get_position+0x118>)
 800bb84:	2364      	movs	r3, #100	; 0x64
 800bb86:	fb03 f301 	mul.w	r3, r3, r1
 800bb8a:	4413      	add	r3, r2
 800bb8c:	3314      	adds	r3, #20
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	4618      	mov	r0, r3
 800bb92:	f7f4 fc81 	bl	8000498 <__aeabi_f2d>
 800bb96:	4602      	mov	r2, r0
 800bb98:	460b      	mov	r3, r1
 800bb9a:	ec43 2b11 	vmov	d1, r2, r3
 800bb9e:	ec45 4b10 	vmov	d0, r4, r5
 800bba2:	f001 faf7 	bl	800d194 <fmod>
 800bba6:	ec54 3b10 	vmov	r3, r4, d0
 800bbaa:	4618      	mov	r0, r3
 800bbac:	4621      	mov	r1, r4
 800bbae:	f7f4 ffa3 	bl	8000af8 <__aeabi_d2f>
 800bbb2:	4603      	mov	r3, r0
 800bbb4:	623b      	str	r3, [r7, #32]
	float time_in_cycle_part = time_in_cycle / primitives[primitive_index].tau; // Prevent further mults
 800bbb6:	4b19      	ldr	r3, [pc, #100]	; (800bc1c <motion_primitive_get_position+0x114>)
 800bbb8:	781b      	ldrb	r3, [r3, #0]
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	4a18      	ldr	r2, [pc, #96]	; (800bc20 <motion_primitive_get_position+0x118>)
 800bbc0:	2364      	movs	r3, #100	; 0x64
 800bbc2:	fb03 f301 	mul.w	r3, r3, r1
 800bbc6:	4413      	add	r3, r2
 800bbc8:	3314      	adds	r3, #20
 800bbca:	ed93 7a00 	vldr	s14, [r3]
 800bbce:	edd7 6a08 	vldr	s13, [r7, #32]
 800bbd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bbd6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	if(primitives[primitive_index].time_reverse > 0)
 800bbda:	4b10      	ldr	r3, [pc, #64]	; (800bc1c <motion_primitive_get_position+0x114>)
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	b2db      	uxtb	r3, r3
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	4a0f      	ldr	r2, [pc, #60]	; (800bc20 <motion_primitive_get_position+0x118>)
 800bbe4:	2364      	movs	r3, #100	; 0x64
 800bbe6:	fb03 f301 	mul.w	r3, r3, r1
 800bbea:	4413      	add	r3, r2
 800bbec:	3302      	adds	r3, #2
 800bbee:	781b      	ldrb	r3, [r3, #0]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d007      	beq.n	800bc04 <motion_primitive_get_position+0xfc>
	{
		time_in_cycle_part = 1.0 - time_in_cycle_part;
 800bbf4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bbf8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800bbfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bc00:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	}

	// Now find where we are in the cycle and linearly interpolate
	int i;
	float x_cmd, y_cmd;
	for(i = 1; i < primitives[primitive_index].num_keyframes; i++)
 800bc04:	2301      	movs	r3, #1
 800bc06:	62bb      	str	r3, [r7, #40]	; 0x28
 800bc08:	e2a3      	b.n	800c152 <motion_primitive_get_position+0x64a>
 800bc0a:	bf00      	nop
 800bc0c:	f3af 8000 	nop.w
 800bc10:	d2f1a9fc 	.word	0xd2f1a9fc
 800bc14:	3f50624d 	.word	0x3f50624d
 800bc18:	200152b8 	.word	0x200152b8
 800bc1c:	200152b4 	.word	0x200152b4
 800bc20:	200152bc 	.word	0x200152bc
	{
		// Are we between keyframes?
		if(time_in_cycle_part >= primitives[primitive_index].frames[i-1].t_part && time_in_cycle_part < primitives[primitive_index].frames[i].t_part)
 800bc24:	4baa      	ldr	r3, [pc, #680]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bc26:	781b      	ldrb	r3, [r3, #0]
 800bc28:	b2db      	uxtb	r3, r3
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc2e:	1e5a      	subs	r2, r3, #1
 800bc30:	49a8      	ldr	r1, [pc, #672]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bc32:	4613      	mov	r3, r2
 800bc34:	005b      	lsls	r3, r3, #1
 800bc36:	4413      	add	r3, r2
 800bc38:	009b      	lsls	r3, r3, #2
 800bc3a:	2264      	movs	r2, #100	; 0x64
 800bc3c:	fb02 f200 	mul.w	r2, r2, r0
 800bc40:	4413      	add	r3, r2
 800bc42:	440b      	add	r3, r1
 800bc44:	3324      	adds	r3, #36	; 0x24
 800bc46:	edd3 7a00 	vldr	s15, [r3]
 800bc4a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bc4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bc52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc56:	f2c0 813f 	blt.w	800bed8 <motion_primitive_get_position+0x3d0>
 800bc5a:	4b9d      	ldr	r3, [pc, #628]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bc5c:	781b      	ldrb	r3, [r3, #0]
 800bc5e:	b2db      	uxtb	r3, r3
 800bc60:	4618      	mov	r0, r3
 800bc62:	499c      	ldr	r1, [pc, #624]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bc64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bc66:	4613      	mov	r3, r2
 800bc68:	005b      	lsls	r3, r3, #1
 800bc6a:	4413      	add	r3, r2
 800bc6c:	009b      	lsls	r3, r3, #2
 800bc6e:	2264      	movs	r2, #100	; 0x64
 800bc70:	fb02 f200 	mul.w	r2, r2, r0
 800bc74:	4413      	add	r3, r2
 800bc76:	440b      	add	r3, r1
 800bc78:	3324      	adds	r3, #36	; 0x24
 800bc7a:	edd3 7a00 	vldr	s15, [r3]
 800bc7e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bc82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bc86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc8a:	f140 8125 	bpl.w	800bed8 <motion_primitive_get_position+0x3d0>
		{
			// Last value plus section of new value
			float dt = (time_in_cycle_part - primitives[primitive_index].frames[i-1].t_part);
 800bc8e:	4b90      	ldr	r3, [pc, #576]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bc90:	781b      	ldrb	r3, [r3, #0]
 800bc92:	b2db      	uxtb	r3, r3
 800bc94:	4618      	mov	r0, r3
 800bc96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc98:	1e5a      	subs	r2, r3, #1
 800bc9a:	498e      	ldr	r1, [pc, #568]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bc9c:	4613      	mov	r3, r2
 800bc9e:	005b      	lsls	r3, r3, #1
 800bca0:	4413      	add	r3, r2
 800bca2:	009b      	lsls	r3, r3, #2
 800bca4:	2264      	movs	r2, #100	; 0x64
 800bca6:	fb02 f200 	mul.w	r2, r2, r0
 800bcaa:	4413      	add	r3, r2
 800bcac:	440b      	add	r3, r1
 800bcae:	3324      	adds	r3, #36	; 0x24
 800bcb0:	edd3 7a00 	vldr	s15, [r3]
 800bcb4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bcb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bcbc:	edc7 7a07 	vstr	s15, [r7, #28]
			float d_section_dt = 1.0 / (primitives[primitive_index].frames[i].t_part - primitives[primitive_index].frames[i-1].t_part);
 800bcc0:	4b83      	ldr	r3, [pc, #524]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bcc2:	781b      	ldrb	r3, [r3, #0]
 800bcc4:	b2db      	uxtb	r3, r3
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	4982      	ldr	r1, [pc, #520]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bcca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bccc:	4613      	mov	r3, r2
 800bcce:	005b      	lsls	r3, r3, #1
 800bcd0:	4413      	add	r3, r2
 800bcd2:	009b      	lsls	r3, r3, #2
 800bcd4:	2264      	movs	r2, #100	; 0x64
 800bcd6:	fb02 f200 	mul.w	r2, r2, r0
 800bcda:	4413      	add	r3, r2
 800bcdc:	440b      	add	r3, r1
 800bcde:	3324      	adds	r3, #36	; 0x24
 800bce0:	ed93 7a00 	vldr	s14, [r3]
 800bce4:	4b7a      	ldr	r3, [pc, #488]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bce6:	781b      	ldrb	r3, [r3, #0]
 800bce8:	b2db      	uxtb	r3, r3
 800bcea:	4618      	mov	r0, r3
 800bcec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcee:	1e5a      	subs	r2, r3, #1
 800bcf0:	4978      	ldr	r1, [pc, #480]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bcf2:	4613      	mov	r3, r2
 800bcf4:	005b      	lsls	r3, r3, #1
 800bcf6:	4413      	add	r3, r2
 800bcf8:	009b      	lsls	r3, r3, #2
 800bcfa:	2264      	movs	r2, #100	; 0x64
 800bcfc:	fb02 f200 	mul.w	r2, r2, r0
 800bd00:	4413      	add	r3, r2
 800bd02:	440b      	add	r3, r1
 800bd04:	3324      	adds	r3, #36	; 0x24
 800bd06:	edd3 7a00 	vldr	s15, [r3]
 800bd0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bd0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bd12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bd16:	edc7 7a06 	vstr	s15, [r7, #24]
			x_cmd = primitives[primitive_index].frames[i-1].x + (dt * (primitives[primitive_index].frames[i].x - primitives[primitive_index].frames[i-1].x) * d_section_dt);
 800bd1a:	4b6d      	ldr	r3, [pc, #436]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bd1c:	781b      	ldrb	r3, [r3, #0]
 800bd1e:	b2db      	uxtb	r3, r3
 800bd20:	4618      	mov	r0, r3
 800bd22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd24:	1e5a      	subs	r2, r3, #1
 800bd26:	496b      	ldr	r1, [pc, #428]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bd28:	4613      	mov	r3, r2
 800bd2a:	005b      	lsls	r3, r3, #1
 800bd2c:	4413      	add	r3, r2
 800bd2e:	009b      	lsls	r3, r3, #2
 800bd30:	2264      	movs	r2, #100	; 0x64
 800bd32:	fb02 f200 	mul.w	r2, r2, r0
 800bd36:	4413      	add	r3, r2
 800bd38:	440b      	add	r3, r1
 800bd3a:	331c      	adds	r3, #28
 800bd3c:	ed93 7a00 	vldr	s14, [r3]
 800bd40:	4b63      	ldr	r3, [pc, #396]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	b2db      	uxtb	r3, r3
 800bd46:	4618      	mov	r0, r3
 800bd48:	4962      	ldr	r1, [pc, #392]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bd4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd4c:	4613      	mov	r3, r2
 800bd4e:	005b      	lsls	r3, r3, #1
 800bd50:	4413      	add	r3, r2
 800bd52:	009b      	lsls	r3, r3, #2
 800bd54:	2264      	movs	r2, #100	; 0x64
 800bd56:	fb02 f200 	mul.w	r2, r2, r0
 800bd5a:	4413      	add	r3, r2
 800bd5c:	440b      	add	r3, r1
 800bd5e:	331c      	adds	r3, #28
 800bd60:	edd3 6a00 	vldr	s13, [r3]
 800bd64:	4b5a      	ldr	r3, [pc, #360]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bd66:	781b      	ldrb	r3, [r3, #0]
 800bd68:	b2db      	uxtb	r3, r3
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd6e:	1e5a      	subs	r2, r3, #1
 800bd70:	4958      	ldr	r1, [pc, #352]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bd72:	4613      	mov	r3, r2
 800bd74:	005b      	lsls	r3, r3, #1
 800bd76:	4413      	add	r3, r2
 800bd78:	009b      	lsls	r3, r3, #2
 800bd7a:	2264      	movs	r2, #100	; 0x64
 800bd7c:	fb02 f200 	mul.w	r2, r2, r0
 800bd80:	4413      	add	r3, r2
 800bd82:	440b      	add	r3, r1
 800bd84:	331c      	adds	r3, #28
 800bd86:	edd3 7a00 	vldr	s15, [r3]
 800bd8a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800bd8e:	edd7 7a07 	vldr	s15, [r7, #28]
 800bd92:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800bd96:	edd7 7a06 	vldr	s15, [r7, #24]
 800bd9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bd9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bda2:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd = primitives[primitive_index].frames[i-1].y + (dt * (primitives[primitive_index].frames[i].y - primitives[primitive_index].frames[i-1].y) * d_section_dt);
 800bda6:	4b4a      	ldr	r3, [pc, #296]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	b2db      	uxtb	r3, r3
 800bdac:	4618      	mov	r0, r3
 800bdae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdb0:	1e5a      	subs	r2, r3, #1
 800bdb2:	4948      	ldr	r1, [pc, #288]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bdb4:	4613      	mov	r3, r2
 800bdb6:	005b      	lsls	r3, r3, #1
 800bdb8:	4413      	add	r3, r2
 800bdba:	009b      	lsls	r3, r3, #2
 800bdbc:	2264      	movs	r2, #100	; 0x64
 800bdbe:	fb02 f200 	mul.w	r2, r2, r0
 800bdc2:	4413      	add	r3, r2
 800bdc4:	440b      	add	r3, r1
 800bdc6:	3320      	adds	r3, #32
 800bdc8:	ed93 7a00 	vldr	s14, [r3]
 800bdcc:	4b40      	ldr	r3, [pc, #256]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bdce:	781b      	ldrb	r3, [r3, #0]
 800bdd0:	b2db      	uxtb	r3, r3
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	493f      	ldr	r1, [pc, #252]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bdd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bdd8:	4613      	mov	r3, r2
 800bdda:	005b      	lsls	r3, r3, #1
 800bddc:	4413      	add	r3, r2
 800bdde:	009b      	lsls	r3, r3, #2
 800bde0:	2264      	movs	r2, #100	; 0x64
 800bde2:	fb02 f200 	mul.w	r2, r2, r0
 800bde6:	4413      	add	r3, r2
 800bde8:	440b      	add	r3, r1
 800bdea:	3320      	adds	r3, #32
 800bdec:	edd3 6a00 	vldr	s13, [r3]
 800bdf0:	4b37      	ldr	r3, [pc, #220]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bdf2:	781b      	ldrb	r3, [r3, #0]
 800bdf4:	b2db      	uxtb	r3, r3
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdfa:	1e5a      	subs	r2, r3, #1
 800bdfc:	4935      	ldr	r1, [pc, #212]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bdfe:	4613      	mov	r3, r2
 800be00:	005b      	lsls	r3, r3, #1
 800be02:	4413      	add	r3, r2
 800be04:	009b      	lsls	r3, r3, #2
 800be06:	2264      	movs	r2, #100	; 0x64
 800be08:	fb02 f200 	mul.w	r2, r2, r0
 800be0c:	4413      	add	r3, r2
 800be0e:	440b      	add	r3, r1
 800be10:	3320      	adds	r3, #32
 800be12:	edd3 7a00 	vldr	s15, [r3]
 800be16:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800be1a:	edd7 7a07 	vldr	s15, [r7, #28]
 800be1e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800be22:	edd7 7a06 	vldr	s15, [r7, #24]
 800be26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be2e:	edc7 7a04 	vstr	s15, [r7, #16]
			// Apply offset, then scale it
			x_cmd += primitives[primitive_index].x_offset_m;
 800be32:	4b27      	ldr	r3, [pc, #156]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800be34:	781b      	ldrb	r3, [r3, #0]
 800be36:	b2db      	uxtb	r3, r3
 800be38:	4619      	mov	r1, r3
 800be3a:	4a26      	ldr	r2, [pc, #152]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800be3c:	2364      	movs	r3, #100	; 0x64
 800be3e:	fb03 f301 	mul.w	r3, r3, r1
 800be42:	4413      	add	r3, r2
 800be44:	3304      	adds	r3, #4
 800be46:	edd3 7a00 	vldr	s15, [r3]
 800be4a:	ed97 7a05 	vldr	s14, [r7, #20]
 800be4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be52:	edc7 7a05 	vstr	s15, [r7, #20]
			x_cmd *= primitives[primitive_index].x_scale;
 800be56:	4b1e      	ldr	r3, [pc, #120]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800be58:	781b      	ldrb	r3, [r3, #0]
 800be5a:	b2db      	uxtb	r3, r3
 800be5c:	4619      	mov	r1, r3
 800be5e:	4a1d      	ldr	r2, [pc, #116]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800be60:	2364      	movs	r3, #100	; 0x64
 800be62:	fb03 f301 	mul.w	r3, r3, r1
 800be66:	4413      	add	r3, r2
 800be68:	330c      	adds	r3, #12
 800be6a:	edd3 7a00 	vldr	s15, [r3]
 800be6e:	ed97 7a05 	vldr	s14, [r7, #20]
 800be72:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be76:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd += primitives[primitive_index].y_offset_m;
 800be7a:	4b15      	ldr	r3, [pc, #84]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800be7c:	781b      	ldrb	r3, [r3, #0]
 800be7e:	b2db      	uxtb	r3, r3
 800be80:	4619      	mov	r1, r3
 800be82:	4a14      	ldr	r2, [pc, #80]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800be84:	2364      	movs	r3, #100	; 0x64
 800be86:	fb03 f301 	mul.w	r3, r3, r1
 800be8a:	4413      	add	r3, r2
 800be8c:	3308      	adds	r3, #8
 800be8e:	edd3 7a00 	vldr	s15, [r3]
 800be92:	ed97 7a04 	vldr	s14, [r7, #16]
 800be96:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be9a:	edc7 7a04 	vstr	s15, [r7, #16]
			y_cmd *= primitives[primitive_index].y_scale;
 800be9e:	4b0c      	ldr	r3, [pc, #48]	; (800bed0 <motion_primitive_get_position+0x3c8>)
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	b2db      	uxtb	r3, r3
 800bea4:	4619      	mov	r1, r3
 800bea6:	4a0b      	ldr	r2, [pc, #44]	; (800bed4 <motion_primitive_get_position+0x3cc>)
 800bea8:	2364      	movs	r3, #100	; 0x64
 800beaa:	fb03 f301 	mul.w	r3, r3, r1
 800beae:	4413      	add	r3, r2
 800beb0:	3310      	adds	r3, #16
 800beb2:	edd3 7a00 	vldr	s15, [r3]
 800beb6:	ed97 7a04 	vldr	s14, [r7, #16]
 800beba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bebe:	edc7 7a04 	vstr	s15, [r7, #16]

			*x = x_cmd;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	697a      	ldr	r2, [r7, #20]
 800bec6:	601a      	str	r2, [r3, #0]
			*y = y_cmd;
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	693a      	ldr	r2, [r7, #16]
 800becc:	601a      	str	r2, [r3, #0]
			return;
 800bece:	e14f      	b.n	800c170 <motion_primitive_get_position+0x668>
 800bed0:	200152b4 	.word	0x200152b4
 800bed4:	200152bc 	.word	0x200152bc
		}
		// Are we at the end, and after last keyframe
		if(i == (primitives[primitive_index].num_keyframes-1) && time_in_cycle_part >= primitives[primitive_index].frames[i].t_part)
 800bed8:	4ba7      	ldr	r3, [pc, #668]	; (800c178 <motion_primitive_get_position+0x670>)
 800beda:	781b      	ldrb	r3, [r3, #0]
 800bedc:	b2db      	uxtb	r3, r3
 800bede:	4619      	mov	r1, r3
 800bee0:	4aa6      	ldr	r2, [pc, #664]	; (800c17c <motion_primitive_get_position+0x674>)
 800bee2:	2364      	movs	r3, #100	; 0x64
 800bee4:	fb03 f301 	mul.w	r3, r3, r1
 800bee8:	4413      	add	r3, r2
 800beea:	781b      	ldrb	r3, [r3, #0]
 800beec:	3b01      	subs	r3, #1
 800beee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bef0:	429a      	cmp	r2, r3
 800bef2:	f040 812b 	bne.w	800c14c <motion_primitive_get_position+0x644>
 800bef6:	4ba0      	ldr	r3, [pc, #640]	; (800c178 <motion_primitive_get_position+0x670>)
 800bef8:	781b      	ldrb	r3, [r3, #0]
 800befa:	b2db      	uxtb	r3, r3
 800befc:	4618      	mov	r0, r3
 800befe:	499f      	ldr	r1, [pc, #636]	; (800c17c <motion_primitive_get_position+0x674>)
 800bf00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bf02:	4613      	mov	r3, r2
 800bf04:	005b      	lsls	r3, r3, #1
 800bf06:	4413      	add	r3, r2
 800bf08:	009b      	lsls	r3, r3, #2
 800bf0a:	2264      	movs	r2, #100	; 0x64
 800bf0c:	fb02 f200 	mul.w	r2, r2, r0
 800bf10:	4413      	add	r3, r2
 800bf12:	440b      	add	r3, r1
 800bf14:	3324      	adds	r3, #36	; 0x24
 800bf16:	edd3 7a00 	vldr	s15, [r3]
 800bf1a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bf1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bf22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf26:	f2c0 8111 	blt.w	800c14c <motion_primitive_get_position+0x644>
		{
			// Last value plus section of new value
			float dt = (time_in_cycle_part - primitives[primitive_index].frames[i].t_part);
 800bf2a:	4b93      	ldr	r3, [pc, #588]	; (800c178 <motion_primitive_get_position+0x670>)
 800bf2c:	781b      	ldrb	r3, [r3, #0]
 800bf2e:	b2db      	uxtb	r3, r3
 800bf30:	4618      	mov	r0, r3
 800bf32:	4992      	ldr	r1, [pc, #584]	; (800c17c <motion_primitive_get_position+0x674>)
 800bf34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bf36:	4613      	mov	r3, r2
 800bf38:	005b      	lsls	r3, r3, #1
 800bf3a:	4413      	add	r3, r2
 800bf3c:	009b      	lsls	r3, r3, #2
 800bf3e:	2264      	movs	r2, #100	; 0x64
 800bf40:	fb02 f200 	mul.w	r2, r2, r0
 800bf44:	4413      	add	r3, r2
 800bf46:	440b      	add	r3, r1
 800bf48:	3324      	adds	r3, #36	; 0x24
 800bf4a:	edd3 7a00 	vldr	s15, [r3]
 800bf4e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bf52:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bf56:	edc7 7a03 	vstr	s15, [r7, #12]
			float d_section_dt = 1.0 / (1.0 - primitives[primitive_index].frames[i].t_part);
 800bf5a:	4b87      	ldr	r3, [pc, #540]	; (800c178 <motion_primitive_get_position+0x670>)
 800bf5c:	781b      	ldrb	r3, [r3, #0]
 800bf5e:	b2db      	uxtb	r3, r3
 800bf60:	4618      	mov	r0, r3
 800bf62:	4986      	ldr	r1, [pc, #536]	; (800c17c <motion_primitive_get_position+0x674>)
 800bf64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bf66:	4613      	mov	r3, r2
 800bf68:	005b      	lsls	r3, r3, #1
 800bf6a:	4413      	add	r3, r2
 800bf6c:	009b      	lsls	r3, r3, #2
 800bf6e:	2264      	movs	r2, #100	; 0x64
 800bf70:	fb02 f200 	mul.w	r2, r2, r0
 800bf74:	4413      	add	r3, r2
 800bf76:	440b      	add	r3, r1
 800bf78:	3324      	adds	r3, #36	; 0x24
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f7f4 fa8b 	bl	8000498 <__aeabi_f2d>
 800bf82:	4603      	mov	r3, r0
 800bf84:	460c      	mov	r4, r1
 800bf86:	461a      	mov	r2, r3
 800bf88:	4623      	mov	r3, r4
 800bf8a:	f04f 0000 	mov.w	r0, #0
 800bf8e:	497c      	ldr	r1, [pc, #496]	; (800c180 <motion_primitive_get_position+0x678>)
 800bf90:	f7f4 f922 	bl	80001d8 <__aeabi_dsub>
 800bf94:	4603      	mov	r3, r0
 800bf96:	460c      	mov	r4, r1
 800bf98:	461a      	mov	r2, r3
 800bf9a:	4623      	mov	r3, r4
 800bf9c:	f04f 0000 	mov.w	r0, #0
 800bfa0:	4977      	ldr	r1, [pc, #476]	; (800c180 <motion_primitive_get_position+0x678>)
 800bfa2:	f7f4 fbfb 	bl	800079c <__aeabi_ddiv>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	460c      	mov	r4, r1
 800bfaa:	4618      	mov	r0, r3
 800bfac:	4621      	mov	r1, r4
 800bfae:	f7f4 fda3 	bl	8000af8 <__aeabi_d2f>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	60bb      	str	r3, [r7, #8]
			x_cmd = primitives[primitive_index].frames[i].x + (dt * (primitives[primitive_index].frames[0].x - primitives[primitive_index].frames[i].x) * d_section_dt); // Cyclical, so zero index is next frame at end
 800bfb6:	4b70      	ldr	r3, [pc, #448]	; (800c178 <motion_primitive_get_position+0x670>)
 800bfb8:	781b      	ldrb	r3, [r3, #0]
 800bfba:	b2db      	uxtb	r3, r3
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	496f      	ldr	r1, [pc, #444]	; (800c17c <motion_primitive_get_position+0x674>)
 800bfc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bfc2:	4613      	mov	r3, r2
 800bfc4:	005b      	lsls	r3, r3, #1
 800bfc6:	4413      	add	r3, r2
 800bfc8:	009b      	lsls	r3, r3, #2
 800bfca:	2264      	movs	r2, #100	; 0x64
 800bfcc:	fb02 f200 	mul.w	r2, r2, r0
 800bfd0:	4413      	add	r3, r2
 800bfd2:	440b      	add	r3, r1
 800bfd4:	331c      	adds	r3, #28
 800bfd6:	ed93 7a00 	vldr	s14, [r3]
 800bfda:	4b67      	ldr	r3, [pc, #412]	; (800c178 <motion_primitive_get_position+0x670>)
 800bfdc:	781b      	ldrb	r3, [r3, #0]
 800bfde:	b2db      	uxtb	r3, r3
 800bfe0:	4619      	mov	r1, r3
 800bfe2:	4a66      	ldr	r2, [pc, #408]	; (800c17c <motion_primitive_get_position+0x674>)
 800bfe4:	2364      	movs	r3, #100	; 0x64
 800bfe6:	fb03 f301 	mul.w	r3, r3, r1
 800bfea:	4413      	add	r3, r2
 800bfec:	331c      	adds	r3, #28
 800bfee:	edd3 6a00 	vldr	s13, [r3]
 800bff2:	4b61      	ldr	r3, [pc, #388]	; (800c178 <motion_primitive_get_position+0x670>)
 800bff4:	781b      	ldrb	r3, [r3, #0]
 800bff6:	b2db      	uxtb	r3, r3
 800bff8:	4618      	mov	r0, r3
 800bffa:	4960      	ldr	r1, [pc, #384]	; (800c17c <motion_primitive_get_position+0x674>)
 800bffc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bffe:	4613      	mov	r3, r2
 800c000:	005b      	lsls	r3, r3, #1
 800c002:	4413      	add	r3, r2
 800c004:	009b      	lsls	r3, r3, #2
 800c006:	2264      	movs	r2, #100	; 0x64
 800c008:	fb02 f200 	mul.w	r2, r2, r0
 800c00c:	4413      	add	r3, r2
 800c00e:	440b      	add	r3, r1
 800c010:	331c      	adds	r3, #28
 800c012:	edd3 7a00 	vldr	s15, [r3]
 800c016:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800c01a:	edd7 7a03 	vldr	s15, [r7, #12]
 800c01e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c022:	edd7 7a02 	vldr	s15, [r7, #8]
 800c026:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c02a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c02e:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd = primitives[primitive_index].frames[i].y + (dt * (primitives[primitive_index].frames[0].y - primitives[primitive_index].frames[i].y) * d_section_dt);
 800c032:	4b51      	ldr	r3, [pc, #324]	; (800c178 <motion_primitive_get_position+0x670>)
 800c034:	781b      	ldrb	r3, [r3, #0]
 800c036:	b2db      	uxtb	r3, r3
 800c038:	4618      	mov	r0, r3
 800c03a:	4950      	ldr	r1, [pc, #320]	; (800c17c <motion_primitive_get_position+0x674>)
 800c03c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c03e:	4613      	mov	r3, r2
 800c040:	005b      	lsls	r3, r3, #1
 800c042:	4413      	add	r3, r2
 800c044:	009b      	lsls	r3, r3, #2
 800c046:	2264      	movs	r2, #100	; 0x64
 800c048:	fb02 f200 	mul.w	r2, r2, r0
 800c04c:	4413      	add	r3, r2
 800c04e:	440b      	add	r3, r1
 800c050:	3320      	adds	r3, #32
 800c052:	ed93 7a00 	vldr	s14, [r3]
 800c056:	4b48      	ldr	r3, [pc, #288]	; (800c178 <motion_primitive_get_position+0x670>)
 800c058:	781b      	ldrb	r3, [r3, #0]
 800c05a:	b2db      	uxtb	r3, r3
 800c05c:	4619      	mov	r1, r3
 800c05e:	4a47      	ldr	r2, [pc, #284]	; (800c17c <motion_primitive_get_position+0x674>)
 800c060:	2364      	movs	r3, #100	; 0x64
 800c062:	fb03 f301 	mul.w	r3, r3, r1
 800c066:	4413      	add	r3, r2
 800c068:	3320      	adds	r3, #32
 800c06a:	edd3 6a00 	vldr	s13, [r3]
 800c06e:	4b42      	ldr	r3, [pc, #264]	; (800c178 <motion_primitive_get_position+0x670>)
 800c070:	781b      	ldrb	r3, [r3, #0]
 800c072:	b2db      	uxtb	r3, r3
 800c074:	4618      	mov	r0, r3
 800c076:	4941      	ldr	r1, [pc, #260]	; (800c17c <motion_primitive_get_position+0x674>)
 800c078:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c07a:	4613      	mov	r3, r2
 800c07c:	005b      	lsls	r3, r3, #1
 800c07e:	4413      	add	r3, r2
 800c080:	009b      	lsls	r3, r3, #2
 800c082:	2264      	movs	r2, #100	; 0x64
 800c084:	fb02 f200 	mul.w	r2, r2, r0
 800c088:	4413      	add	r3, r2
 800c08a:	440b      	add	r3, r1
 800c08c:	3320      	adds	r3, #32
 800c08e:	edd3 7a00 	vldr	s15, [r3]
 800c092:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800c096:	edd7 7a03 	vldr	s15, [r7, #12]
 800c09a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c09e:	edd7 7a02 	vldr	s15, [r7, #8]
 800c0a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c0a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c0aa:	edc7 7a04 	vstr	s15, [r7, #16]
			// Apply offset, then scale it
			x_cmd += primitives[primitive_index].x_offset_m;
 800c0ae:	4b32      	ldr	r3, [pc, #200]	; (800c178 <motion_primitive_get_position+0x670>)
 800c0b0:	781b      	ldrb	r3, [r3, #0]
 800c0b2:	b2db      	uxtb	r3, r3
 800c0b4:	4619      	mov	r1, r3
 800c0b6:	4a31      	ldr	r2, [pc, #196]	; (800c17c <motion_primitive_get_position+0x674>)
 800c0b8:	2364      	movs	r3, #100	; 0x64
 800c0ba:	fb03 f301 	mul.w	r3, r3, r1
 800c0be:	4413      	add	r3, r2
 800c0c0:	3304      	adds	r3, #4
 800c0c2:	edd3 7a00 	vldr	s15, [r3]
 800c0c6:	ed97 7a05 	vldr	s14, [r7, #20]
 800c0ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c0ce:	edc7 7a05 	vstr	s15, [r7, #20]
			x_cmd *= primitives[primitive_index].x_scale;
 800c0d2:	4b29      	ldr	r3, [pc, #164]	; (800c178 <motion_primitive_get_position+0x670>)
 800c0d4:	781b      	ldrb	r3, [r3, #0]
 800c0d6:	b2db      	uxtb	r3, r3
 800c0d8:	4619      	mov	r1, r3
 800c0da:	4a28      	ldr	r2, [pc, #160]	; (800c17c <motion_primitive_get_position+0x674>)
 800c0dc:	2364      	movs	r3, #100	; 0x64
 800c0de:	fb03 f301 	mul.w	r3, r3, r1
 800c0e2:	4413      	add	r3, r2
 800c0e4:	330c      	adds	r3, #12
 800c0e6:	edd3 7a00 	vldr	s15, [r3]
 800c0ea:	ed97 7a05 	vldr	s14, [r7, #20]
 800c0ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0f2:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd += primitives[primitive_index].y_offset_m;
 800c0f6:	4b20      	ldr	r3, [pc, #128]	; (800c178 <motion_primitive_get_position+0x670>)
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	b2db      	uxtb	r3, r3
 800c0fc:	4619      	mov	r1, r3
 800c0fe:	4a1f      	ldr	r2, [pc, #124]	; (800c17c <motion_primitive_get_position+0x674>)
 800c100:	2364      	movs	r3, #100	; 0x64
 800c102:	fb03 f301 	mul.w	r3, r3, r1
 800c106:	4413      	add	r3, r2
 800c108:	3308      	adds	r3, #8
 800c10a:	edd3 7a00 	vldr	s15, [r3]
 800c10e:	ed97 7a04 	vldr	s14, [r7, #16]
 800c112:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c116:	edc7 7a04 	vstr	s15, [r7, #16]
			y_cmd *= primitives[primitive_index].y_scale;
 800c11a:	4b17      	ldr	r3, [pc, #92]	; (800c178 <motion_primitive_get_position+0x670>)
 800c11c:	781b      	ldrb	r3, [r3, #0]
 800c11e:	b2db      	uxtb	r3, r3
 800c120:	4619      	mov	r1, r3
 800c122:	4a16      	ldr	r2, [pc, #88]	; (800c17c <motion_primitive_get_position+0x674>)
 800c124:	2364      	movs	r3, #100	; 0x64
 800c126:	fb03 f301 	mul.w	r3, r3, r1
 800c12a:	4413      	add	r3, r2
 800c12c:	3310      	adds	r3, #16
 800c12e:	edd3 7a00 	vldr	s15, [r3]
 800c132:	ed97 7a04 	vldr	s14, [r7, #16]
 800c136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c13a:	edc7 7a04 	vstr	s15, [r7, #16]

			*x = x_cmd;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	697a      	ldr	r2, [r7, #20]
 800c142:	601a      	str	r2, [r3, #0]
			*y = y_cmd;
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	693a      	ldr	r2, [r7, #16]
 800c148:	601a      	str	r2, [r3, #0]
			return;
 800c14a:	e011      	b.n	800c170 <motion_primitive_get_position+0x668>
	for(i = 1; i < primitives[primitive_index].num_keyframes; i++)
 800c14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c14e:	3301      	adds	r3, #1
 800c150:	62bb      	str	r3, [r7, #40]	; 0x28
 800c152:	4b09      	ldr	r3, [pc, #36]	; (800c178 <motion_primitive_get_position+0x670>)
 800c154:	781b      	ldrb	r3, [r3, #0]
 800c156:	b2db      	uxtb	r3, r3
 800c158:	4619      	mov	r1, r3
 800c15a:	4a08      	ldr	r2, [pc, #32]	; (800c17c <motion_primitive_get_position+0x674>)
 800c15c:	2364      	movs	r3, #100	; 0x64
 800c15e:	fb03 f301 	mul.w	r3, r3, r1
 800c162:	4413      	add	r3, r2
 800c164:	781b      	ldrb	r3, [r3, #0]
 800c166:	461a      	mov	r2, r3
 800c168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c16a:	4293      	cmp	r3, r2
 800c16c:	f6ff ad5a 	blt.w	800bc24 <motion_primitive_get_position+0x11c>
		}
	}
 }
 800c170:	3730      	adds	r7, #48	; 0x30
 800c172:	46bd      	mov	sp, r7
 800c174:	bdb0      	pop	{r4, r5, r7, pc}
 800c176:	bf00      	nop
 800c178:	200152b4 	.word	0x200152b4
 800c17c:	200152bc 	.word	0x200152bc
 800c180:	3ff00000 	.word	0x3ff00000
 800c184:	00000000 	.word	0x00000000

0800c188 <motion_primitive_get_position_bezier_quadratic>:

 void motion_primitive_get_position_bezier_quadratic(float * x, float * y)
 {
 800c188:	b5b0      	push	{r4, r5, r7, lr}
 800c18a:	b08c      	sub	sp, #48	; 0x30
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
 800c190:	6039      	str	r1, [r7, #0]
	if( primitives[primitive_index].num_keyframes % 2 != 0)
 800c192:	4b55      	ldr	r3, [pc, #340]	; (800c2e8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c194:	781b      	ldrb	r3, [r3, #0]
 800c196:	b2db      	uxtb	r3, r3
 800c198:	4619      	mov	r1, r3
 800c19a:	4a54      	ldr	r2, [pc, #336]	; (800c2ec <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c19c:	2364      	movs	r3, #100	; 0x64
 800c19e:	fb03 f301 	mul.w	r3, r3, r1
 800c1a2:	4413      	add	r3, r2
 800c1a4:	781b      	ldrb	r3, [r3, #0]
 800c1a6:	f003 0301 	and.w	r3, r3, #1
 800c1aa:	b2db      	uxtb	r3, r3
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d019      	beq.n	800c1e4 <motion_primitive_get_position_bezier_quadratic+0x5c>
	{
		// Stay at first element, assume it is safe.
		// Bezier quadratic curve cycle must have even number of elements
		*x = primitives[primitive_index].frames[0].x;
 800c1b0:	4b4d      	ldr	r3, [pc, #308]	; (800c2e8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c1b2:	781b      	ldrb	r3, [r3, #0]
 800c1b4:	b2db      	uxtb	r3, r3
 800c1b6:	4619      	mov	r1, r3
 800c1b8:	4a4c      	ldr	r2, [pc, #304]	; (800c2ec <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c1ba:	2364      	movs	r3, #100	; 0x64
 800c1bc:	fb03 f301 	mul.w	r3, r3, r1
 800c1c0:	4413      	add	r3, r2
 800c1c2:	331c      	adds	r3, #28
 800c1c4:	681a      	ldr	r2, [r3, #0]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	601a      	str	r2, [r3, #0]
		*y = primitives[primitive_index].frames[0].y;
 800c1ca:	4b47      	ldr	r3, [pc, #284]	; (800c2e8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c1cc:	781b      	ldrb	r3, [r3, #0]
 800c1ce:	b2db      	uxtb	r3, r3
 800c1d0:	4619      	mov	r1, r3
 800c1d2:	4a46      	ldr	r2, [pc, #280]	; (800c2ec <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c1d4:	2364      	movs	r3, #100	; 0x64
 800c1d6:	fb03 f301 	mul.w	r3, r3, r1
 800c1da:	4413      	add	r3, r2
 800c1dc:	3320      	adds	r3, #32
 800c1de:	681a      	ldr	r2, [r3, #0]
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	601a      	str	r2, [r3, #0]
	}
	// First find global time,taking into account time syncs and primitive local offsets
	float current_t = 0.001 * (xTaskGetTickCount() - time_offset) - primitives[primitive_index].t_offset;
 800c1e4:	f7fc fc66 	bl	8008ab4 <xTaskGetTickCount>
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	461a      	mov	r2, r3
 800c1ec:	4b40      	ldr	r3, [pc, #256]	; (800c2f0 <motion_primitive_get_position_bezier_quadratic+0x168>)
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	1ad3      	subs	r3, r2, r3
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f7f4 f92e 	bl	8000454 <__aeabi_ui2d>
 800c1f8:	a339      	add	r3, pc, #228	; (adr r3, 800c2e0 <motion_primitive_get_position_bezier_quadratic+0x158>)
 800c1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1fe:	f7f4 f9a3 	bl	8000548 <__aeabi_dmul>
 800c202:	4603      	mov	r3, r0
 800c204:	460c      	mov	r4, r1
 800c206:	4625      	mov	r5, r4
 800c208:	461c      	mov	r4, r3
 800c20a:	4b37      	ldr	r3, [pc, #220]	; (800c2e8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c20c:	781b      	ldrb	r3, [r3, #0]
 800c20e:	b2db      	uxtb	r3, r3
 800c210:	4619      	mov	r1, r3
 800c212:	4a36      	ldr	r2, [pc, #216]	; (800c2ec <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c214:	2364      	movs	r3, #100	; 0x64
 800c216:	fb03 f301 	mul.w	r3, r3, r1
 800c21a:	4413      	add	r3, r2
 800c21c:	3318      	adds	r3, #24
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	4618      	mov	r0, r3
 800c222:	f7f4 f939 	bl	8000498 <__aeabi_f2d>
 800c226:	4602      	mov	r2, r0
 800c228:	460b      	mov	r3, r1
 800c22a:	4620      	mov	r0, r4
 800c22c:	4629      	mov	r1, r5
 800c22e:	f7f3 ffd3 	bl	80001d8 <__aeabi_dsub>
 800c232:	4603      	mov	r3, r0
 800c234:	460c      	mov	r4, r1
 800c236:	4618      	mov	r0, r3
 800c238:	4621      	mov	r1, r4
 800c23a:	f7f4 fc5d 	bl	8000af8 <__aeabi_d2f>
 800c23e:	4603      	mov	r3, r0
 800c240:	627b      	str	r3, [r7, #36]	; 0x24

	float time_in_cycle = fmod(current_t, primitives[primitive_index].tau);
 800c242:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c244:	f7f4 f928 	bl	8000498 <__aeabi_f2d>
 800c248:	4604      	mov	r4, r0
 800c24a:	460d      	mov	r5, r1
 800c24c:	4b26      	ldr	r3, [pc, #152]	; (800c2e8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c24e:	781b      	ldrb	r3, [r3, #0]
 800c250:	b2db      	uxtb	r3, r3
 800c252:	4619      	mov	r1, r3
 800c254:	4a25      	ldr	r2, [pc, #148]	; (800c2ec <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c256:	2364      	movs	r3, #100	; 0x64
 800c258:	fb03 f301 	mul.w	r3, r3, r1
 800c25c:	4413      	add	r3, r2
 800c25e:	3314      	adds	r3, #20
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	4618      	mov	r0, r3
 800c264:	f7f4 f918 	bl	8000498 <__aeabi_f2d>
 800c268:	4602      	mov	r2, r0
 800c26a:	460b      	mov	r3, r1
 800c26c:	ec43 2b11 	vmov	d1, r2, r3
 800c270:	ec45 4b10 	vmov	d0, r4, r5
 800c274:	f000 ff8e 	bl	800d194 <fmod>
 800c278:	ec54 3b10 	vmov	r3, r4, d0
 800c27c:	4618      	mov	r0, r3
 800c27e:	4621      	mov	r1, r4
 800c280:	f7f4 fc3a 	bl	8000af8 <__aeabi_d2f>
 800c284:	4603      	mov	r3, r0
 800c286:	623b      	str	r3, [r7, #32]
	float time_in_cycle_part = time_in_cycle / primitives[primitive_index].tau; // Prevent further mults
 800c288:	4b17      	ldr	r3, [pc, #92]	; (800c2e8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c28a:	781b      	ldrb	r3, [r3, #0]
 800c28c:	b2db      	uxtb	r3, r3
 800c28e:	4619      	mov	r1, r3
 800c290:	4a16      	ldr	r2, [pc, #88]	; (800c2ec <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c292:	2364      	movs	r3, #100	; 0x64
 800c294:	fb03 f301 	mul.w	r3, r3, r1
 800c298:	4413      	add	r3, r2
 800c29a:	3314      	adds	r3, #20
 800c29c:	ed93 7a00 	vldr	s14, [r3]
 800c2a0:	edd7 6a08 	vldr	s13, [r7, #32]
 800c2a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c2a8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	if(primitives[primitive_index].time_reverse > 0)
 800c2ac:	4b0e      	ldr	r3, [pc, #56]	; (800c2e8 <motion_primitive_get_position_bezier_quadratic+0x160>)
 800c2ae:	781b      	ldrb	r3, [r3, #0]
 800c2b0:	b2db      	uxtb	r3, r3
 800c2b2:	4619      	mov	r1, r3
 800c2b4:	4a0d      	ldr	r2, [pc, #52]	; (800c2ec <motion_primitive_get_position_bezier_quadratic+0x164>)
 800c2b6:	2364      	movs	r3, #100	; 0x64
 800c2b8:	fb03 f301 	mul.w	r3, r3, r1
 800c2bc:	4413      	add	r3, r2
 800c2be:	3302      	adds	r3, #2
 800c2c0:	781b      	ldrb	r3, [r3, #0]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d007      	beq.n	800c2d6 <motion_primitive_get_position_bezier_quadratic+0x14e>
	{
		time_in_cycle_part = 1.0 - time_in_cycle_part;
 800c2c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c2ca:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c2ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c2d2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	// Now find where we are in the cycle and Bezier quadratic interpolation
	// Every odd keyframe is a guide point. Path moves through even keyframes
	int i;
	float x_cmd, y_cmd;
	for(i = 1; i < primitives[primitive_index].num_keyframes/2; i++)
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	62bb      	str	r3, [r7, #40]	; 0x28
 800c2da:	e34d      	b.n	800c978 <motion_primitive_get_position_bezier_quadratic+0x7f0>
 800c2dc:	f3af 8000 	nop.w
 800c2e0:	d2f1a9fc 	.word	0xd2f1a9fc
 800c2e4:	3f50624d 	.word	0x3f50624d
 800c2e8:	200152b4 	.word	0x200152b4
 800c2ec:	200152bc 	.word	0x200152bc
 800c2f0:	200152b8 	.word	0x200152b8
	{
		// find the keyframe, looking between every other, starting at index 0
		// e.g. for 6 keyframes, we look at 0, 2, 4, and consider "6" as 0 again
		if(time_in_cycle_part >= primitives[primitive_index].frames[2*i-2].t_part && time_in_cycle_part < primitives[primitive_index].frames[2*i].t_part)
 800c2f4:	4bd7      	ldr	r3, [pc, #860]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c2f6:	781b      	ldrb	r3, [r3, #0]
 800c2f8:	b2db      	uxtb	r3, r3
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2fe:	3b01      	subs	r3, #1
 800c300:	005a      	lsls	r2, r3, #1
 800c302:	49d5      	ldr	r1, [pc, #852]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c304:	4613      	mov	r3, r2
 800c306:	005b      	lsls	r3, r3, #1
 800c308:	4413      	add	r3, r2
 800c30a:	009b      	lsls	r3, r3, #2
 800c30c:	2264      	movs	r2, #100	; 0x64
 800c30e:	fb02 f200 	mul.w	r2, r2, r0
 800c312:	4413      	add	r3, r2
 800c314:	440b      	add	r3, r1
 800c316:	3324      	adds	r3, #36	; 0x24
 800c318:	edd3 7a00 	vldr	s15, [r3]
 800c31c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800c320:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c328:	f2c0 8198 	blt.w	800c65c <motion_primitive_get_position_bezier_quadratic+0x4d4>
 800c32c:	4bc9      	ldr	r3, [pc, #804]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c32e:	781b      	ldrb	r3, [r3, #0]
 800c330:	b2db      	uxtb	r3, r3
 800c332:	4618      	mov	r0, r3
 800c334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c336:	005a      	lsls	r2, r3, #1
 800c338:	49c7      	ldr	r1, [pc, #796]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c33a:	4613      	mov	r3, r2
 800c33c:	005b      	lsls	r3, r3, #1
 800c33e:	4413      	add	r3, r2
 800c340:	009b      	lsls	r3, r3, #2
 800c342:	2264      	movs	r2, #100	; 0x64
 800c344:	fb02 f200 	mul.w	r2, r2, r0
 800c348:	4413      	add	r3, r2
 800c34a:	440b      	add	r3, r1
 800c34c:	3324      	adds	r3, #36	; 0x24
 800c34e:	edd3 7a00 	vldr	s15, [r3]
 800c352:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800c356:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c35a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c35e:	f140 817d 	bpl.w	800c65c <motion_primitive_get_position_bezier_quadratic+0x4d4>
		{
			// scale to something that varies 0 <= dt < 1 between the points
			float dt = (primitives[primitive_index].frames[2*i].t_part - time_in_cycle_part) / (primitives[primitive_index].frames[2*i].t_part - primitives[primitive_index].frames[2*i - 2].t_part);
 800c362:	4bbc      	ldr	r3, [pc, #752]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c364:	781b      	ldrb	r3, [r3, #0]
 800c366:	b2db      	uxtb	r3, r3
 800c368:	4618      	mov	r0, r3
 800c36a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c36c:	005a      	lsls	r2, r3, #1
 800c36e:	49ba      	ldr	r1, [pc, #744]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c370:	4613      	mov	r3, r2
 800c372:	005b      	lsls	r3, r3, #1
 800c374:	4413      	add	r3, r2
 800c376:	009b      	lsls	r3, r3, #2
 800c378:	2264      	movs	r2, #100	; 0x64
 800c37a:	fb02 f200 	mul.w	r2, r2, r0
 800c37e:	4413      	add	r3, r2
 800c380:	440b      	add	r3, r1
 800c382:	3324      	adds	r3, #36	; 0x24
 800c384:	ed93 7a00 	vldr	s14, [r3]
 800c388:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800c38c:	ee77 6a67 	vsub.f32	s13, s14, s15
 800c390:	4bb0      	ldr	r3, [pc, #704]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c392:	781b      	ldrb	r3, [r3, #0]
 800c394:	b2db      	uxtb	r3, r3
 800c396:	4618      	mov	r0, r3
 800c398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c39a:	005a      	lsls	r2, r3, #1
 800c39c:	49ae      	ldr	r1, [pc, #696]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c39e:	4613      	mov	r3, r2
 800c3a0:	005b      	lsls	r3, r3, #1
 800c3a2:	4413      	add	r3, r2
 800c3a4:	009b      	lsls	r3, r3, #2
 800c3a6:	2264      	movs	r2, #100	; 0x64
 800c3a8:	fb02 f200 	mul.w	r2, r2, r0
 800c3ac:	4413      	add	r3, r2
 800c3ae:	440b      	add	r3, r1
 800c3b0:	3324      	adds	r3, #36	; 0x24
 800c3b2:	ed93 7a00 	vldr	s14, [r3]
 800c3b6:	4ba7      	ldr	r3, [pc, #668]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c3b8:	781b      	ldrb	r3, [r3, #0]
 800c3ba:	b2db      	uxtb	r3, r3
 800c3bc:	4618      	mov	r0, r3
 800c3be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c0:	3b01      	subs	r3, #1
 800c3c2:	005a      	lsls	r2, r3, #1
 800c3c4:	49a4      	ldr	r1, [pc, #656]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c3c6:	4613      	mov	r3, r2
 800c3c8:	005b      	lsls	r3, r3, #1
 800c3ca:	4413      	add	r3, r2
 800c3cc:	009b      	lsls	r3, r3, #2
 800c3ce:	2264      	movs	r2, #100	; 0x64
 800c3d0:	fb02 f200 	mul.w	r2, r2, r0
 800c3d4:	4413      	add	r3, r2
 800c3d6:	440b      	add	r3, r1
 800c3d8:	3324      	adds	r3, #36	; 0x24
 800c3da:	edd3 7a00 	vldr	s15, [r3]
 800c3de:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c3e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c3e6:	edc7 7a07 	vstr	s15, [r7, #28]
			float one_min_dt = 1.0 - dt; // used many times
 800c3ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c3ee:	edd7 7a07 	vldr	s15, [r7, #28]
 800c3f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c3f6:	edc7 7a06 	vstr	s15, [r7, #24]
			x_cmd = one_min_dt*(one_min_dt*primitives[primitive_index].frames[2*i].x + dt*primitives[primitive_index].frames[2*i-1].x) + dt * (one_min_dt * primitives[primitive_index].frames[2*i-1].x + dt * primitives[primitive_index].frames[2*i-2].x);
 800c3fa:	4b96      	ldr	r3, [pc, #600]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c3fc:	781b      	ldrb	r3, [r3, #0]
 800c3fe:	b2db      	uxtb	r3, r3
 800c400:	4618      	mov	r0, r3
 800c402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c404:	005a      	lsls	r2, r3, #1
 800c406:	4994      	ldr	r1, [pc, #592]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c408:	4613      	mov	r3, r2
 800c40a:	005b      	lsls	r3, r3, #1
 800c40c:	4413      	add	r3, r2
 800c40e:	009b      	lsls	r3, r3, #2
 800c410:	2264      	movs	r2, #100	; 0x64
 800c412:	fb02 f200 	mul.w	r2, r2, r0
 800c416:	4413      	add	r3, r2
 800c418:	440b      	add	r3, r1
 800c41a:	331c      	adds	r3, #28
 800c41c:	ed93 7a00 	vldr	s14, [r3]
 800c420:	edd7 7a06 	vldr	s15, [r7, #24]
 800c424:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c428:	4b8a      	ldr	r3, [pc, #552]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c42a:	781b      	ldrb	r3, [r3, #0]
 800c42c:	b2db      	uxtb	r3, r3
 800c42e:	4618      	mov	r0, r3
 800c430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c432:	005b      	lsls	r3, r3, #1
 800c434:	1e5a      	subs	r2, r3, #1
 800c436:	4988      	ldr	r1, [pc, #544]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c438:	4613      	mov	r3, r2
 800c43a:	005b      	lsls	r3, r3, #1
 800c43c:	4413      	add	r3, r2
 800c43e:	009b      	lsls	r3, r3, #2
 800c440:	2264      	movs	r2, #100	; 0x64
 800c442:	fb02 f200 	mul.w	r2, r2, r0
 800c446:	4413      	add	r3, r2
 800c448:	440b      	add	r3, r1
 800c44a:	331c      	adds	r3, #28
 800c44c:	edd3 6a00 	vldr	s13, [r3]
 800c450:	edd7 7a07 	vldr	s15, [r7, #28]
 800c454:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c458:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c45c:	edd7 7a06 	vldr	s15, [r7, #24]
 800c460:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c464:	4b7b      	ldr	r3, [pc, #492]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c466:	781b      	ldrb	r3, [r3, #0]
 800c468:	b2db      	uxtb	r3, r3
 800c46a:	4618      	mov	r0, r3
 800c46c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c46e:	005b      	lsls	r3, r3, #1
 800c470:	1e5a      	subs	r2, r3, #1
 800c472:	4979      	ldr	r1, [pc, #484]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c474:	4613      	mov	r3, r2
 800c476:	005b      	lsls	r3, r3, #1
 800c478:	4413      	add	r3, r2
 800c47a:	009b      	lsls	r3, r3, #2
 800c47c:	2264      	movs	r2, #100	; 0x64
 800c47e:	fb02 f200 	mul.w	r2, r2, r0
 800c482:	4413      	add	r3, r2
 800c484:	440b      	add	r3, r1
 800c486:	331c      	adds	r3, #28
 800c488:	edd3 6a00 	vldr	s13, [r3]
 800c48c:	edd7 7a06 	vldr	s15, [r7, #24]
 800c490:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c494:	4b6f      	ldr	r3, [pc, #444]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c496:	781b      	ldrb	r3, [r3, #0]
 800c498:	b2db      	uxtb	r3, r3
 800c49a:	4618      	mov	r0, r3
 800c49c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c49e:	3b01      	subs	r3, #1
 800c4a0:	005a      	lsls	r2, r3, #1
 800c4a2:	496d      	ldr	r1, [pc, #436]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c4a4:	4613      	mov	r3, r2
 800c4a6:	005b      	lsls	r3, r3, #1
 800c4a8:	4413      	add	r3, r2
 800c4aa:	009b      	lsls	r3, r3, #2
 800c4ac:	2264      	movs	r2, #100	; 0x64
 800c4ae:	fb02 f200 	mul.w	r2, r2, r0
 800c4b2:	4413      	add	r3, r2
 800c4b4:	440b      	add	r3, r1
 800c4b6:	331c      	adds	r3, #28
 800c4b8:	ed93 6a00 	vldr	s12, [r3]
 800c4bc:	edd7 7a07 	vldr	s15, [r7, #28]
 800c4c0:	ee66 7a27 	vmul.f32	s15, s12, s15
 800c4c4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c4c8:	edd7 7a07 	vldr	s15, [r7, #28]
 800c4cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c4d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c4d4:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd = one_min_dt*(one_min_dt*primitives[primitive_index].frames[2*i].y + dt*primitives[primitive_index].frames[2*i-1].y) + dt * (one_min_dt * primitives[primitive_index].frames[2*i-1].y + dt * primitives[primitive_index].frames[2*i-2].y);
 800c4d8:	4b5e      	ldr	r3, [pc, #376]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c4da:	781b      	ldrb	r3, [r3, #0]
 800c4dc:	b2db      	uxtb	r3, r3
 800c4de:	4618      	mov	r0, r3
 800c4e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4e2:	005a      	lsls	r2, r3, #1
 800c4e4:	495c      	ldr	r1, [pc, #368]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c4e6:	4613      	mov	r3, r2
 800c4e8:	005b      	lsls	r3, r3, #1
 800c4ea:	4413      	add	r3, r2
 800c4ec:	009b      	lsls	r3, r3, #2
 800c4ee:	2264      	movs	r2, #100	; 0x64
 800c4f0:	fb02 f200 	mul.w	r2, r2, r0
 800c4f4:	4413      	add	r3, r2
 800c4f6:	440b      	add	r3, r1
 800c4f8:	3320      	adds	r3, #32
 800c4fa:	ed93 7a00 	vldr	s14, [r3]
 800c4fe:	edd7 7a06 	vldr	s15, [r7, #24]
 800c502:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c506:	4b53      	ldr	r3, [pc, #332]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c508:	781b      	ldrb	r3, [r3, #0]
 800c50a:	b2db      	uxtb	r3, r3
 800c50c:	4618      	mov	r0, r3
 800c50e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c510:	005b      	lsls	r3, r3, #1
 800c512:	1e5a      	subs	r2, r3, #1
 800c514:	4950      	ldr	r1, [pc, #320]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c516:	4613      	mov	r3, r2
 800c518:	005b      	lsls	r3, r3, #1
 800c51a:	4413      	add	r3, r2
 800c51c:	009b      	lsls	r3, r3, #2
 800c51e:	2264      	movs	r2, #100	; 0x64
 800c520:	fb02 f200 	mul.w	r2, r2, r0
 800c524:	4413      	add	r3, r2
 800c526:	440b      	add	r3, r1
 800c528:	3320      	adds	r3, #32
 800c52a:	edd3 6a00 	vldr	s13, [r3]
 800c52e:	edd7 7a07 	vldr	s15, [r7, #28]
 800c532:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c536:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c53a:	edd7 7a06 	vldr	s15, [r7, #24]
 800c53e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c542:	4b44      	ldr	r3, [pc, #272]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c544:	781b      	ldrb	r3, [r3, #0]
 800c546:	b2db      	uxtb	r3, r3
 800c548:	4618      	mov	r0, r3
 800c54a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c54c:	005b      	lsls	r3, r3, #1
 800c54e:	1e5a      	subs	r2, r3, #1
 800c550:	4941      	ldr	r1, [pc, #260]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c552:	4613      	mov	r3, r2
 800c554:	005b      	lsls	r3, r3, #1
 800c556:	4413      	add	r3, r2
 800c558:	009b      	lsls	r3, r3, #2
 800c55a:	2264      	movs	r2, #100	; 0x64
 800c55c:	fb02 f200 	mul.w	r2, r2, r0
 800c560:	4413      	add	r3, r2
 800c562:	440b      	add	r3, r1
 800c564:	3320      	adds	r3, #32
 800c566:	edd3 6a00 	vldr	s13, [r3]
 800c56a:	edd7 7a06 	vldr	s15, [r7, #24]
 800c56e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c572:	4b38      	ldr	r3, [pc, #224]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c574:	781b      	ldrb	r3, [r3, #0]
 800c576:	b2db      	uxtb	r3, r3
 800c578:	4618      	mov	r0, r3
 800c57a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c57c:	3b01      	subs	r3, #1
 800c57e:	005a      	lsls	r2, r3, #1
 800c580:	4935      	ldr	r1, [pc, #212]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c582:	4613      	mov	r3, r2
 800c584:	005b      	lsls	r3, r3, #1
 800c586:	4413      	add	r3, r2
 800c588:	009b      	lsls	r3, r3, #2
 800c58a:	2264      	movs	r2, #100	; 0x64
 800c58c:	fb02 f200 	mul.w	r2, r2, r0
 800c590:	4413      	add	r3, r2
 800c592:	440b      	add	r3, r1
 800c594:	3320      	adds	r3, #32
 800c596:	ed93 6a00 	vldr	s12, [r3]
 800c59a:	edd7 7a07 	vldr	s15, [r7, #28]
 800c59e:	ee66 7a27 	vmul.f32	s15, s12, s15
 800c5a2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c5a6:	edd7 7a07 	vldr	s15, [r7, #28]
 800c5aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c5ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c5b2:	edc7 7a04 	vstr	s15, [r7, #16]
			// Apply offset, then scale it
			x_cmd += primitives[primitive_index].x_offset_m;
 800c5b6:	4b27      	ldr	r3, [pc, #156]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	b2db      	uxtb	r3, r3
 800c5bc:	4619      	mov	r1, r3
 800c5be:	4a26      	ldr	r2, [pc, #152]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c5c0:	2364      	movs	r3, #100	; 0x64
 800c5c2:	fb03 f301 	mul.w	r3, r3, r1
 800c5c6:	4413      	add	r3, r2
 800c5c8:	3304      	adds	r3, #4
 800c5ca:	edd3 7a00 	vldr	s15, [r3]
 800c5ce:	ed97 7a05 	vldr	s14, [r7, #20]
 800c5d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c5d6:	edc7 7a05 	vstr	s15, [r7, #20]
			x_cmd *= primitives[primitive_index].x_scale;
 800c5da:	4b1e      	ldr	r3, [pc, #120]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c5dc:	781b      	ldrb	r3, [r3, #0]
 800c5de:	b2db      	uxtb	r3, r3
 800c5e0:	4619      	mov	r1, r3
 800c5e2:	4a1d      	ldr	r2, [pc, #116]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c5e4:	2364      	movs	r3, #100	; 0x64
 800c5e6:	fb03 f301 	mul.w	r3, r3, r1
 800c5ea:	4413      	add	r3, r2
 800c5ec:	330c      	adds	r3, #12
 800c5ee:	edd3 7a00 	vldr	s15, [r3]
 800c5f2:	ed97 7a05 	vldr	s14, [r7, #20]
 800c5f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c5fa:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd += primitives[primitive_index].y_offset_m;
 800c5fe:	4b15      	ldr	r3, [pc, #84]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c600:	781b      	ldrb	r3, [r3, #0]
 800c602:	b2db      	uxtb	r3, r3
 800c604:	4619      	mov	r1, r3
 800c606:	4a14      	ldr	r2, [pc, #80]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c608:	2364      	movs	r3, #100	; 0x64
 800c60a:	fb03 f301 	mul.w	r3, r3, r1
 800c60e:	4413      	add	r3, r2
 800c610:	3308      	adds	r3, #8
 800c612:	edd3 7a00 	vldr	s15, [r3]
 800c616:	ed97 7a04 	vldr	s14, [r7, #16]
 800c61a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c61e:	edc7 7a04 	vstr	s15, [r7, #16]
			y_cmd *= primitives[primitive_index].y_scale;
 800c622:	4b0c      	ldr	r3, [pc, #48]	; (800c654 <motion_primitive_get_position_bezier_quadratic+0x4cc>)
 800c624:	781b      	ldrb	r3, [r3, #0]
 800c626:	b2db      	uxtb	r3, r3
 800c628:	4619      	mov	r1, r3
 800c62a:	4a0b      	ldr	r2, [pc, #44]	; (800c658 <motion_primitive_get_position_bezier_quadratic+0x4d0>)
 800c62c:	2364      	movs	r3, #100	; 0x64
 800c62e:	fb03 f301 	mul.w	r3, r3, r1
 800c632:	4413      	add	r3, r2
 800c634:	3310      	adds	r3, #16
 800c636:	edd3 7a00 	vldr	s15, [r3]
 800c63a:	ed97 7a04 	vldr	s14, [r7, #16]
 800c63e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c642:	edc7 7a04 	vstr	s15, [r7, #16]

			*x = x_cmd;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	697a      	ldr	r2, [r7, #20]
 800c64a:	601a      	str	r2, [r3, #0]
			*y = y_cmd;
 800c64c:	683b      	ldr	r3, [r7, #0]
 800c64e:	693a      	ldr	r2, [r7, #16]
 800c650:	601a      	str	r2, [r3, #0]
			return;
 800c652:	e1a2      	b.n	800c99a <motion_primitive_get_position_bezier_quadratic+0x812>
 800c654:	200152b4 	.word	0x200152b4
 800c658:	200152bc 	.word	0x200152bc
		}
		// Are we at the end, and after last keyframe
		if(i == ((primitives[primitive_index].num_keyframes/2)-1) && time_in_cycle_part >= primitives[primitive_index].frames[2*i].t_part)
 800c65c:	4bd0      	ldr	r3, [pc, #832]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c65e:	781b      	ldrb	r3, [r3, #0]
 800c660:	b2db      	uxtb	r3, r3
 800c662:	4619      	mov	r1, r3
 800c664:	4acf      	ldr	r2, [pc, #828]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c666:	2364      	movs	r3, #100	; 0x64
 800c668:	fb03 f301 	mul.w	r3, r3, r1
 800c66c:	4413      	add	r3, r2
 800c66e:	781b      	ldrb	r3, [r3, #0]
 800c670:	085b      	lsrs	r3, r3, #1
 800c672:	b2db      	uxtb	r3, r3
 800c674:	3b01      	subs	r3, #1
 800c676:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c678:	429a      	cmp	r2, r3
 800c67a:	f040 817a 	bne.w	800c972 <motion_primitive_get_position_bezier_quadratic+0x7ea>
 800c67e:	4bc8      	ldr	r3, [pc, #800]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c680:	781b      	ldrb	r3, [r3, #0]
 800c682:	b2db      	uxtb	r3, r3
 800c684:	4618      	mov	r0, r3
 800c686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c688:	005a      	lsls	r2, r3, #1
 800c68a:	49c6      	ldr	r1, [pc, #792]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c68c:	4613      	mov	r3, r2
 800c68e:	005b      	lsls	r3, r3, #1
 800c690:	4413      	add	r3, r2
 800c692:	009b      	lsls	r3, r3, #2
 800c694:	2264      	movs	r2, #100	; 0x64
 800c696:	fb02 f200 	mul.w	r2, r2, r0
 800c69a:	4413      	add	r3, r2
 800c69c:	440b      	add	r3, r1
 800c69e:	3324      	adds	r3, #36	; 0x24
 800c6a0:	edd3 7a00 	vldr	s15, [r3]
 800c6a4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800c6a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c6ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6b0:	f2c0 815f 	blt.w	800c972 <motion_primitive_get_position_bezier_quadratic+0x7ea>
		{
			// Cyclical, so zero index is last
			// scale to something that varies 0 <= dt < 1 between the points
			float dt = (1.0 - time_in_cycle_part) / (1.0 - primitives[primitive_index].frames[2*i].t_part);
 800c6b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c6b6:	f7f3 feef 	bl	8000498 <__aeabi_f2d>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	460c      	mov	r4, r1
 800c6be:	461a      	mov	r2, r3
 800c6c0:	4623      	mov	r3, r4
 800c6c2:	f04f 0000 	mov.w	r0, #0
 800c6c6:	49b8      	ldr	r1, [pc, #736]	; (800c9a8 <motion_primitive_get_position_bezier_quadratic+0x820>)
 800c6c8:	f7f3 fd86 	bl	80001d8 <__aeabi_dsub>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	460c      	mov	r4, r1
 800c6d0:	4625      	mov	r5, r4
 800c6d2:	461c      	mov	r4, r3
 800c6d4:	4bb2      	ldr	r3, [pc, #712]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c6d6:	781b      	ldrb	r3, [r3, #0]
 800c6d8:	b2db      	uxtb	r3, r3
 800c6da:	4618      	mov	r0, r3
 800c6dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6de:	005a      	lsls	r2, r3, #1
 800c6e0:	49b0      	ldr	r1, [pc, #704]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c6e2:	4613      	mov	r3, r2
 800c6e4:	005b      	lsls	r3, r3, #1
 800c6e6:	4413      	add	r3, r2
 800c6e8:	009b      	lsls	r3, r3, #2
 800c6ea:	2264      	movs	r2, #100	; 0x64
 800c6ec:	fb02 f200 	mul.w	r2, r2, r0
 800c6f0:	4413      	add	r3, r2
 800c6f2:	440b      	add	r3, r1
 800c6f4:	3324      	adds	r3, #36	; 0x24
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	f7f3 fecd 	bl	8000498 <__aeabi_f2d>
 800c6fe:	4602      	mov	r2, r0
 800c700:	460b      	mov	r3, r1
 800c702:	f04f 0000 	mov.w	r0, #0
 800c706:	49a8      	ldr	r1, [pc, #672]	; (800c9a8 <motion_primitive_get_position_bezier_quadratic+0x820>)
 800c708:	f7f3 fd66 	bl	80001d8 <__aeabi_dsub>
 800c70c:	4602      	mov	r2, r0
 800c70e:	460b      	mov	r3, r1
 800c710:	4620      	mov	r0, r4
 800c712:	4629      	mov	r1, r5
 800c714:	f7f4 f842 	bl	800079c <__aeabi_ddiv>
 800c718:	4603      	mov	r3, r0
 800c71a:	460c      	mov	r4, r1
 800c71c:	4618      	mov	r0, r3
 800c71e:	4621      	mov	r1, r4
 800c720:	f7f4 f9ea 	bl	8000af8 <__aeabi_d2f>
 800c724:	4603      	mov	r3, r0
 800c726:	60fb      	str	r3, [r7, #12]
			float one_min_dt = 1.0 - dt; // used many times
 800c728:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c72c:	edd7 7a03 	vldr	s15, [r7, #12]
 800c730:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c734:	edc7 7a02 	vstr	s15, [r7, #8]
			x_cmd = one_min_dt*(one_min_dt*primitives[primitive_index].frames[0].x + dt*primitives[primitive_index].frames[2*i+1].x) + dt * (one_min_dt * primitives[primitive_index].frames[2*i+1].x + dt * primitives[primitive_index].frames[2*i].x);
 800c738:	4b99      	ldr	r3, [pc, #612]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c73a:	781b      	ldrb	r3, [r3, #0]
 800c73c:	b2db      	uxtb	r3, r3
 800c73e:	4619      	mov	r1, r3
 800c740:	4a98      	ldr	r2, [pc, #608]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c742:	2364      	movs	r3, #100	; 0x64
 800c744:	fb03 f301 	mul.w	r3, r3, r1
 800c748:	4413      	add	r3, r2
 800c74a:	331c      	adds	r3, #28
 800c74c:	ed93 7a00 	vldr	s14, [r3]
 800c750:	edd7 7a02 	vldr	s15, [r7, #8]
 800c754:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c758:	4b91      	ldr	r3, [pc, #580]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c75a:	781b      	ldrb	r3, [r3, #0]
 800c75c:	b2db      	uxtb	r3, r3
 800c75e:	4618      	mov	r0, r3
 800c760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c762:	005b      	lsls	r3, r3, #1
 800c764:	1c5a      	adds	r2, r3, #1
 800c766:	498f      	ldr	r1, [pc, #572]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c768:	4613      	mov	r3, r2
 800c76a:	005b      	lsls	r3, r3, #1
 800c76c:	4413      	add	r3, r2
 800c76e:	009b      	lsls	r3, r3, #2
 800c770:	2264      	movs	r2, #100	; 0x64
 800c772:	fb02 f200 	mul.w	r2, r2, r0
 800c776:	4413      	add	r3, r2
 800c778:	440b      	add	r3, r1
 800c77a:	331c      	adds	r3, #28
 800c77c:	edd3 6a00 	vldr	s13, [r3]
 800c780:	edd7 7a03 	vldr	s15, [r7, #12]
 800c784:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c788:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c78c:	edd7 7a02 	vldr	s15, [r7, #8]
 800c790:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c794:	4b82      	ldr	r3, [pc, #520]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c796:	781b      	ldrb	r3, [r3, #0]
 800c798:	b2db      	uxtb	r3, r3
 800c79a:	4618      	mov	r0, r3
 800c79c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c79e:	005b      	lsls	r3, r3, #1
 800c7a0:	1c5a      	adds	r2, r3, #1
 800c7a2:	4980      	ldr	r1, [pc, #512]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c7a4:	4613      	mov	r3, r2
 800c7a6:	005b      	lsls	r3, r3, #1
 800c7a8:	4413      	add	r3, r2
 800c7aa:	009b      	lsls	r3, r3, #2
 800c7ac:	2264      	movs	r2, #100	; 0x64
 800c7ae:	fb02 f200 	mul.w	r2, r2, r0
 800c7b2:	4413      	add	r3, r2
 800c7b4:	440b      	add	r3, r1
 800c7b6:	331c      	adds	r3, #28
 800c7b8:	edd3 6a00 	vldr	s13, [r3]
 800c7bc:	edd7 7a02 	vldr	s15, [r7, #8]
 800c7c0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c7c4:	4b76      	ldr	r3, [pc, #472]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c7c6:	781b      	ldrb	r3, [r3, #0]
 800c7c8:	b2db      	uxtb	r3, r3
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7ce:	005a      	lsls	r2, r3, #1
 800c7d0:	4974      	ldr	r1, [pc, #464]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c7d2:	4613      	mov	r3, r2
 800c7d4:	005b      	lsls	r3, r3, #1
 800c7d6:	4413      	add	r3, r2
 800c7d8:	009b      	lsls	r3, r3, #2
 800c7da:	2264      	movs	r2, #100	; 0x64
 800c7dc:	fb02 f200 	mul.w	r2, r2, r0
 800c7e0:	4413      	add	r3, r2
 800c7e2:	440b      	add	r3, r1
 800c7e4:	331c      	adds	r3, #28
 800c7e6:	ed93 6a00 	vldr	s12, [r3]
 800c7ea:	edd7 7a03 	vldr	s15, [r7, #12]
 800c7ee:	ee66 7a27 	vmul.f32	s15, s12, s15
 800c7f2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c7f6:	edd7 7a03 	vldr	s15, [r7, #12]
 800c7fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c7fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c802:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd = one_min_dt*(one_min_dt*primitives[primitive_index].frames[0].y + dt*primitives[primitive_index].frames[2*i+1].y) + dt * (one_min_dt * primitives[primitive_index].frames[2*i+1].y + dt * primitives[primitive_index].frames[2*i].y);
 800c806:	4b66      	ldr	r3, [pc, #408]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c808:	781b      	ldrb	r3, [r3, #0]
 800c80a:	b2db      	uxtb	r3, r3
 800c80c:	4619      	mov	r1, r3
 800c80e:	4a65      	ldr	r2, [pc, #404]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c810:	2364      	movs	r3, #100	; 0x64
 800c812:	fb03 f301 	mul.w	r3, r3, r1
 800c816:	4413      	add	r3, r2
 800c818:	3320      	adds	r3, #32
 800c81a:	ed93 7a00 	vldr	s14, [r3]
 800c81e:	edd7 7a02 	vldr	s15, [r7, #8]
 800c822:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c826:	4b5e      	ldr	r3, [pc, #376]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c828:	781b      	ldrb	r3, [r3, #0]
 800c82a:	b2db      	uxtb	r3, r3
 800c82c:	4618      	mov	r0, r3
 800c82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c830:	005b      	lsls	r3, r3, #1
 800c832:	1c5a      	adds	r2, r3, #1
 800c834:	495b      	ldr	r1, [pc, #364]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c836:	4613      	mov	r3, r2
 800c838:	005b      	lsls	r3, r3, #1
 800c83a:	4413      	add	r3, r2
 800c83c:	009b      	lsls	r3, r3, #2
 800c83e:	2264      	movs	r2, #100	; 0x64
 800c840:	fb02 f200 	mul.w	r2, r2, r0
 800c844:	4413      	add	r3, r2
 800c846:	440b      	add	r3, r1
 800c848:	3320      	adds	r3, #32
 800c84a:	edd3 6a00 	vldr	s13, [r3]
 800c84e:	edd7 7a03 	vldr	s15, [r7, #12]
 800c852:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c856:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c85a:	edd7 7a02 	vldr	s15, [r7, #8]
 800c85e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c862:	4b4f      	ldr	r3, [pc, #316]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c864:	781b      	ldrb	r3, [r3, #0]
 800c866:	b2db      	uxtb	r3, r3
 800c868:	4618      	mov	r0, r3
 800c86a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c86c:	005b      	lsls	r3, r3, #1
 800c86e:	1c5a      	adds	r2, r3, #1
 800c870:	494c      	ldr	r1, [pc, #304]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c872:	4613      	mov	r3, r2
 800c874:	005b      	lsls	r3, r3, #1
 800c876:	4413      	add	r3, r2
 800c878:	009b      	lsls	r3, r3, #2
 800c87a:	2264      	movs	r2, #100	; 0x64
 800c87c:	fb02 f200 	mul.w	r2, r2, r0
 800c880:	4413      	add	r3, r2
 800c882:	440b      	add	r3, r1
 800c884:	3320      	adds	r3, #32
 800c886:	edd3 6a00 	vldr	s13, [r3]
 800c88a:	edd7 7a02 	vldr	s15, [r7, #8]
 800c88e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c892:	4b43      	ldr	r3, [pc, #268]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c894:	781b      	ldrb	r3, [r3, #0]
 800c896:	b2db      	uxtb	r3, r3
 800c898:	4618      	mov	r0, r3
 800c89a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c89c:	005a      	lsls	r2, r3, #1
 800c89e:	4941      	ldr	r1, [pc, #260]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c8a0:	4613      	mov	r3, r2
 800c8a2:	005b      	lsls	r3, r3, #1
 800c8a4:	4413      	add	r3, r2
 800c8a6:	009b      	lsls	r3, r3, #2
 800c8a8:	2264      	movs	r2, #100	; 0x64
 800c8aa:	fb02 f200 	mul.w	r2, r2, r0
 800c8ae:	4413      	add	r3, r2
 800c8b0:	440b      	add	r3, r1
 800c8b2:	3320      	adds	r3, #32
 800c8b4:	ed93 6a00 	vldr	s12, [r3]
 800c8b8:	edd7 7a03 	vldr	s15, [r7, #12]
 800c8bc:	ee66 7a27 	vmul.f32	s15, s12, s15
 800c8c0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c8c4:	edd7 7a03 	vldr	s15, [r7, #12]
 800c8c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c8cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c8d0:	edc7 7a04 	vstr	s15, [r7, #16]
			// Apply offset, then scale it
			x_cmd += primitives[primitive_index].x_offset_m;
 800c8d4:	4b32      	ldr	r3, [pc, #200]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c8d6:	781b      	ldrb	r3, [r3, #0]
 800c8d8:	b2db      	uxtb	r3, r3
 800c8da:	4619      	mov	r1, r3
 800c8dc:	4a31      	ldr	r2, [pc, #196]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c8de:	2364      	movs	r3, #100	; 0x64
 800c8e0:	fb03 f301 	mul.w	r3, r3, r1
 800c8e4:	4413      	add	r3, r2
 800c8e6:	3304      	adds	r3, #4
 800c8e8:	edd3 7a00 	vldr	s15, [r3]
 800c8ec:	ed97 7a05 	vldr	s14, [r7, #20]
 800c8f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c8f4:	edc7 7a05 	vstr	s15, [r7, #20]
			x_cmd *= primitives[primitive_index].x_scale;
 800c8f8:	4b29      	ldr	r3, [pc, #164]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c8fa:	781b      	ldrb	r3, [r3, #0]
 800c8fc:	b2db      	uxtb	r3, r3
 800c8fe:	4619      	mov	r1, r3
 800c900:	4a28      	ldr	r2, [pc, #160]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c902:	2364      	movs	r3, #100	; 0x64
 800c904:	fb03 f301 	mul.w	r3, r3, r1
 800c908:	4413      	add	r3, r2
 800c90a:	330c      	adds	r3, #12
 800c90c:	edd3 7a00 	vldr	s15, [r3]
 800c910:	ed97 7a05 	vldr	s14, [r7, #20]
 800c914:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c918:	edc7 7a05 	vstr	s15, [r7, #20]
			y_cmd += primitives[primitive_index].y_offset_m;
 800c91c:	4b20      	ldr	r3, [pc, #128]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c91e:	781b      	ldrb	r3, [r3, #0]
 800c920:	b2db      	uxtb	r3, r3
 800c922:	4619      	mov	r1, r3
 800c924:	4a1f      	ldr	r2, [pc, #124]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c926:	2364      	movs	r3, #100	; 0x64
 800c928:	fb03 f301 	mul.w	r3, r3, r1
 800c92c:	4413      	add	r3, r2
 800c92e:	3308      	adds	r3, #8
 800c930:	edd3 7a00 	vldr	s15, [r3]
 800c934:	ed97 7a04 	vldr	s14, [r7, #16]
 800c938:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c93c:	edc7 7a04 	vstr	s15, [r7, #16]
			y_cmd *= primitives[primitive_index].y_scale;
 800c940:	4b17      	ldr	r3, [pc, #92]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c942:	781b      	ldrb	r3, [r3, #0]
 800c944:	b2db      	uxtb	r3, r3
 800c946:	4619      	mov	r1, r3
 800c948:	4a16      	ldr	r2, [pc, #88]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c94a:	2364      	movs	r3, #100	; 0x64
 800c94c:	fb03 f301 	mul.w	r3, r3, r1
 800c950:	4413      	add	r3, r2
 800c952:	3310      	adds	r3, #16
 800c954:	edd3 7a00 	vldr	s15, [r3]
 800c958:	ed97 7a04 	vldr	s14, [r7, #16]
 800c95c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c960:	edc7 7a04 	vstr	s15, [r7, #16]

			*x = x_cmd;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	697a      	ldr	r2, [r7, #20]
 800c968:	601a      	str	r2, [r3, #0]
			*y = y_cmd;
 800c96a:	683b      	ldr	r3, [r7, #0]
 800c96c:	693a      	ldr	r2, [r7, #16]
 800c96e:	601a      	str	r2, [r3, #0]
			return;
 800c970:	e013      	b.n	800c99a <motion_primitive_get_position_bezier_quadratic+0x812>
	for(i = 1; i < primitives[primitive_index].num_keyframes/2; i++)
 800c972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c974:	3301      	adds	r3, #1
 800c976:	62bb      	str	r3, [r7, #40]	; 0x28
 800c978:	4b09      	ldr	r3, [pc, #36]	; (800c9a0 <motion_primitive_get_position_bezier_quadratic+0x818>)
 800c97a:	781b      	ldrb	r3, [r3, #0]
 800c97c:	b2db      	uxtb	r3, r3
 800c97e:	4619      	mov	r1, r3
 800c980:	4a08      	ldr	r2, [pc, #32]	; (800c9a4 <motion_primitive_get_position_bezier_quadratic+0x81c>)
 800c982:	2364      	movs	r3, #100	; 0x64
 800c984:	fb03 f301 	mul.w	r3, r3, r1
 800c988:	4413      	add	r3, r2
 800c98a:	781b      	ldrb	r3, [r3, #0]
 800c98c:	085b      	lsrs	r3, r3, #1
 800c98e:	b2db      	uxtb	r3, r3
 800c990:	461a      	mov	r2, r3
 800c992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c994:	4293      	cmp	r3, r2
 800c996:	f6ff acad 	blt.w	800c2f4 <motion_primitive_get_position_bezier_quadratic+0x16c>
		}
	}
 }
 800c99a:	3730      	adds	r7, #48	; 0x30
 800c99c:	46bd      	mov	sp, r7
 800c99e:	bdb0      	pop	{r4, r5, r7, pc}
 800c9a0:	200152b4 	.word	0x200152b4
 800c9a4:	200152bc 	.word	0x200152bc
 800c9a8:	3ff00000 	.word	0x3ff00000

0800c9ac <motion_primitive_is_inverted>:

 bool motion_primitive_is_inverted(void)
 {
 800c9ac:	b480      	push	{r7}
 800c9ae:	af00      	add	r7, sp, #0
	return (primitives[primitive_index].invert > 0);
 800c9b0:	4b0a      	ldr	r3, [pc, #40]	; (800c9dc <motion_primitive_is_inverted+0x30>)
 800c9b2:	781b      	ldrb	r3, [r3, #0]
 800c9b4:	b2db      	uxtb	r3, r3
 800c9b6:	4619      	mov	r1, r3
 800c9b8:	4a09      	ldr	r2, [pc, #36]	; (800c9e0 <motion_primitive_is_inverted+0x34>)
 800c9ba:	2364      	movs	r3, #100	; 0x64
 800c9bc:	fb03 f301 	mul.w	r3, r3, r1
 800c9c0:	4413      	add	r3, r2
 800c9c2:	3301      	adds	r3, #1
 800c9c4:	781b      	ldrb	r3, [r3, #0]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	bf14      	ite	ne
 800c9ca:	2301      	movne	r3, #1
 800c9cc:	2300      	moveq	r3, #0
 800c9ce:	b2db      	uxtb	r3, r3
 }
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	46bd      	mov	sp, r7
 800c9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d8:	4770      	bx	lr
 800c9da:	bf00      	nop
 800c9dc:	200152b4 	.word	0x200152b4
 800c9e0:	200152bc 	.word	0x200152bc

0800c9e4 <motion_primitive_set_keyframe>:

 void motion_primitive_set_keyframe(uint8_t index, uint8_t keyframe_index, float x, float y, float t_part)
 {
 800c9e4:	b480      	push	{r7}
 800c9e6:	b085      	sub	sp, #20
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	460a      	mov	r2, r1
 800c9ee:	ed87 0a02 	vstr	s0, [r7, #8]
 800c9f2:	edc7 0a01 	vstr	s1, [r7, #4]
 800c9f6:	ed87 1a00 	vstr	s2, [r7]
 800c9fa:	73fb      	strb	r3, [r7, #15]
 800c9fc:	4613      	mov	r3, r2
 800c9fe:	73bb      	strb	r3, [r7, #14]
	if(index >= NUMBER_PRIMITIVES)
 800ca00:	7bfb      	ldrb	r3, [r7, #15]
 800ca02:	2b07      	cmp	r3, #7
 800ca04:	d830      	bhi.n	800ca68 <motion_primitive_set_keyframe+0x84>
	{
		return;
	}
	if(keyframe_index >= MAX_NUMBER_KEYFRAMES)
 800ca06:	7bbb      	ldrb	r3, [r7, #14]
 800ca08:	2b05      	cmp	r3, #5
 800ca0a:	d82f      	bhi.n	800ca6c <motion_primitive_set_keyframe+0x88>
	{
		return;
	}
	primitives[index].frames[keyframe_index].t_part = t_part;
 800ca0c:	7bf9      	ldrb	r1, [r7, #15]
 800ca0e:	7bba      	ldrb	r2, [r7, #14]
 800ca10:	4819      	ldr	r0, [pc, #100]	; (800ca78 <motion_primitive_set_keyframe+0x94>)
 800ca12:	4613      	mov	r3, r2
 800ca14:	005b      	lsls	r3, r3, #1
 800ca16:	4413      	add	r3, r2
 800ca18:	009b      	lsls	r3, r3, #2
 800ca1a:	2264      	movs	r2, #100	; 0x64
 800ca1c:	fb02 f201 	mul.w	r2, r2, r1
 800ca20:	4413      	add	r3, r2
 800ca22:	4403      	add	r3, r0
 800ca24:	3324      	adds	r3, #36	; 0x24
 800ca26:	683a      	ldr	r2, [r7, #0]
 800ca28:	601a      	str	r2, [r3, #0]
	primitives[index].frames[keyframe_index].x = x;
 800ca2a:	7bf9      	ldrb	r1, [r7, #15]
 800ca2c:	7bba      	ldrb	r2, [r7, #14]
 800ca2e:	4812      	ldr	r0, [pc, #72]	; (800ca78 <motion_primitive_set_keyframe+0x94>)
 800ca30:	4613      	mov	r3, r2
 800ca32:	005b      	lsls	r3, r3, #1
 800ca34:	4413      	add	r3, r2
 800ca36:	009b      	lsls	r3, r3, #2
 800ca38:	2264      	movs	r2, #100	; 0x64
 800ca3a:	fb02 f201 	mul.w	r2, r2, r1
 800ca3e:	4413      	add	r3, r2
 800ca40:	4403      	add	r3, r0
 800ca42:	331c      	adds	r3, #28
 800ca44:	68ba      	ldr	r2, [r7, #8]
 800ca46:	601a      	str	r2, [r3, #0]
	primitives[index].frames[keyframe_index].y = y;
 800ca48:	7bf9      	ldrb	r1, [r7, #15]
 800ca4a:	7bba      	ldrb	r2, [r7, #14]
 800ca4c:	480a      	ldr	r0, [pc, #40]	; (800ca78 <motion_primitive_set_keyframe+0x94>)
 800ca4e:	4613      	mov	r3, r2
 800ca50:	005b      	lsls	r3, r3, #1
 800ca52:	4413      	add	r3, r2
 800ca54:	009b      	lsls	r3, r3, #2
 800ca56:	2264      	movs	r2, #100	; 0x64
 800ca58:	fb02 f201 	mul.w	r2, r2, r1
 800ca5c:	4413      	add	r3, r2
 800ca5e:	4403      	add	r3, r0
 800ca60:	3320      	adds	r3, #32
 800ca62:	687a      	ldr	r2, [r7, #4]
 800ca64:	601a      	str	r2, [r3, #0]
 800ca66:	e002      	b.n	800ca6e <motion_primitive_set_keyframe+0x8a>
		return;
 800ca68:	bf00      	nop
 800ca6a:	e000      	b.n	800ca6e <motion_primitive_set_keyframe+0x8a>
		return;
 800ca6c:	bf00      	nop
 }
 800ca6e:	3714      	adds	r7, #20
 800ca70:	46bd      	mov	sp, r7
 800ca72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca76:	4770      	bx	lr
 800ca78:	200152bc 	.word	0x200152bc

0800ca7c <get_motion_primitive>:

 uint8_t get_motion_primitive(void)
 {
 800ca7c:	b480      	push	{r7}
 800ca7e:	af00      	add	r7, sp, #0
	return primitive_index;
 800ca80:	4b03      	ldr	r3, [pc, #12]	; (800ca90 <get_motion_primitive+0x14>)
 800ca82:	781b      	ldrb	r3, [r3, #0]
 800ca84:	b2db      	uxtb	r3, r3
 }
 800ca86:	4618      	mov	r0, r3
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8e:	4770      	bx	lr
 800ca90:	200152b4 	.word	0x200152b4

0800ca94 <calculate_pid>:

 #include <stdint.h>
 #include "pid_controller.h"

 float calculate_pid(pid_control_t * pid, int32_t setpoint, int32_t current_position)
 {
 800ca94:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ca98:	b086      	sub	sp, #24
 800ca9a:	af00      	add	r7, sp, #0
 800ca9c:	60f8      	str	r0, [r7, #12]
 800ca9e:	60b9      	str	r1, [r7, #8]
 800caa0:	607a      	str	r2, [r7, #4]
	float error = setpoint - current_position;
 800caa2:	68ba      	ldr	r2, [r7, #8]
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	1ad3      	subs	r3, r2, r3
 800caa8:	ee07 3a90 	vmov	s15, r3
 800caac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cab0:	edc7 7a04 	vstr	s15, [r7, #16]

	// Use current vs last position instead of error changes. This is the same if setpoint does not change, but setpoint jumps
	// can cause odd spikes in command otherwise
	pid->speed = (pid->speed_alpha)*pid->speed + (1.0-pid->speed_alpha)*(current_position - pid->last_position);
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	ed93 7a08 	vldr	s14, [r3, #32]
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	edd3 7a02 	vldr	s15, [r3, #8]
 800cac0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cac4:	ee17 0a90 	vmov	r0, s15
 800cac8:	f7f3 fce6 	bl	8000498 <__aeabi_f2d>
 800cacc:	4604      	mov	r4, r0
 800cace:	460d      	mov	r5, r1
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	6a1b      	ldr	r3, [r3, #32]
 800cad4:	4618      	mov	r0, r3
 800cad6:	f7f3 fcdf 	bl	8000498 <__aeabi_f2d>
 800cada:	4602      	mov	r2, r0
 800cadc:	460b      	mov	r3, r1
 800cade:	f04f 0000 	mov.w	r0, #0
 800cae2:	4949      	ldr	r1, [pc, #292]	; (800cc08 <calculate_pid+0x174>)
 800cae4:	f7f3 fb78 	bl	80001d8 <__aeabi_dsub>
 800cae8:	4602      	mov	r2, r0
 800caea:	460b      	mov	r3, r1
 800caec:	4690      	mov	r8, r2
 800caee:	4699      	mov	r9, r3
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	687a      	ldr	r2, [r7, #4]
 800caf6:	1ad3      	subs	r3, r2, r3
 800caf8:	4618      	mov	r0, r3
 800cafa:	f7f3 fcbb 	bl	8000474 <__aeabi_i2d>
 800cafe:	4602      	mov	r2, r0
 800cb00:	460b      	mov	r3, r1
 800cb02:	4640      	mov	r0, r8
 800cb04:	4649      	mov	r1, r9
 800cb06:	f7f3 fd1f 	bl	8000548 <__aeabi_dmul>
 800cb0a:	4602      	mov	r2, r0
 800cb0c:	460b      	mov	r3, r1
 800cb0e:	4620      	mov	r0, r4
 800cb10:	4629      	mov	r1, r5
 800cb12:	f7f3 fb63 	bl	80001dc <__adddf3>
 800cb16:	4603      	mov	r3, r0
 800cb18:	460c      	mov	r4, r1
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	4621      	mov	r1, r4
 800cb1e:	f7f3 ffeb 	bl	8000af8 <__aeabi_d2f>
 800cb22:	4602      	mov	r2, r0
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	609a      	str	r2, [r3, #8]

	pid->integral += error;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	ed93 7a03 	vldr	s14, [r3, #12]
 800cb2e:	edd7 7a04 	vldr	s15, [r7, #16]
 800cb32:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	edc3 7a03 	vstr	s15, [r3, #12]

	if(pid->integral > pid->integral_max)
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	ed93 7a03 	vldr	s14, [r3, #12]
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	edd3 7a04 	vldr	s15, [r3, #16]
 800cb48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cb4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb50:	dd04      	ble.n	800cb5c <calculate_pid+0xc8>
	{
		pid->integral = pid->integral_max;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	691a      	ldr	r2, [r3, #16]
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	60da      	str	r2, [r3, #12]
 800cb5a:	e00e      	b.n	800cb7a <calculate_pid+0xe6>
	}
	else if(pid->integral < pid->integral_min)
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	ed93 7a03 	vldr	s14, [r3, #12]
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	edd3 7a05 	vldr	s15, [r3, #20]
 800cb68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cb6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb70:	d503      	bpl.n	800cb7a <calculate_pid+0xe6>
	{
		pid->integral = pid->integral_min;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	695a      	ldr	r2, [r3, #20]
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	60da      	str	r2, [r3, #12]
	}

	float cmd = pid->kp * error + pid->kd * pid->speed + pid->ki * pid->integral;
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800cb80:	edd7 7a04 	vldr	s15, [r7, #16]
 800cb84:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	edd3 7a02 	vldr	s15, [r3, #8]
 800cb94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cb98:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	edd3 7a03 	vldr	s15, [r3, #12]
 800cba8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cbac:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cbb0:	edc7 7a05 	vstr	s15, [r7, #20]

	if(cmd > pid->cmd_max)
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	edd3 7a06 	vldr	s15, [r3, #24]
 800cbba:	ed97 7a05 	vldr	s14, [r7, #20]
 800cbbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cbc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbc6:	dd03      	ble.n	800cbd0 <calculate_pid+0x13c>
	{
		cmd	= pid->cmd_max;
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	699b      	ldr	r3, [r3, #24]
 800cbcc:	617b      	str	r3, [r7, #20]
 800cbce:	e00c      	b.n	800cbea <calculate_pid+0x156>
	}
	else if(cmd < pid->cmd_min)
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	edd3 7a07 	vldr	s15, [r3, #28]
 800cbd6:	ed97 7a05 	vldr	s14, [r7, #20]
 800cbda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cbde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbe2:	d502      	bpl.n	800cbea <calculate_pid+0x156>
	{
		cmd = pid->cmd_min;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	69db      	ldr	r3, [r3, #28]
 800cbe8:	617b      	str	r3, [r7, #20]
	}

	pid->last_error = error;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	693a      	ldr	r2, [r7, #16]
 800cbee:	605a      	str	r2, [r3, #4]
	pid->last_position = current_position;
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	687a      	ldr	r2, [r7, #4]
 800cbf4:	601a      	str	r2, [r3, #0]
	return cmd;
 800cbf6:	697b      	ldr	r3, [r7, #20]
 800cbf8:	ee07 3a90 	vmov	s15, r3
 }
 800cbfc:	eeb0 0a67 	vmov.f32	s0, s15
 800cc00:	3718      	adds	r7, #24
 800cc02:	46bd      	mov	sp, r7
 800cc04:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800cc08:	3ff00000 	.word	0x3ff00000

0800cc0c <arm_sin_f32>:
 800cc0c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800cc88 <arm_sin_f32+0x7c>
 800cc10:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cc14:	ee20 7a07 	vmul.f32	s14, s0, s14
 800cc18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc1c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800cc20:	d42c      	bmi.n	800cc7c <arm_sin_f32+0x70>
 800cc22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc26:	eddf 6a19 	vldr	s13, [pc, #100]	; 800cc8c <arm_sin_f32+0x80>
 800cc2a:	4a19      	ldr	r2, [pc, #100]	; (800cc90 <arm_sin_f32+0x84>)
 800cc2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc30:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800cc34:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cc38:	eef4 7ae6 	vcmpe.f32	s15, s13
 800cc3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc40:	bfa8      	it	ge
 800cc42:	ee77 7ae6 	vsubge.f32	s15, s15, s13
 800cc46:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 800cc4a:	ee17 3a10 	vmov	r3, s14
 800cc4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc52:	ee07 3a10 	vmov	s14, r3
 800cc56:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800cc5a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800cc5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cc62:	edd1 6a01 	vldr	s13, [r1, #4]
 800cc66:	ee30 7a67 	vsub.f32	s14, s0, s15
 800cc6a:	ed91 0a00 	vldr	s0, [r1]
 800cc6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cc72:	ee27 0a00 	vmul.f32	s0, s14, s0
 800cc76:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cc7a:	4770      	bx	lr
 800cc7c:	ee17 3a90 	vmov	r3, s15
 800cc80:	3b01      	subs	r3, #1
 800cc82:	ee07 3a90 	vmov	s15, r3
 800cc86:	e7cc      	b.n	800cc22 <arm_sin_f32+0x16>
 800cc88:	3e22f983 	.word	0x3e22f983
 800cc8c:	44000000 	.word	0x44000000
 800cc90:	0800db50 	.word	0x0800db50

0800cc94 <arm_cos_f32>:
 800cc94:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800cd08 <arm_cos_f32+0x74>
 800cc98:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cc9c:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800cca0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cca4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccac:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ccb0:	d504      	bpl.n	800ccbc <arm_cos_f32+0x28>
 800ccb2:	ee17 3a90 	vmov	r3, s15
 800ccb6:	3b01      	subs	r3, #1
 800ccb8:	ee07 3a90 	vmov	s15, r3
 800ccbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ccc0:	eddf 6a12 	vldr	s13, [pc, #72]	; 800cd0c <arm_cos_f32+0x78>
 800ccc4:	4a12      	ldr	r2, [pc, #72]	; (800cd10 <arm_cos_f32+0x7c>)
 800ccc6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ccca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ccce:	ee20 0a26 	vmul.f32	s0, s0, s13
 800ccd2:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800ccd6:	ee17 3a90 	vmov	r3, s15
 800ccda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccde:	ee07 3a90 	vmov	s15, r3
 800cce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cce6:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800ccea:	ee70 7a67 	vsub.f32	s15, s0, s15
 800ccee:	edd1 6a01 	vldr	s13, [r1, #4]
 800ccf2:	ed91 0a00 	vldr	s0, [r1]
 800ccf6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ccfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ccfe:	ee27 0a00 	vmul.f32	s0, s14, s0
 800cd02:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cd06:	4770      	bx	lr
 800cd08:	3e22f983 	.word	0x3e22f983
 800cd0c:	44000000 	.word	0x44000000
 800cd10:	0800db50 	.word	0x0800db50

0800cd14 <__errno>:
 800cd14:	4b01      	ldr	r3, [pc, #4]	; (800cd1c <__errno+0x8>)
 800cd16:	6818      	ldr	r0, [r3, #0]
 800cd18:	4770      	bx	lr
 800cd1a:	bf00      	nop
 800cd1c:	20000024 	.word	0x20000024

0800cd20 <__libc_init_array>:
 800cd20:	b570      	push	{r4, r5, r6, lr}
 800cd22:	4e0d      	ldr	r6, [pc, #52]	; (800cd58 <__libc_init_array+0x38>)
 800cd24:	4c0d      	ldr	r4, [pc, #52]	; (800cd5c <__libc_init_array+0x3c>)
 800cd26:	1ba4      	subs	r4, r4, r6
 800cd28:	10a4      	asrs	r4, r4, #2
 800cd2a:	2500      	movs	r5, #0
 800cd2c:	42a5      	cmp	r5, r4
 800cd2e:	d109      	bne.n	800cd44 <__libc_init_array+0x24>
 800cd30:	4e0b      	ldr	r6, [pc, #44]	; (800cd60 <__libc_init_array+0x40>)
 800cd32:	4c0c      	ldr	r4, [pc, #48]	; (800cd64 <__libc_init_array+0x44>)
 800cd34:	f000 febc 	bl	800dab0 <_init>
 800cd38:	1ba4      	subs	r4, r4, r6
 800cd3a:	10a4      	asrs	r4, r4, #2
 800cd3c:	2500      	movs	r5, #0
 800cd3e:	42a5      	cmp	r5, r4
 800cd40:	d105      	bne.n	800cd4e <__libc_init_array+0x2e>
 800cd42:	bd70      	pop	{r4, r5, r6, pc}
 800cd44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cd48:	4798      	blx	r3
 800cd4a:	3501      	adds	r5, #1
 800cd4c:	e7ee      	b.n	800cd2c <__libc_init_array+0xc>
 800cd4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cd52:	4798      	blx	r3
 800cd54:	3501      	adds	r5, #1
 800cd56:	e7f2      	b.n	800cd3e <__libc_init_array+0x1e>
 800cd58:	0800e3c0 	.word	0x0800e3c0
 800cd5c:	0800e3c0 	.word	0x0800e3c0
 800cd60:	0800e3c0 	.word	0x0800e3c0
 800cd64:	0800e3c4 	.word	0x0800e3c4

0800cd68 <memcpy>:
 800cd68:	b510      	push	{r4, lr}
 800cd6a:	1e43      	subs	r3, r0, #1
 800cd6c:	440a      	add	r2, r1
 800cd6e:	4291      	cmp	r1, r2
 800cd70:	d100      	bne.n	800cd74 <memcpy+0xc>
 800cd72:	bd10      	pop	{r4, pc}
 800cd74:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd78:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd7c:	e7f7      	b.n	800cd6e <memcpy+0x6>

0800cd7e <memset>:
 800cd7e:	4402      	add	r2, r0
 800cd80:	4603      	mov	r3, r0
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d100      	bne.n	800cd88 <memset+0xa>
 800cd86:	4770      	bx	lr
 800cd88:	f803 1b01 	strb.w	r1, [r3], #1
 800cd8c:	e7f9      	b.n	800cd82 <memset+0x4>
	...

0800cd90 <atan>:
 800cd90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd94:	ec55 4b10 	vmov	r4, r5, d0
 800cd98:	4bc3      	ldr	r3, [pc, #780]	; (800d0a8 <atan+0x318>)
 800cd9a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cd9e:	429e      	cmp	r6, r3
 800cda0:	46ab      	mov	fp, r5
 800cda2:	dd18      	ble.n	800cdd6 <atan+0x46>
 800cda4:	4bc1      	ldr	r3, [pc, #772]	; (800d0ac <atan+0x31c>)
 800cda6:	429e      	cmp	r6, r3
 800cda8:	dc01      	bgt.n	800cdae <atan+0x1e>
 800cdaa:	d109      	bne.n	800cdc0 <atan+0x30>
 800cdac:	b144      	cbz	r4, 800cdc0 <atan+0x30>
 800cdae:	4622      	mov	r2, r4
 800cdb0:	462b      	mov	r3, r5
 800cdb2:	4620      	mov	r0, r4
 800cdb4:	4629      	mov	r1, r5
 800cdb6:	f7f3 fa11 	bl	80001dc <__adddf3>
 800cdba:	4604      	mov	r4, r0
 800cdbc:	460d      	mov	r5, r1
 800cdbe:	e006      	b.n	800cdce <atan+0x3e>
 800cdc0:	f1bb 0f00 	cmp.w	fp, #0
 800cdc4:	f340 8131 	ble.w	800d02a <atan+0x29a>
 800cdc8:	a59b      	add	r5, pc, #620	; (adr r5, 800d038 <atan+0x2a8>)
 800cdca:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cdce:	ec45 4b10 	vmov	d0, r4, r5
 800cdd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdd6:	4bb6      	ldr	r3, [pc, #728]	; (800d0b0 <atan+0x320>)
 800cdd8:	429e      	cmp	r6, r3
 800cdda:	dc14      	bgt.n	800ce06 <atan+0x76>
 800cddc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800cde0:	429e      	cmp	r6, r3
 800cde2:	dc0d      	bgt.n	800ce00 <atan+0x70>
 800cde4:	a396      	add	r3, pc, #600	; (adr r3, 800d040 <atan+0x2b0>)
 800cde6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdea:	ee10 0a10 	vmov	r0, s0
 800cdee:	4629      	mov	r1, r5
 800cdf0:	f7f3 f9f4 	bl	80001dc <__adddf3>
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	4baf      	ldr	r3, [pc, #700]	; (800d0b4 <atan+0x324>)
 800cdf8:	f7f3 fe36 	bl	8000a68 <__aeabi_dcmpgt>
 800cdfc:	2800      	cmp	r0, #0
 800cdfe:	d1e6      	bne.n	800cdce <atan+0x3e>
 800ce00:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800ce04:	e02b      	b.n	800ce5e <atan+0xce>
 800ce06:	f000 f963 	bl	800d0d0 <fabs>
 800ce0a:	4bab      	ldr	r3, [pc, #684]	; (800d0b8 <atan+0x328>)
 800ce0c:	429e      	cmp	r6, r3
 800ce0e:	ec55 4b10 	vmov	r4, r5, d0
 800ce12:	f300 80bf 	bgt.w	800cf94 <atan+0x204>
 800ce16:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800ce1a:	429e      	cmp	r6, r3
 800ce1c:	f300 80a0 	bgt.w	800cf60 <atan+0x1d0>
 800ce20:	ee10 2a10 	vmov	r2, s0
 800ce24:	ee10 0a10 	vmov	r0, s0
 800ce28:	462b      	mov	r3, r5
 800ce2a:	4629      	mov	r1, r5
 800ce2c:	f7f3 f9d6 	bl	80001dc <__adddf3>
 800ce30:	2200      	movs	r2, #0
 800ce32:	4ba0      	ldr	r3, [pc, #640]	; (800d0b4 <atan+0x324>)
 800ce34:	f7f3 f9d0 	bl	80001d8 <__aeabi_dsub>
 800ce38:	2200      	movs	r2, #0
 800ce3a:	4606      	mov	r6, r0
 800ce3c:	460f      	mov	r7, r1
 800ce3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ce42:	4620      	mov	r0, r4
 800ce44:	4629      	mov	r1, r5
 800ce46:	f7f3 f9c9 	bl	80001dc <__adddf3>
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	460b      	mov	r3, r1
 800ce4e:	4630      	mov	r0, r6
 800ce50:	4639      	mov	r1, r7
 800ce52:	f7f3 fca3 	bl	800079c <__aeabi_ddiv>
 800ce56:	f04f 0a00 	mov.w	sl, #0
 800ce5a:	4604      	mov	r4, r0
 800ce5c:	460d      	mov	r5, r1
 800ce5e:	4622      	mov	r2, r4
 800ce60:	462b      	mov	r3, r5
 800ce62:	4620      	mov	r0, r4
 800ce64:	4629      	mov	r1, r5
 800ce66:	f7f3 fb6f 	bl	8000548 <__aeabi_dmul>
 800ce6a:	4602      	mov	r2, r0
 800ce6c:	460b      	mov	r3, r1
 800ce6e:	4680      	mov	r8, r0
 800ce70:	4689      	mov	r9, r1
 800ce72:	f7f3 fb69 	bl	8000548 <__aeabi_dmul>
 800ce76:	a374      	add	r3, pc, #464	; (adr r3, 800d048 <atan+0x2b8>)
 800ce78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce7c:	4606      	mov	r6, r0
 800ce7e:	460f      	mov	r7, r1
 800ce80:	f7f3 fb62 	bl	8000548 <__aeabi_dmul>
 800ce84:	a372      	add	r3, pc, #456	; (adr r3, 800d050 <atan+0x2c0>)
 800ce86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce8a:	f7f3 f9a7 	bl	80001dc <__adddf3>
 800ce8e:	4632      	mov	r2, r6
 800ce90:	463b      	mov	r3, r7
 800ce92:	f7f3 fb59 	bl	8000548 <__aeabi_dmul>
 800ce96:	a370      	add	r3, pc, #448	; (adr r3, 800d058 <atan+0x2c8>)
 800ce98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce9c:	f7f3 f99e 	bl	80001dc <__adddf3>
 800cea0:	4632      	mov	r2, r6
 800cea2:	463b      	mov	r3, r7
 800cea4:	f7f3 fb50 	bl	8000548 <__aeabi_dmul>
 800cea8:	a36d      	add	r3, pc, #436	; (adr r3, 800d060 <atan+0x2d0>)
 800ceaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceae:	f7f3 f995 	bl	80001dc <__adddf3>
 800ceb2:	4632      	mov	r2, r6
 800ceb4:	463b      	mov	r3, r7
 800ceb6:	f7f3 fb47 	bl	8000548 <__aeabi_dmul>
 800ceba:	a36b      	add	r3, pc, #428	; (adr r3, 800d068 <atan+0x2d8>)
 800cebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cec0:	f7f3 f98c 	bl	80001dc <__adddf3>
 800cec4:	4632      	mov	r2, r6
 800cec6:	463b      	mov	r3, r7
 800cec8:	f7f3 fb3e 	bl	8000548 <__aeabi_dmul>
 800cecc:	a368      	add	r3, pc, #416	; (adr r3, 800d070 <atan+0x2e0>)
 800cece:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ced2:	f7f3 f983 	bl	80001dc <__adddf3>
 800ced6:	4642      	mov	r2, r8
 800ced8:	464b      	mov	r3, r9
 800ceda:	f7f3 fb35 	bl	8000548 <__aeabi_dmul>
 800cede:	a366      	add	r3, pc, #408	; (adr r3, 800d078 <atan+0x2e8>)
 800cee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cee4:	4680      	mov	r8, r0
 800cee6:	4689      	mov	r9, r1
 800cee8:	4630      	mov	r0, r6
 800ceea:	4639      	mov	r1, r7
 800ceec:	f7f3 fb2c 	bl	8000548 <__aeabi_dmul>
 800cef0:	a363      	add	r3, pc, #396	; (adr r3, 800d080 <atan+0x2f0>)
 800cef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cef6:	f7f3 f96f 	bl	80001d8 <__aeabi_dsub>
 800cefa:	4632      	mov	r2, r6
 800cefc:	463b      	mov	r3, r7
 800cefe:	f7f3 fb23 	bl	8000548 <__aeabi_dmul>
 800cf02:	a361      	add	r3, pc, #388	; (adr r3, 800d088 <atan+0x2f8>)
 800cf04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf08:	f7f3 f966 	bl	80001d8 <__aeabi_dsub>
 800cf0c:	4632      	mov	r2, r6
 800cf0e:	463b      	mov	r3, r7
 800cf10:	f7f3 fb1a 	bl	8000548 <__aeabi_dmul>
 800cf14:	a35e      	add	r3, pc, #376	; (adr r3, 800d090 <atan+0x300>)
 800cf16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf1a:	f7f3 f95d 	bl	80001d8 <__aeabi_dsub>
 800cf1e:	4632      	mov	r2, r6
 800cf20:	463b      	mov	r3, r7
 800cf22:	f7f3 fb11 	bl	8000548 <__aeabi_dmul>
 800cf26:	a35c      	add	r3, pc, #368	; (adr r3, 800d098 <atan+0x308>)
 800cf28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf2c:	f7f3 f954 	bl	80001d8 <__aeabi_dsub>
 800cf30:	4632      	mov	r2, r6
 800cf32:	463b      	mov	r3, r7
 800cf34:	f7f3 fb08 	bl	8000548 <__aeabi_dmul>
 800cf38:	4602      	mov	r2, r0
 800cf3a:	460b      	mov	r3, r1
 800cf3c:	4640      	mov	r0, r8
 800cf3e:	4649      	mov	r1, r9
 800cf40:	f7f3 f94c 	bl	80001dc <__adddf3>
 800cf44:	4622      	mov	r2, r4
 800cf46:	462b      	mov	r3, r5
 800cf48:	f7f3 fafe 	bl	8000548 <__aeabi_dmul>
 800cf4c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800cf50:	4602      	mov	r2, r0
 800cf52:	460b      	mov	r3, r1
 800cf54:	d14b      	bne.n	800cfee <atan+0x25e>
 800cf56:	4620      	mov	r0, r4
 800cf58:	4629      	mov	r1, r5
 800cf5a:	f7f3 f93d 	bl	80001d8 <__aeabi_dsub>
 800cf5e:	e72c      	b.n	800cdba <atan+0x2a>
 800cf60:	ee10 0a10 	vmov	r0, s0
 800cf64:	2200      	movs	r2, #0
 800cf66:	4b53      	ldr	r3, [pc, #332]	; (800d0b4 <atan+0x324>)
 800cf68:	4629      	mov	r1, r5
 800cf6a:	f7f3 f935 	bl	80001d8 <__aeabi_dsub>
 800cf6e:	2200      	movs	r2, #0
 800cf70:	4606      	mov	r6, r0
 800cf72:	460f      	mov	r7, r1
 800cf74:	4b4f      	ldr	r3, [pc, #316]	; (800d0b4 <atan+0x324>)
 800cf76:	4620      	mov	r0, r4
 800cf78:	4629      	mov	r1, r5
 800cf7a:	f7f3 f92f 	bl	80001dc <__adddf3>
 800cf7e:	4602      	mov	r2, r0
 800cf80:	460b      	mov	r3, r1
 800cf82:	4630      	mov	r0, r6
 800cf84:	4639      	mov	r1, r7
 800cf86:	f7f3 fc09 	bl	800079c <__aeabi_ddiv>
 800cf8a:	f04f 0a01 	mov.w	sl, #1
 800cf8e:	4604      	mov	r4, r0
 800cf90:	460d      	mov	r5, r1
 800cf92:	e764      	b.n	800ce5e <atan+0xce>
 800cf94:	4b49      	ldr	r3, [pc, #292]	; (800d0bc <atan+0x32c>)
 800cf96:	429e      	cmp	r6, r3
 800cf98:	dc1d      	bgt.n	800cfd6 <atan+0x246>
 800cf9a:	ee10 0a10 	vmov	r0, s0
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	4b47      	ldr	r3, [pc, #284]	; (800d0c0 <atan+0x330>)
 800cfa2:	4629      	mov	r1, r5
 800cfa4:	f7f3 f918 	bl	80001d8 <__aeabi_dsub>
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	4606      	mov	r6, r0
 800cfac:	460f      	mov	r7, r1
 800cfae:	4b44      	ldr	r3, [pc, #272]	; (800d0c0 <atan+0x330>)
 800cfb0:	4620      	mov	r0, r4
 800cfb2:	4629      	mov	r1, r5
 800cfb4:	f7f3 fac8 	bl	8000548 <__aeabi_dmul>
 800cfb8:	2200      	movs	r2, #0
 800cfba:	4b3e      	ldr	r3, [pc, #248]	; (800d0b4 <atan+0x324>)
 800cfbc:	f7f3 f90e 	bl	80001dc <__adddf3>
 800cfc0:	4602      	mov	r2, r0
 800cfc2:	460b      	mov	r3, r1
 800cfc4:	4630      	mov	r0, r6
 800cfc6:	4639      	mov	r1, r7
 800cfc8:	f7f3 fbe8 	bl	800079c <__aeabi_ddiv>
 800cfcc:	f04f 0a02 	mov.w	sl, #2
 800cfd0:	4604      	mov	r4, r0
 800cfd2:	460d      	mov	r5, r1
 800cfd4:	e743      	b.n	800ce5e <atan+0xce>
 800cfd6:	462b      	mov	r3, r5
 800cfd8:	ee10 2a10 	vmov	r2, s0
 800cfdc:	2000      	movs	r0, #0
 800cfde:	4939      	ldr	r1, [pc, #228]	; (800d0c4 <atan+0x334>)
 800cfe0:	f7f3 fbdc 	bl	800079c <__aeabi_ddiv>
 800cfe4:	f04f 0a03 	mov.w	sl, #3
 800cfe8:	4604      	mov	r4, r0
 800cfea:	460d      	mov	r5, r1
 800cfec:	e737      	b.n	800ce5e <atan+0xce>
 800cfee:	4b36      	ldr	r3, [pc, #216]	; (800d0c8 <atan+0x338>)
 800cff0:	4e36      	ldr	r6, [pc, #216]	; (800d0cc <atan+0x33c>)
 800cff2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800cff6:	4456      	add	r6, sl
 800cff8:	449a      	add	sl, r3
 800cffa:	e9da 2300 	ldrd	r2, r3, [sl]
 800cffe:	f7f3 f8eb 	bl	80001d8 <__aeabi_dsub>
 800d002:	4622      	mov	r2, r4
 800d004:	462b      	mov	r3, r5
 800d006:	f7f3 f8e7 	bl	80001d8 <__aeabi_dsub>
 800d00a:	4602      	mov	r2, r0
 800d00c:	460b      	mov	r3, r1
 800d00e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d012:	f7f3 f8e1 	bl	80001d8 <__aeabi_dsub>
 800d016:	f1bb 0f00 	cmp.w	fp, #0
 800d01a:	4604      	mov	r4, r0
 800d01c:	460d      	mov	r5, r1
 800d01e:	f6bf aed6 	bge.w	800cdce <atan+0x3e>
 800d022:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d026:	461d      	mov	r5, r3
 800d028:	e6d1      	b.n	800cdce <atan+0x3e>
 800d02a:	a51d      	add	r5, pc, #116	; (adr r5, 800d0a0 <atan+0x310>)
 800d02c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d030:	e6cd      	b.n	800cdce <atan+0x3e>
 800d032:	bf00      	nop
 800d034:	f3af 8000 	nop.w
 800d038:	54442d18 	.word	0x54442d18
 800d03c:	3ff921fb 	.word	0x3ff921fb
 800d040:	8800759c 	.word	0x8800759c
 800d044:	7e37e43c 	.word	0x7e37e43c
 800d048:	e322da11 	.word	0xe322da11
 800d04c:	3f90ad3a 	.word	0x3f90ad3a
 800d050:	24760deb 	.word	0x24760deb
 800d054:	3fa97b4b 	.word	0x3fa97b4b
 800d058:	a0d03d51 	.word	0xa0d03d51
 800d05c:	3fb10d66 	.word	0x3fb10d66
 800d060:	c54c206e 	.word	0xc54c206e
 800d064:	3fb745cd 	.word	0x3fb745cd
 800d068:	920083ff 	.word	0x920083ff
 800d06c:	3fc24924 	.word	0x3fc24924
 800d070:	5555550d 	.word	0x5555550d
 800d074:	3fd55555 	.word	0x3fd55555
 800d078:	2c6a6c2f 	.word	0x2c6a6c2f
 800d07c:	bfa2b444 	.word	0xbfa2b444
 800d080:	52defd9a 	.word	0x52defd9a
 800d084:	3fadde2d 	.word	0x3fadde2d
 800d088:	af749a6d 	.word	0xaf749a6d
 800d08c:	3fb3b0f2 	.word	0x3fb3b0f2
 800d090:	fe231671 	.word	0xfe231671
 800d094:	3fbc71c6 	.word	0x3fbc71c6
 800d098:	9998ebc4 	.word	0x9998ebc4
 800d09c:	3fc99999 	.word	0x3fc99999
 800d0a0:	54442d18 	.word	0x54442d18
 800d0a4:	bff921fb 	.word	0xbff921fb
 800d0a8:	440fffff 	.word	0x440fffff
 800d0ac:	7ff00000 	.word	0x7ff00000
 800d0b0:	3fdbffff 	.word	0x3fdbffff
 800d0b4:	3ff00000 	.word	0x3ff00000
 800d0b8:	3ff2ffff 	.word	0x3ff2ffff
 800d0bc:	40037fff 	.word	0x40037fff
 800d0c0:	3ff80000 	.word	0x3ff80000
 800d0c4:	bff00000 	.word	0xbff00000
 800d0c8:	0800e378 	.word	0x0800e378
 800d0cc:	0800e358 	.word	0x0800e358

0800d0d0 <fabs>:
 800d0d0:	ec51 0b10 	vmov	r0, r1, d0
 800d0d4:	ee10 2a10 	vmov	r2, s0
 800d0d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d0dc:	ec43 2b10 	vmov	d0, r2, r3
 800d0e0:	4770      	bx	lr
	...

0800d0e4 <acos>:
 800d0e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0e6:	ed2d 8b02 	vpush	{d8}
 800d0ea:	4e26      	ldr	r6, [pc, #152]	; (800d184 <acos+0xa0>)
 800d0ec:	b08b      	sub	sp, #44	; 0x2c
 800d0ee:	ec55 4b10 	vmov	r4, r5, d0
 800d0f2:	f000 f8b5 	bl	800d260 <__ieee754_acos>
 800d0f6:	f996 3000 	ldrsb.w	r3, [r6]
 800d0fa:	eeb0 8a40 	vmov.f32	s16, s0
 800d0fe:	eef0 8a60 	vmov.f32	s17, s1
 800d102:	3301      	adds	r3, #1
 800d104:	d036      	beq.n	800d174 <acos+0x90>
 800d106:	4622      	mov	r2, r4
 800d108:	462b      	mov	r3, r5
 800d10a:	4620      	mov	r0, r4
 800d10c:	4629      	mov	r1, r5
 800d10e:	f7f3 fcb5 	bl	8000a7c <__aeabi_dcmpun>
 800d112:	4607      	mov	r7, r0
 800d114:	bb70      	cbnz	r0, 800d174 <acos+0x90>
 800d116:	ec45 4b10 	vmov	d0, r4, r5
 800d11a:	f7ff ffd9 	bl	800d0d0 <fabs>
 800d11e:	2200      	movs	r2, #0
 800d120:	4b19      	ldr	r3, [pc, #100]	; (800d188 <acos+0xa4>)
 800d122:	ec51 0b10 	vmov	r0, r1, d0
 800d126:	f7f3 fc9f 	bl	8000a68 <__aeabi_dcmpgt>
 800d12a:	b318      	cbz	r0, 800d174 <acos+0x90>
 800d12c:	2301      	movs	r3, #1
 800d12e:	9300      	str	r3, [sp, #0]
 800d130:	4816      	ldr	r0, [pc, #88]	; (800d18c <acos+0xa8>)
 800d132:	4b17      	ldr	r3, [pc, #92]	; (800d190 <acos+0xac>)
 800d134:	9301      	str	r3, [sp, #4]
 800d136:	9708      	str	r7, [sp, #32]
 800d138:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800d13c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d140:	f000 fcae 	bl	800daa0 <nan>
 800d144:	f996 3000 	ldrsb.w	r3, [r6]
 800d148:	2b02      	cmp	r3, #2
 800d14a:	ed8d 0b06 	vstr	d0, [sp, #24]
 800d14e:	d104      	bne.n	800d15a <acos+0x76>
 800d150:	f7ff fde0 	bl	800cd14 <__errno>
 800d154:	2321      	movs	r3, #33	; 0x21
 800d156:	6003      	str	r3, [r0, #0]
 800d158:	e004      	b.n	800d164 <acos+0x80>
 800d15a:	4668      	mov	r0, sp
 800d15c:	f000 fc9e 	bl	800da9c <matherr>
 800d160:	2800      	cmp	r0, #0
 800d162:	d0f5      	beq.n	800d150 <acos+0x6c>
 800d164:	9b08      	ldr	r3, [sp, #32]
 800d166:	b11b      	cbz	r3, 800d170 <acos+0x8c>
 800d168:	f7ff fdd4 	bl	800cd14 <__errno>
 800d16c:	9b08      	ldr	r3, [sp, #32]
 800d16e:	6003      	str	r3, [r0, #0]
 800d170:	ed9d 8b06 	vldr	d8, [sp, #24]
 800d174:	eeb0 0a48 	vmov.f32	s0, s16
 800d178:	eef0 0a68 	vmov.f32	s1, s17
 800d17c:	b00b      	add	sp, #44	; 0x2c
 800d17e:	ecbd 8b02 	vpop	{d8}
 800d182:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d184:	20000088 	.word	0x20000088
 800d188:	3ff00000 	.word	0x3ff00000
 800d18c:	0800e3a1 	.word	0x0800e3a1
 800d190:	0800e398 	.word	0x0800e398

0800d194 <fmod>:
 800d194:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d198:	ed2d 8b02 	vpush	{d8}
 800d19c:	b08b      	sub	sp, #44	; 0x2c
 800d19e:	ec55 4b10 	vmov	r4, r5, d0
 800d1a2:	ec57 6b11 	vmov	r6, r7, d1
 800d1a6:	f000 fab7 	bl	800d718 <__ieee754_fmod>
 800d1aa:	4b2a      	ldr	r3, [pc, #168]	; (800d254 <fmod+0xc0>)
 800d1ac:	eeb0 8a40 	vmov.f32	s16, s0
 800d1b0:	eef0 8a60 	vmov.f32	s17, s1
 800d1b4:	f993 8000 	ldrsb.w	r8, [r3]
 800d1b8:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800d1bc:	d030      	beq.n	800d220 <fmod+0x8c>
 800d1be:	4632      	mov	r2, r6
 800d1c0:	463b      	mov	r3, r7
 800d1c2:	4630      	mov	r0, r6
 800d1c4:	4639      	mov	r1, r7
 800d1c6:	f7f3 fc59 	bl	8000a7c <__aeabi_dcmpun>
 800d1ca:	bb48      	cbnz	r0, 800d220 <fmod+0x8c>
 800d1cc:	4622      	mov	r2, r4
 800d1ce:	462b      	mov	r3, r5
 800d1d0:	4620      	mov	r0, r4
 800d1d2:	4629      	mov	r1, r5
 800d1d4:	f7f3 fc52 	bl	8000a7c <__aeabi_dcmpun>
 800d1d8:	4681      	mov	r9, r0
 800d1da:	bb08      	cbnz	r0, 800d220 <fmod+0x8c>
 800d1dc:	2200      	movs	r2, #0
 800d1de:	2300      	movs	r3, #0
 800d1e0:	4630      	mov	r0, r6
 800d1e2:	4639      	mov	r1, r7
 800d1e4:	f7f3 fc18 	bl	8000a18 <__aeabi_dcmpeq>
 800d1e8:	b1d0      	cbz	r0, 800d220 <fmod+0x8c>
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	9300      	str	r3, [sp, #0]
 800d1ee:	4b1a      	ldr	r3, [pc, #104]	; (800d258 <fmod+0xc4>)
 800d1f0:	9301      	str	r3, [sp, #4]
 800d1f2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d1f6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d1fa:	f8cd 9020 	str.w	r9, [sp, #32]
 800d1fe:	f1b8 0f00 	cmp.w	r8, #0
 800d202:	d116      	bne.n	800d232 <fmod+0x9e>
 800d204:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d208:	4668      	mov	r0, sp
 800d20a:	f000 fc47 	bl	800da9c <matherr>
 800d20e:	b1d8      	cbz	r0, 800d248 <fmod+0xb4>
 800d210:	9b08      	ldr	r3, [sp, #32]
 800d212:	b11b      	cbz	r3, 800d21c <fmod+0x88>
 800d214:	f7ff fd7e 	bl	800cd14 <__errno>
 800d218:	9b08      	ldr	r3, [sp, #32]
 800d21a:	6003      	str	r3, [r0, #0]
 800d21c:	ed9d 8b06 	vldr	d8, [sp, #24]
 800d220:	eeb0 0a48 	vmov.f32	s0, s16
 800d224:	eef0 0a68 	vmov.f32	s1, s17
 800d228:	b00b      	add	sp, #44	; 0x2c
 800d22a:	ecbd 8b02 	vpop	{d8}
 800d22e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d232:	2200      	movs	r2, #0
 800d234:	2300      	movs	r3, #0
 800d236:	4610      	mov	r0, r2
 800d238:	4619      	mov	r1, r3
 800d23a:	f7f3 faaf 	bl	800079c <__aeabi_ddiv>
 800d23e:	f1b8 0f02 	cmp.w	r8, #2
 800d242:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d246:	d1df      	bne.n	800d208 <fmod+0x74>
 800d248:	f7ff fd64 	bl	800cd14 <__errno>
 800d24c:	2321      	movs	r3, #33	; 0x21
 800d24e:	6003      	str	r3, [r0, #0]
 800d250:	e7de      	b.n	800d210 <fmod+0x7c>
 800d252:	bf00      	nop
 800d254:	20000088 	.word	0x20000088
 800d258:	0800e39d 	.word	0x0800e39d
 800d25c:	00000000 	.word	0x00000000

0800d260 <__ieee754_acos>:
 800d260:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d264:	ec55 4b10 	vmov	r4, r5, d0
 800d268:	49b7      	ldr	r1, [pc, #732]	; (800d548 <__ieee754_acos+0x2e8>)
 800d26a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d26e:	428b      	cmp	r3, r1
 800d270:	dd1b      	ble.n	800d2aa <__ieee754_acos+0x4a>
 800d272:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800d276:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d27a:	4323      	orrs	r3, r4
 800d27c:	d109      	bne.n	800d292 <__ieee754_acos+0x32>
 800d27e:	2d00      	cmp	r5, #0
 800d280:	f300 8211 	bgt.w	800d6a6 <__ieee754_acos+0x446>
 800d284:	a196      	add	r1, pc, #600	; (adr r1, 800d4e0 <__ieee754_acos+0x280>)
 800d286:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d28a:	ec41 0b10 	vmov	d0, r0, r1
 800d28e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d292:	ee10 2a10 	vmov	r2, s0
 800d296:	462b      	mov	r3, r5
 800d298:	4620      	mov	r0, r4
 800d29a:	4629      	mov	r1, r5
 800d29c:	f7f2 ff9c 	bl	80001d8 <__aeabi_dsub>
 800d2a0:	4602      	mov	r2, r0
 800d2a2:	460b      	mov	r3, r1
 800d2a4:	f7f3 fa7a 	bl	800079c <__aeabi_ddiv>
 800d2a8:	e7ef      	b.n	800d28a <__ieee754_acos+0x2a>
 800d2aa:	49a8      	ldr	r1, [pc, #672]	; (800d54c <__ieee754_acos+0x2ec>)
 800d2ac:	428b      	cmp	r3, r1
 800d2ae:	f300 8087 	bgt.w	800d3c0 <__ieee754_acos+0x160>
 800d2b2:	4aa7      	ldr	r2, [pc, #668]	; (800d550 <__ieee754_acos+0x2f0>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	f340 81f9 	ble.w	800d6ac <__ieee754_acos+0x44c>
 800d2ba:	ee10 2a10 	vmov	r2, s0
 800d2be:	ee10 0a10 	vmov	r0, s0
 800d2c2:	462b      	mov	r3, r5
 800d2c4:	4629      	mov	r1, r5
 800d2c6:	f7f3 f93f 	bl	8000548 <__aeabi_dmul>
 800d2ca:	a387      	add	r3, pc, #540	; (adr r3, 800d4e8 <__ieee754_acos+0x288>)
 800d2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2d0:	4606      	mov	r6, r0
 800d2d2:	460f      	mov	r7, r1
 800d2d4:	f7f3 f938 	bl	8000548 <__aeabi_dmul>
 800d2d8:	a385      	add	r3, pc, #532	; (adr r3, 800d4f0 <__ieee754_acos+0x290>)
 800d2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2de:	f7f2 ff7d 	bl	80001dc <__adddf3>
 800d2e2:	4632      	mov	r2, r6
 800d2e4:	463b      	mov	r3, r7
 800d2e6:	f7f3 f92f 	bl	8000548 <__aeabi_dmul>
 800d2ea:	a383      	add	r3, pc, #524	; (adr r3, 800d4f8 <__ieee754_acos+0x298>)
 800d2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2f0:	f7f2 ff72 	bl	80001d8 <__aeabi_dsub>
 800d2f4:	4632      	mov	r2, r6
 800d2f6:	463b      	mov	r3, r7
 800d2f8:	f7f3 f926 	bl	8000548 <__aeabi_dmul>
 800d2fc:	a380      	add	r3, pc, #512	; (adr r3, 800d500 <__ieee754_acos+0x2a0>)
 800d2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d302:	f7f2 ff6b 	bl	80001dc <__adddf3>
 800d306:	4632      	mov	r2, r6
 800d308:	463b      	mov	r3, r7
 800d30a:	f7f3 f91d 	bl	8000548 <__aeabi_dmul>
 800d30e:	a37e      	add	r3, pc, #504	; (adr r3, 800d508 <__ieee754_acos+0x2a8>)
 800d310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d314:	f7f2 ff60 	bl	80001d8 <__aeabi_dsub>
 800d318:	4632      	mov	r2, r6
 800d31a:	463b      	mov	r3, r7
 800d31c:	f7f3 f914 	bl	8000548 <__aeabi_dmul>
 800d320:	a37b      	add	r3, pc, #492	; (adr r3, 800d510 <__ieee754_acos+0x2b0>)
 800d322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d326:	f7f2 ff59 	bl	80001dc <__adddf3>
 800d32a:	4632      	mov	r2, r6
 800d32c:	463b      	mov	r3, r7
 800d32e:	f7f3 f90b 	bl	8000548 <__aeabi_dmul>
 800d332:	a379      	add	r3, pc, #484	; (adr r3, 800d518 <__ieee754_acos+0x2b8>)
 800d334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d338:	4680      	mov	r8, r0
 800d33a:	4689      	mov	r9, r1
 800d33c:	4630      	mov	r0, r6
 800d33e:	4639      	mov	r1, r7
 800d340:	f7f3 f902 	bl	8000548 <__aeabi_dmul>
 800d344:	a376      	add	r3, pc, #472	; (adr r3, 800d520 <__ieee754_acos+0x2c0>)
 800d346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d34a:	f7f2 ff45 	bl	80001d8 <__aeabi_dsub>
 800d34e:	4632      	mov	r2, r6
 800d350:	463b      	mov	r3, r7
 800d352:	f7f3 f8f9 	bl	8000548 <__aeabi_dmul>
 800d356:	a374      	add	r3, pc, #464	; (adr r3, 800d528 <__ieee754_acos+0x2c8>)
 800d358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35c:	f7f2 ff3e 	bl	80001dc <__adddf3>
 800d360:	4632      	mov	r2, r6
 800d362:	463b      	mov	r3, r7
 800d364:	f7f3 f8f0 	bl	8000548 <__aeabi_dmul>
 800d368:	a371      	add	r3, pc, #452	; (adr r3, 800d530 <__ieee754_acos+0x2d0>)
 800d36a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d36e:	f7f2 ff33 	bl	80001d8 <__aeabi_dsub>
 800d372:	4632      	mov	r2, r6
 800d374:	463b      	mov	r3, r7
 800d376:	f7f3 f8e7 	bl	8000548 <__aeabi_dmul>
 800d37a:	2200      	movs	r2, #0
 800d37c:	4b75      	ldr	r3, [pc, #468]	; (800d554 <__ieee754_acos+0x2f4>)
 800d37e:	f7f2 ff2d 	bl	80001dc <__adddf3>
 800d382:	4602      	mov	r2, r0
 800d384:	460b      	mov	r3, r1
 800d386:	4640      	mov	r0, r8
 800d388:	4649      	mov	r1, r9
 800d38a:	f7f3 fa07 	bl	800079c <__aeabi_ddiv>
 800d38e:	4622      	mov	r2, r4
 800d390:	462b      	mov	r3, r5
 800d392:	f7f3 f8d9 	bl	8000548 <__aeabi_dmul>
 800d396:	4602      	mov	r2, r0
 800d398:	460b      	mov	r3, r1
 800d39a:	a167      	add	r1, pc, #412	; (adr r1, 800d538 <__ieee754_acos+0x2d8>)
 800d39c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3a0:	f7f2 ff1a 	bl	80001d8 <__aeabi_dsub>
 800d3a4:	4602      	mov	r2, r0
 800d3a6:	460b      	mov	r3, r1
 800d3a8:	4620      	mov	r0, r4
 800d3aa:	4629      	mov	r1, r5
 800d3ac:	f7f2 ff14 	bl	80001d8 <__aeabi_dsub>
 800d3b0:	4602      	mov	r2, r0
 800d3b2:	460b      	mov	r3, r1
 800d3b4:	a162      	add	r1, pc, #392	; (adr r1, 800d540 <__ieee754_acos+0x2e0>)
 800d3b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3ba:	f7f2 ff0d 	bl	80001d8 <__aeabi_dsub>
 800d3be:	e764      	b.n	800d28a <__ieee754_acos+0x2a>
 800d3c0:	2d00      	cmp	r5, #0
 800d3c2:	f280 80cb 	bge.w	800d55c <__ieee754_acos+0x2fc>
 800d3c6:	ee10 0a10 	vmov	r0, s0
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	4b61      	ldr	r3, [pc, #388]	; (800d554 <__ieee754_acos+0x2f4>)
 800d3ce:	4629      	mov	r1, r5
 800d3d0:	f7f2 ff04 	bl	80001dc <__adddf3>
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	4b60      	ldr	r3, [pc, #384]	; (800d558 <__ieee754_acos+0x2f8>)
 800d3d8:	f7f3 f8b6 	bl	8000548 <__aeabi_dmul>
 800d3dc:	a342      	add	r3, pc, #264	; (adr r3, 800d4e8 <__ieee754_acos+0x288>)
 800d3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e2:	4604      	mov	r4, r0
 800d3e4:	460d      	mov	r5, r1
 800d3e6:	f7f3 f8af 	bl	8000548 <__aeabi_dmul>
 800d3ea:	a341      	add	r3, pc, #260	; (adr r3, 800d4f0 <__ieee754_acos+0x290>)
 800d3ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f0:	f7f2 fef4 	bl	80001dc <__adddf3>
 800d3f4:	4622      	mov	r2, r4
 800d3f6:	462b      	mov	r3, r5
 800d3f8:	f7f3 f8a6 	bl	8000548 <__aeabi_dmul>
 800d3fc:	a33e      	add	r3, pc, #248	; (adr r3, 800d4f8 <__ieee754_acos+0x298>)
 800d3fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d402:	f7f2 fee9 	bl	80001d8 <__aeabi_dsub>
 800d406:	4622      	mov	r2, r4
 800d408:	462b      	mov	r3, r5
 800d40a:	f7f3 f89d 	bl	8000548 <__aeabi_dmul>
 800d40e:	a33c      	add	r3, pc, #240	; (adr r3, 800d500 <__ieee754_acos+0x2a0>)
 800d410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d414:	f7f2 fee2 	bl	80001dc <__adddf3>
 800d418:	4622      	mov	r2, r4
 800d41a:	462b      	mov	r3, r5
 800d41c:	f7f3 f894 	bl	8000548 <__aeabi_dmul>
 800d420:	a339      	add	r3, pc, #228	; (adr r3, 800d508 <__ieee754_acos+0x2a8>)
 800d422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d426:	f7f2 fed7 	bl	80001d8 <__aeabi_dsub>
 800d42a:	4622      	mov	r2, r4
 800d42c:	462b      	mov	r3, r5
 800d42e:	f7f3 f88b 	bl	8000548 <__aeabi_dmul>
 800d432:	a337      	add	r3, pc, #220	; (adr r3, 800d510 <__ieee754_acos+0x2b0>)
 800d434:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d438:	f7f2 fed0 	bl	80001dc <__adddf3>
 800d43c:	4622      	mov	r2, r4
 800d43e:	462b      	mov	r3, r5
 800d440:	f7f3 f882 	bl	8000548 <__aeabi_dmul>
 800d444:	ec45 4b10 	vmov	d0, r4, r5
 800d448:	4680      	mov	r8, r0
 800d44a:	4689      	mov	r9, r1
 800d44c:	f000 fa76 	bl	800d93c <__ieee754_sqrt>
 800d450:	a331      	add	r3, pc, #196	; (adr r3, 800d518 <__ieee754_acos+0x2b8>)
 800d452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d456:	4620      	mov	r0, r4
 800d458:	4629      	mov	r1, r5
 800d45a:	ec57 6b10 	vmov	r6, r7, d0
 800d45e:	f7f3 f873 	bl	8000548 <__aeabi_dmul>
 800d462:	a32f      	add	r3, pc, #188	; (adr r3, 800d520 <__ieee754_acos+0x2c0>)
 800d464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d468:	f7f2 feb6 	bl	80001d8 <__aeabi_dsub>
 800d46c:	4622      	mov	r2, r4
 800d46e:	462b      	mov	r3, r5
 800d470:	f7f3 f86a 	bl	8000548 <__aeabi_dmul>
 800d474:	a32c      	add	r3, pc, #176	; (adr r3, 800d528 <__ieee754_acos+0x2c8>)
 800d476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d47a:	f7f2 feaf 	bl	80001dc <__adddf3>
 800d47e:	4622      	mov	r2, r4
 800d480:	462b      	mov	r3, r5
 800d482:	f7f3 f861 	bl	8000548 <__aeabi_dmul>
 800d486:	a32a      	add	r3, pc, #168	; (adr r3, 800d530 <__ieee754_acos+0x2d0>)
 800d488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d48c:	f7f2 fea4 	bl	80001d8 <__aeabi_dsub>
 800d490:	4622      	mov	r2, r4
 800d492:	462b      	mov	r3, r5
 800d494:	f7f3 f858 	bl	8000548 <__aeabi_dmul>
 800d498:	2200      	movs	r2, #0
 800d49a:	4b2e      	ldr	r3, [pc, #184]	; (800d554 <__ieee754_acos+0x2f4>)
 800d49c:	f7f2 fe9e 	bl	80001dc <__adddf3>
 800d4a0:	4602      	mov	r2, r0
 800d4a2:	460b      	mov	r3, r1
 800d4a4:	4640      	mov	r0, r8
 800d4a6:	4649      	mov	r1, r9
 800d4a8:	f7f3 f978 	bl	800079c <__aeabi_ddiv>
 800d4ac:	4632      	mov	r2, r6
 800d4ae:	463b      	mov	r3, r7
 800d4b0:	f7f3 f84a 	bl	8000548 <__aeabi_dmul>
 800d4b4:	a320      	add	r3, pc, #128	; (adr r3, 800d538 <__ieee754_acos+0x2d8>)
 800d4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ba:	f7f2 fe8d 	bl	80001d8 <__aeabi_dsub>
 800d4be:	4632      	mov	r2, r6
 800d4c0:	463b      	mov	r3, r7
 800d4c2:	f7f2 fe8b 	bl	80001dc <__adddf3>
 800d4c6:	4602      	mov	r2, r0
 800d4c8:	460b      	mov	r3, r1
 800d4ca:	f7f2 fe87 	bl	80001dc <__adddf3>
 800d4ce:	4602      	mov	r2, r0
 800d4d0:	460b      	mov	r3, r1
 800d4d2:	a103      	add	r1, pc, #12	; (adr r1, 800d4e0 <__ieee754_acos+0x280>)
 800d4d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4d8:	e76f      	b.n	800d3ba <__ieee754_acos+0x15a>
 800d4da:	bf00      	nop
 800d4dc:	f3af 8000 	nop.w
 800d4e0:	54442d18 	.word	0x54442d18
 800d4e4:	400921fb 	.word	0x400921fb
 800d4e8:	0dfdf709 	.word	0x0dfdf709
 800d4ec:	3f023de1 	.word	0x3f023de1
 800d4f0:	7501b288 	.word	0x7501b288
 800d4f4:	3f49efe0 	.word	0x3f49efe0
 800d4f8:	b5688f3b 	.word	0xb5688f3b
 800d4fc:	3fa48228 	.word	0x3fa48228
 800d500:	0e884455 	.word	0x0e884455
 800d504:	3fc9c155 	.word	0x3fc9c155
 800d508:	03eb6f7d 	.word	0x03eb6f7d
 800d50c:	3fd4d612 	.word	0x3fd4d612
 800d510:	55555555 	.word	0x55555555
 800d514:	3fc55555 	.word	0x3fc55555
 800d518:	b12e9282 	.word	0xb12e9282
 800d51c:	3fb3b8c5 	.word	0x3fb3b8c5
 800d520:	1b8d0159 	.word	0x1b8d0159
 800d524:	3fe6066c 	.word	0x3fe6066c
 800d528:	9c598ac8 	.word	0x9c598ac8
 800d52c:	40002ae5 	.word	0x40002ae5
 800d530:	1c8a2d4b 	.word	0x1c8a2d4b
 800d534:	40033a27 	.word	0x40033a27
 800d538:	33145c07 	.word	0x33145c07
 800d53c:	3c91a626 	.word	0x3c91a626
 800d540:	54442d18 	.word	0x54442d18
 800d544:	3ff921fb 	.word	0x3ff921fb
 800d548:	3fefffff 	.word	0x3fefffff
 800d54c:	3fdfffff 	.word	0x3fdfffff
 800d550:	3c600000 	.word	0x3c600000
 800d554:	3ff00000 	.word	0x3ff00000
 800d558:	3fe00000 	.word	0x3fe00000
 800d55c:	ee10 2a10 	vmov	r2, s0
 800d560:	462b      	mov	r3, r5
 800d562:	2000      	movs	r0, #0
 800d564:	496a      	ldr	r1, [pc, #424]	; (800d710 <__ieee754_acos+0x4b0>)
 800d566:	f7f2 fe37 	bl	80001d8 <__aeabi_dsub>
 800d56a:	2200      	movs	r2, #0
 800d56c:	4b69      	ldr	r3, [pc, #420]	; (800d714 <__ieee754_acos+0x4b4>)
 800d56e:	f7f2 ffeb 	bl	8000548 <__aeabi_dmul>
 800d572:	4604      	mov	r4, r0
 800d574:	460d      	mov	r5, r1
 800d576:	ec45 4b10 	vmov	d0, r4, r5
 800d57a:	f000 f9df 	bl	800d93c <__ieee754_sqrt>
 800d57e:	a34e      	add	r3, pc, #312	; (adr r3, 800d6b8 <__ieee754_acos+0x458>)
 800d580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d584:	4620      	mov	r0, r4
 800d586:	4629      	mov	r1, r5
 800d588:	ec59 8b10 	vmov	r8, r9, d0
 800d58c:	f7f2 ffdc 	bl	8000548 <__aeabi_dmul>
 800d590:	a34b      	add	r3, pc, #300	; (adr r3, 800d6c0 <__ieee754_acos+0x460>)
 800d592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d596:	f7f2 fe21 	bl	80001dc <__adddf3>
 800d59a:	4622      	mov	r2, r4
 800d59c:	462b      	mov	r3, r5
 800d59e:	f7f2 ffd3 	bl	8000548 <__aeabi_dmul>
 800d5a2:	a349      	add	r3, pc, #292	; (adr r3, 800d6c8 <__ieee754_acos+0x468>)
 800d5a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5a8:	f7f2 fe16 	bl	80001d8 <__aeabi_dsub>
 800d5ac:	4622      	mov	r2, r4
 800d5ae:	462b      	mov	r3, r5
 800d5b0:	f7f2 ffca 	bl	8000548 <__aeabi_dmul>
 800d5b4:	a346      	add	r3, pc, #280	; (adr r3, 800d6d0 <__ieee754_acos+0x470>)
 800d5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ba:	f7f2 fe0f 	bl	80001dc <__adddf3>
 800d5be:	4622      	mov	r2, r4
 800d5c0:	462b      	mov	r3, r5
 800d5c2:	f7f2 ffc1 	bl	8000548 <__aeabi_dmul>
 800d5c6:	a344      	add	r3, pc, #272	; (adr r3, 800d6d8 <__ieee754_acos+0x478>)
 800d5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5cc:	f7f2 fe04 	bl	80001d8 <__aeabi_dsub>
 800d5d0:	4622      	mov	r2, r4
 800d5d2:	462b      	mov	r3, r5
 800d5d4:	f7f2 ffb8 	bl	8000548 <__aeabi_dmul>
 800d5d8:	a341      	add	r3, pc, #260	; (adr r3, 800d6e0 <__ieee754_acos+0x480>)
 800d5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5de:	f7f2 fdfd 	bl	80001dc <__adddf3>
 800d5e2:	4622      	mov	r2, r4
 800d5e4:	462b      	mov	r3, r5
 800d5e6:	f7f2 ffaf 	bl	8000548 <__aeabi_dmul>
 800d5ea:	a33f      	add	r3, pc, #252	; (adr r3, 800d6e8 <__ieee754_acos+0x488>)
 800d5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5f0:	4682      	mov	sl, r0
 800d5f2:	468b      	mov	fp, r1
 800d5f4:	4620      	mov	r0, r4
 800d5f6:	4629      	mov	r1, r5
 800d5f8:	f7f2 ffa6 	bl	8000548 <__aeabi_dmul>
 800d5fc:	a33c      	add	r3, pc, #240	; (adr r3, 800d6f0 <__ieee754_acos+0x490>)
 800d5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d602:	f7f2 fde9 	bl	80001d8 <__aeabi_dsub>
 800d606:	4622      	mov	r2, r4
 800d608:	462b      	mov	r3, r5
 800d60a:	f7f2 ff9d 	bl	8000548 <__aeabi_dmul>
 800d60e:	a33a      	add	r3, pc, #232	; (adr r3, 800d6f8 <__ieee754_acos+0x498>)
 800d610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d614:	f7f2 fde2 	bl	80001dc <__adddf3>
 800d618:	4622      	mov	r2, r4
 800d61a:	462b      	mov	r3, r5
 800d61c:	f7f2 ff94 	bl	8000548 <__aeabi_dmul>
 800d620:	a337      	add	r3, pc, #220	; (adr r3, 800d700 <__ieee754_acos+0x4a0>)
 800d622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d626:	f7f2 fdd7 	bl	80001d8 <__aeabi_dsub>
 800d62a:	4622      	mov	r2, r4
 800d62c:	462b      	mov	r3, r5
 800d62e:	f7f2 ff8b 	bl	8000548 <__aeabi_dmul>
 800d632:	2200      	movs	r2, #0
 800d634:	4b36      	ldr	r3, [pc, #216]	; (800d710 <__ieee754_acos+0x4b0>)
 800d636:	f7f2 fdd1 	bl	80001dc <__adddf3>
 800d63a:	4602      	mov	r2, r0
 800d63c:	460b      	mov	r3, r1
 800d63e:	4650      	mov	r0, sl
 800d640:	4659      	mov	r1, fp
 800d642:	f7f3 f8ab 	bl	800079c <__aeabi_ddiv>
 800d646:	4642      	mov	r2, r8
 800d648:	464b      	mov	r3, r9
 800d64a:	f7f2 ff7d 	bl	8000548 <__aeabi_dmul>
 800d64e:	2600      	movs	r6, #0
 800d650:	4682      	mov	sl, r0
 800d652:	468b      	mov	fp, r1
 800d654:	4632      	mov	r2, r6
 800d656:	464b      	mov	r3, r9
 800d658:	4630      	mov	r0, r6
 800d65a:	4649      	mov	r1, r9
 800d65c:	f7f2 ff74 	bl	8000548 <__aeabi_dmul>
 800d660:	4602      	mov	r2, r0
 800d662:	460b      	mov	r3, r1
 800d664:	4620      	mov	r0, r4
 800d666:	4629      	mov	r1, r5
 800d668:	f7f2 fdb6 	bl	80001d8 <__aeabi_dsub>
 800d66c:	4632      	mov	r2, r6
 800d66e:	4604      	mov	r4, r0
 800d670:	460d      	mov	r5, r1
 800d672:	464b      	mov	r3, r9
 800d674:	4640      	mov	r0, r8
 800d676:	4649      	mov	r1, r9
 800d678:	f7f2 fdb0 	bl	80001dc <__adddf3>
 800d67c:	4602      	mov	r2, r0
 800d67e:	460b      	mov	r3, r1
 800d680:	4620      	mov	r0, r4
 800d682:	4629      	mov	r1, r5
 800d684:	f7f3 f88a 	bl	800079c <__aeabi_ddiv>
 800d688:	4602      	mov	r2, r0
 800d68a:	460b      	mov	r3, r1
 800d68c:	4650      	mov	r0, sl
 800d68e:	4659      	mov	r1, fp
 800d690:	f7f2 fda4 	bl	80001dc <__adddf3>
 800d694:	4632      	mov	r2, r6
 800d696:	464b      	mov	r3, r9
 800d698:	f7f2 fda0 	bl	80001dc <__adddf3>
 800d69c:	4602      	mov	r2, r0
 800d69e:	460b      	mov	r3, r1
 800d6a0:	f7f2 fd9c 	bl	80001dc <__adddf3>
 800d6a4:	e5f1      	b.n	800d28a <__ieee754_acos+0x2a>
 800d6a6:	2000      	movs	r0, #0
 800d6a8:	2100      	movs	r1, #0
 800d6aa:	e5ee      	b.n	800d28a <__ieee754_acos+0x2a>
 800d6ac:	a116      	add	r1, pc, #88	; (adr r1, 800d708 <__ieee754_acos+0x4a8>)
 800d6ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d6b2:	e5ea      	b.n	800d28a <__ieee754_acos+0x2a>
 800d6b4:	f3af 8000 	nop.w
 800d6b8:	0dfdf709 	.word	0x0dfdf709
 800d6bc:	3f023de1 	.word	0x3f023de1
 800d6c0:	7501b288 	.word	0x7501b288
 800d6c4:	3f49efe0 	.word	0x3f49efe0
 800d6c8:	b5688f3b 	.word	0xb5688f3b
 800d6cc:	3fa48228 	.word	0x3fa48228
 800d6d0:	0e884455 	.word	0x0e884455
 800d6d4:	3fc9c155 	.word	0x3fc9c155
 800d6d8:	03eb6f7d 	.word	0x03eb6f7d
 800d6dc:	3fd4d612 	.word	0x3fd4d612
 800d6e0:	55555555 	.word	0x55555555
 800d6e4:	3fc55555 	.word	0x3fc55555
 800d6e8:	b12e9282 	.word	0xb12e9282
 800d6ec:	3fb3b8c5 	.word	0x3fb3b8c5
 800d6f0:	1b8d0159 	.word	0x1b8d0159
 800d6f4:	3fe6066c 	.word	0x3fe6066c
 800d6f8:	9c598ac8 	.word	0x9c598ac8
 800d6fc:	40002ae5 	.word	0x40002ae5
 800d700:	1c8a2d4b 	.word	0x1c8a2d4b
 800d704:	40033a27 	.word	0x40033a27
 800d708:	54442d18 	.word	0x54442d18
 800d70c:	3ff921fb 	.word	0x3ff921fb
 800d710:	3ff00000 	.word	0x3ff00000
 800d714:	3fe00000 	.word	0x3fe00000

0800d718 <__ieee754_fmod>:
 800d718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d71c:	ec53 2b11 	vmov	r2, r3, d1
 800d720:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 800d724:	ea5e 0402 	orrs.w	r4, lr, r2
 800d728:	ec51 0b10 	vmov	r0, r1, d0
 800d72c:	461e      	mov	r6, r3
 800d72e:	ee11 5a10 	vmov	r5, s2
 800d732:	4694      	mov	ip, r2
 800d734:	d00c      	beq.n	800d750 <__ieee754_fmod+0x38>
 800d736:	4c7a      	ldr	r4, [pc, #488]	; (800d920 <__ieee754_fmod+0x208>)
 800d738:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800d73c:	45a0      	cmp	r8, r4
 800d73e:	4689      	mov	r9, r1
 800d740:	dc06      	bgt.n	800d750 <__ieee754_fmod+0x38>
 800d742:	4254      	negs	r4, r2
 800d744:	4314      	orrs	r4, r2
 800d746:	4f77      	ldr	r7, [pc, #476]	; (800d924 <__ieee754_fmod+0x20c>)
 800d748:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 800d74c:	42bc      	cmp	r4, r7
 800d74e:	d909      	bls.n	800d764 <__ieee754_fmod+0x4c>
 800d750:	f7f2 fefa 	bl	8000548 <__aeabi_dmul>
 800d754:	4602      	mov	r2, r0
 800d756:	460b      	mov	r3, r1
 800d758:	f7f3 f820 	bl	800079c <__aeabi_ddiv>
 800d75c:	ec41 0b10 	vmov	d0, r0, r1
 800d760:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d764:	45f0      	cmp	r8, lr
 800d766:	ee10 2a10 	vmov	r2, s0
 800d76a:	4607      	mov	r7, r0
 800d76c:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 800d770:	dc0a      	bgt.n	800d788 <__ieee754_fmod+0x70>
 800d772:	dbf3      	blt.n	800d75c <__ieee754_fmod+0x44>
 800d774:	42a8      	cmp	r0, r5
 800d776:	d3f1      	bcc.n	800d75c <__ieee754_fmod+0x44>
 800d778:	d106      	bne.n	800d788 <__ieee754_fmod+0x70>
 800d77a:	496b      	ldr	r1, [pc, #428]	; (800d928 <__ieee754_fmod+0x210>)
 800d77c:	0fe4      	lsrs	r4, r4, #31
 800d77e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800d782:	e9d4 0100 	ldrd	r0, r1, [r4]
 800d786:	e7e9      	b.n	800d75c <__ieee754_fmod+0x44>
 800d788:	4b68      	ldr	r3, [pc, #416]	; (800d92c <__ieee754_fmod+0x214>)
 800d78a:	4598      	cmp	r8, r3
 800d78c:	dc49      	bgt.n	800d822 <__ieee754_fmod+0x10a>
 800d78e:	f1b8 0f00 	cmp.w	r8, #0
 800d792:	d13d      	bne.n	800d810 <__ieee754_fmod+0xf8>
 800d794:	4866      	ldr	r0, [pc, #408]	; (800d930 <__ieee754_fmod+0x218>)
 800d796:	4611      	mov	r1, r2
 800d798:	2900      	cmp	r1, #0
 800d79a:	dc36      	bgt.n	800d80a <__ieee754_fmod+0xf2>
 800d79c:	459e      	cmp	lr, r3
 800d79e:	dc51      	bgt.n	800d844 <__ieee754_fmod+0x12c>
 800d7a0:	f1be 0f00 	cmp.w	lr, #0
 800d7a4:	d145      	bne.n	800d832 <__ieee754_fmod+0x11a>
 800d7a6:	4b62      	ldr	r3, [pc, #392]	; (800d930 <__ieee754_fmod+0x218>)
 800d7a8:	4629      	mov	r1, r5
 800d7aa:	2900      	cmp	r1, #0
 800d7ac:	dc3e      	bgt.n	800d82c <__ieee754_fmod+0x114>
 800d7ae:	4961      	ldr	r1, [pc, #388]	; (800d934 <__ieee754_fmod+0x21c>)
 800d7b0:	4288      	cmp	r0, r1
 800d7b2:	db4c      	blt.n	800d84e <__ieee754_fmod+0x136>
 800d7b4:	f3c9 0113 	ubfx	r1, r9, #0, #20
 800d7b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d7bc:	4a5d      	ldr	r2, [pc, #372]	; (800d934 <__ieee754_fmod+0x21c>)
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	db59      	blt.n	800d876 <__ieee754_fmod+0x15e>
 800d7c2:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800d7c6:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800d7ca:	1ac0      	subs	r0, r0, r3
 800d7cc:	1b8a      	subs	r2, r1, r6
 800d7ce:	eba7 050c 	sub.w	r5, r7, ip
 800d7d2:	2800      	cmp	r0, #0
 800d7d4:	d166      	bne.n	800d8a4 <__ieee754_fmod+0x18c>
 800d7d6:	4567      	cmp	r7, ip
 800d7d8:	bf38      	it	cc
 800d7da:	f102 32ff 	addcc.w	r2, r2, #4294967295	; 0xffffffff
 800d7de:	2a00      	cmp	r2, #0
 800d7e0:	bfbc      	itt	lt
 800d7e2:	463d      	movlt	r5, r7
 800d7e4:	460a      	movlt	r2, r1
 800d7e6:	ea52 0105 	orrs.w	r1, r2, r5
 800d7ea:	d0c6      	beq.n	800d77a <__ieee754_fmod+0x62>
 800d7ec:	494f      	ldr	r1, [pc, #316]	; (800d92c <__ieee754_fmod+0x214>)
 800d7ee:	428a      	cmp	r2, r1
 800d7f0:	dd6d      	ble.n	800d8ce <__ieee754_fmod+0x1b6>
 800d7f2:	4950      	ldr	r1, [pc, #320]	; (800d934 <__ieee754_fmod+0x21c>)
 800d7f4:	428b      	cmp	r3, r1
 800d7f6:	db70      	blt.n	800d8da <__ieee754_fmod+0x1c2>
 800d7f8:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 800d7fc:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800d800:	4314      	orrs	r4, r2
 800d802:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 800d806:	4628      	mov	r0, r5
 800d808:	e7a8      	b.n	800d75c <__ieee754_fmod+0x44>
 800d80a:	3801      	subs	r0, #1
 800d80c:	0049      	lsls	r1, r1, #1
 800d80e:	e7c3      	b.n	800d798 <__ieee754_fmod+0x80>
 800d810:	4848      	ldr	r0, [pc, #288]	; (800d934 <__ieee754_fmod+0x21c>)
 800d812:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 800d816:	0049      	lsls	r1, r1, #1
 800d818:	2900      	cmp	r1, #0
 800d81a:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 800d81e:	dcfa      	bgt.n	800d816 <__ieee754_fmod+0xfe>
 800d820:	e7bc      	b.n	800d79c <__ieee754_fmod+0x84>
 800d822:	ea4f 5028 	mov.w	r0, r8, asr #20
 800d826:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800d82a:	e7b7      	b.n	800d79c <__ieee754_fmod+0x84>
 800d82c:	3b01      	subs	r3, #1
 800d82e:	0049      	lsls	r1, r1, #1
 800d830:	e7bb      	b.n	800d7aa <__ieee754_fmod+0x92>
 800d832:	4b40      	ldr	r3, [pc, #256]	; (800d934 <__ieee754_fmod+0x21c>)
 800d834:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 800d838:	0049      	lsls	r1, r1, #1
 800d83a:	2900      	cmp	r1, #0
 800d83c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800d840:	dcfa      	bgt.n	800d838 <__ieee754_fmod+0x120>
 800d842:	e7b4      	b.n	800d7ae <__ieee754_fmod+0x96>
 800d844:	ea4f 532e 	mov.w	r3, lr, asr #20
 800d848:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d84c:	e7af      	b.n	800d7ae <__ieee754_fmod+0x96>
 800d84e:	1a0f      	subs	r7, r1, r0
 800d850:	2f1f      	cmp	r7, #31
 800d852:	dc0a      	bgt.n	800d86a <__ieee754_fmod+0x152>
 800d854:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 800d858:	fa08 f807 	lsl.w	r8, r8, r7
 800d85c:	fa22 f101 	lsr.w	r1, r2, r1
 800d860:	ea41 0108 	orr.w	r1, r1, r8
 800d864:	fa02 f707 	lsl.w	r7, r2, r7
 800d868:	e7a8      	b.n	800d7bc <__ieee754_fmod+0xa4>
 800d86a:	4933      	ldr	r1, [pc, #204]	; (800d938 <__ieee754_fmod+0x220>)
 800d86c:	1a09      	subs	r1, r1, r0
 800d86e:	fa02 f101 	lsl.w	r1, r2, r1
 800d872:	2700      	movs	r7, #0
 800d874:	e7a2      	b.n	800d7bc <__ieee754_fmod+0xa4>
 800d876:	eba2 0c03 	sub.w	ip, r2, r3
 800d87a:	f1bc 0f1f 	cmp.w	ip, #31
 800d87e:	dc0a      	bgt.n	800d896 <__ieee754_fmod+0x17e>
 800d880:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 800d884:	fa0e fe0c 	lsl.w	lr, lr, ip
 800d888:	fa25 f606 	lsr.w	r6, r5, r6
 800d88c:	ea46 060e 	orr.w	r6, r6, lr
 800d890:	fa05 fc0c 	lsl.w	ip, r5, ip
 800d894:	e799      	b.n	800d7ca <__ieee754_fmod+0xb2>
 800d896:	4e28      	ldr	r6, [pc, #160]	; (800d938 <__ieee754_fmod+0x220>)
 800d898:	1af6      	subs	r6, r6, r3
 800d89a:	fa05 f606 	lsl.w	r6, r5, r6
 800d89e:	f04f 0c00 	mov.w	ip, #0
 800d8a2:	e792      	b.n	800d7ca <__ieee754_fmod+0xb2>
 800d8a4:	4567      	cmp	r7, ip
 800d8a6:	bf38      	it	cc
 800d8a8:	f102 32ff 	addcc.w	r2, r2, #4294967295	; 0xffffffff
 800d8ac:	2a00      	cmp	r2, #0
 800d8ae:	da05      	bge.n	800d8bc <__ieee754_fmod+0x1a4>
 800d8b0:	0ffa      	lsrs	r2, r7, #31
 800d8b2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800d8b6:	007f      	lsls	r7, r7, #1
 800d8b8:	3801      	subs	r0, #1
 800d8ba:	e787      	b.n	800d7cc <__ieee754_fmod+0xb4>
 800d8bc:	ea52 0105 	orrs.w	r1, r2, r5
 800d8c0:	f43f af5b 	beq.w	800d77a <__ieee754_fmod+0x62>
 800d8c4:	0fe9      	lsrs	r1, r5, #31
 800d8c6:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800d8ca:	006f      	lsls	r7, r5, #1
 800d8cc:	e7f4      	b.n	800d8b8 <__ieee754_fmod+0x1a0>
 800d8ce:	0fe8      	lsrs	r0, r5, #31
 800d8d0:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800d8d4:	006d      	lsls	r5, r5, #1
 800d8d6:	3b01      	subs	r3, #1
 800d8d8:	e789      	b.n	800d7ee <__ieee754_fmod+0xd6>
 800d8da:	1ac9      	subs	r1, r1, r3
 800d8dc:	2914      	cmp	r1, #20
 800d8de:	dc0a      	bgt.n	800d8f6 <__ieee754_fmod+0x1de>
 800d8e0:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800d8e4:	fa02 f303 	lsl.w	r3, r2, r3
 800d8e8:	40cd      	lsrs	r5, r1
 800d8ea:	432b      	orrs	r3, r5
 800d8ec:	410a      	asrs	r2, r1
 800d8ee:	ea42 0104 	orr.w	r1, r2, r4
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	e732      	b.n	800d75c <__ieee754_fmod+0x44>
 800d8f6:	291f      	cmp	r1, #31
 800d8f8:	dc07      	bgt.n	800d90a <__ieee754_fmod+0x1f2>
 800d8fa:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800d8fe:	40cd      	lsrs	r5, r1
 800d900:	fa02 f303 	lsl.w	r3, r2, r3
 800d904:	432b      	orrs	r3, r5
 800d906:	4622      	mov	r2, r4
 800d908:	e7f1      	b.n	800d8ee <__ieee754_fmod+0x1d6>
 800d90a:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800d90e:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800d912:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800d916:	33e2      	adds	r3, #226	; 0xe2
 800d918:	fa42 f303 	asr.w	r3, r2, r3
 800d91c:	e7f3      	b.n	800d906 <__ieee754_fmod+0x1ee>
 800d91e:	bf00      	nop
 800d920:	7fefffff 	.word	0x7fefffff
 800d924:	7ff00000 	.word	0x7ff00000
 800d928:	0800e3a8 	.word	0x0800e3a8
 800d92c:	000fffff 	.word	0x000fffff
 800d930:	fffffbed 	.word	0xfffffbed
 800d934:	fffffc02 	.word	0xfffffc02
 800d938:	fffffbe2 	.word	0xfffffbe2

0800d93c <__ieee754_sqrt>:
 800d93c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d940:	4955      	ldr	r1, [pc, #340]	; (800da98 <__ieee754_sqrt+0x15c>)
 800d942:	ec55 4b10 	vmov	r4, r5, d0
 800d946:	43a9      	bics	r1, r5
 800d948:	462b      	mov	r3, r5
 800d94a:	462a      	mov	r2, r5
 800d94c:	d112      	bne.n	800d974 <__ieee754_sqrt+0x38>
 800d94e:	ee10 2a10 	vmov	r2, s0
 800d952:	ee10 0a10 	vmov	r0, s0
 800d956:	4629      	mov	r1, r5
 800d958:	f7f2 fdf6 	bl	8000548 <__aeabi_dmul>
 800d95c:	4602      	mov	r2, r0
 800d95e:	460b      	mov	r3, r1
 800d960:	4620      	mov	r0, r4
 800d962:	4629      	mov	r1, r5
 800d964:	f7f2 fc3a 	bl	80001dc <__adddf3>
 800d968:	4604      	mov	r4, r0
 800d96a:	460d      	mov	r5, r1
 800d96c:	ec45 4b10 	vmov	d0, r4, r5
 800d970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d974:	2d00      	cmp	r5, #0
 800d976:	ee10 0a10 	vmov	r0, s0
 800d97a:	4621      	mov	r1, r4
 800d97c:	dc0f      	bgt.n	800d99e <__ieee754_sqrt+0x62>
 800d97e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d982:	4330      	orrs	r0, r6
 800d984:	d0f2      	beq.n	800d96c <__ieee754_sqrt+0x30>
 800d986:	b155      	cbz	r5, 800d99e <__ieee754_sqrt+0x62>
 800d988:	ee10 2a10 	vmov	r2, s0
 800d98c:	4620      	mov	r0, r4
 800d98e:	4629      	mov	r1, r5
 800d990:	f7f2 fc22 	bl	80001d8 <__aeabi_dsub>
 800d994:	4602      	mov	r2, r0
 800d996:	460b      	mov	r3, r1
 800d998:	f7f2 ff00 	bl	800079c <__aeabi_ddiv>
 800d99c:	e7e4      	b.n	800d968 <__ieee754_sqrt+0x2c>
 800d99e:	151b      	asrs	r3, r3, #20
 800d9a0:	d073      	beq.n	800da8a <__ieee754_sqrt+0x14e>
 800d9a2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d9a6:	07dd      	lsls	r5, r3, #31
 800d9a8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800d9ac:	bf48      	it	mi
 800d9ae:	0fc8      	lsrmi	r0, r1, #31
 800d9b0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800d9b4:	bf44      	itt	mi
 800d9b6:	0049      	lslmi	r1, r1, #1
 800d9b8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800d9bc:	2500      	movs	r5, #0
 800d9be:	1058      	asrs	r0, r3, #1
 800d9c0:	0fcb      	lsrs	r3, r1, #31
 800d9c2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800d9c6:	0049      	lsls	r1, r1, #1
 800d9c8:	2316      	movs	r3, #22
 800d9ca:	462c      	mov	r4, r5
 800d9cc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800d9d0:	19a7      	adds	r7, r4, r6
 800d9d2:	4297      	cmp	r7, r2
 800d9d4:	bfde      	ittt	le
 800d9d6:	19bc      	addle	r4, r7, r6
 800d9d8:	1bd2      	suble	r2, r2, r7
 800d9da:	19ad      	addle	r5, r5, r6
 800d9dc:	0fcf      	lsrs	r7, r1, #31
 800d9de:	3b01      	subs	r3, #1
 800d9e0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800d9e4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d9e8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d9ec:	d1f0      	bne.n	800d9d0 <__ieee754_sqrt+0x94>
 800d9ee:	f04f 0c20 	mov.w	ip, #32
 800d9f2:	469e      	mov	lr, r3
 800d9f4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d9f8:	42a2      	cmp	r2, r4
 800d9fa:	eb06 070e 	add.w	r7, r6, lr
 800d9fe:	dc02      	bgt.n	800da06 <__ieee754_sqrt+0xca>
 800da00:	d112      	bne.n	800da28 <__ieee754_sqrt+0xec>
 800da02:	428f      	cmp	r7, r1
 800da04:	d810      	bhi.n	800da28 <__ieee754_sqrt+0xec>
 800da06:	2f00      	cmp	r7, #0
 800da08:	eb07 0e06 	add.w	lr, r7, r6
 800da0c:	da42      	bge.n	800da94 <__ieee754_sqrt+0x158>
 800da0e:	f1be 0f00 	cmp.w	lr, #0
 800da12:	db3f      	blt.n	800da94 <__ieee754_sqrt+0x158>
 800da14:	f104 0801 	add.w	r8, r4, #1
 800da18:	1b12      	subs	r2, r2, r4
 800da1a:	428f      	cmp	r7, r1
 800da1c:	bf88      	it	hi
 800da1e:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800da22:	1bc9      	subs	r1, r1, r7
 800da24:	4433      	add	r3, r6
 800da26:	4644      	mov	r4, r8
 800da28:	0052      	lsls	r2, r2, #1
 800da2a:	f1bc 0c01 	subs.w	ip, ip, #1
 800da2e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800da32:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800da36:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800da3a:	d1dd      	bne.n	800d9f8 <__ieee754_sqrt+0xbc>
 800da3c:	430a      	orrs	r2, r1
 800da3e:	d006      	beq.n	800da4e <__ieee754_sqrt+0x112>
 800da40:	1c5c      	adds	r4, r3, #1
 800da42:	bf13      	iteet	ne
 800da44:	3301      	addne	r3, #1
 800da46:	3501      	addeq	r5, #1
 800da48:	4663      	moveq	r3, ip
 800da4a:	f023 0301 	bicne.w	r3, r3, #1
 800da4e:	106a      	asrs	r2, r5, #1
 800da50:	085b      	lsrs	r3, r3, #1
 800da52:	07e9      	lsls	r1, r5, #31
 800da54:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800da58:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800da5c:	bf48      	it	mi
 800da5e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800da62:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800da66:	461c      	mov	r4, r3
 800da68:	e780      	b.n	800d96c <__ieee754_sqrt+0x30>
 800da6a:	0aca      	lsrs	r2, r1, #11
 800da6c:	3815      	subs	r0, #21
 800da6e:	0549      	lsls	r1, r1, #21
 800da70:	2a00      	cmp	r2, #0
 800da72:	d0fa      	beq.n	800da6a <__ieee754_sqrt+0x12e>
 800da74:	02d6      	lsls	r6, r2, #11
 800da76:	d50a      	bpl.n	800da8e <__ieee754_sqrt+0x152>
 800da78:	f1c3 0420 	rsb	r4, r3, #32
 800da7c:	fa21 f404 	lsr.w	r4, r1, r4
 800da80:	1e5d      	subs	r5, r3, #1
 800da82:	4099      	lsls	r1, r3
 800da84:	4322      	orrs	r2, r4
 800da86:	1b43      	subs	r3, r0, r5
 800da88:	e78b      	b.n	800d9a2 <__ieee754_sqrt+0x66>
 800da8a:	4618      	mov	r0, r3
 800da8c:	e7f0      	b.n	800da70 <__ieee754_sqrt+0x134>
 800da8e:	0052      	lsls	r2, r2, #1
 800da90:	3301      	adds	r3, #1
 800da92:	e7ef      	b.n	800da74 <__ieee754_sqrt+0x138>
 800da94:	46a0      	mov	r8, r4
 800da96:	e7bf      	b.n	800da18 <__ieee754_sqrt+0xdc>
 800da98:	7ff00000 	.word	0x7ff00000

0800da9c <matherr>:
 800da9c:	2000      	movs	r0, #0
 800da9e:	4770      	bx	lr

0800daa0 <nan>:
 800daa0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800daa8 <nan+0x8>
 800daa4:	4770      	bx	lr
 800daa6:	bf00      	nop
 800daa8:	00000000 	.word	0x00000000
 800daac:	7ff80000 	.word	0x7ff80000

0800dab0 <_init>:
 800dab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dab2:	bf00      	nop
 800dab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dab6:	bc08      	pop	{r3}
 800dab8:	469e      	mov	lr, r3
 800daba:	4770      	bx	lr

0800dabc <_fini>:
 800dabc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dabe:	bf00      	nop
 800dac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dac2:	bc08      	pop	{r3}
 800dac4:	469e      	mov	lr, r3
 800dac6:	4770      	bx	lr
