/*
 * Samsung EXYNOS FIMC-IS (Imaging Subsystem) driver
 *
 * Copyright (C) 2014 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include "is-hw-3aa.h"
#include "is-hw-mcscaler-v3.h"
#include "is-hw-isp.h"
#include "is-err.h"
#include "is-votfmgr.h"
#include "is-hw-yuvpp.h"

extern struct is_lib_support gPtr_lib_support;

static int __nocfi is_hw_isp_open(struct is_hw_ip *hw_ip, u32 instance,
	struct is_group *group)
{
	int ret = 0;
	struct is_hw_isp *hw_isp = NULL;

	FIMC_BUG(!hw_ip);

	if (test_bit(HW_OPEN, &hw_ip->state))
		return 0;

	frame_manager_probe(hw_ip->framemgr, hw_ip->id, "HWISP");
	frame_manager_open(hw_ip->framemgr, IS_MAX_HW_FRAME);

	hw_ip->priv_info = vzalloc(sizeof(struct is_hw_isp));
	if (!hw_ip->priv_info) {
		mserr_hw("hw_ip->priv_info(null)", instance, hw_ip);
		ret = -ENOMEM;
		goto err_alloc;
	}

	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;

	is_fpsimd_get_func();
	ret = get_lib_func(LIB_FUNC_ISP, (void **)&hw_isp->lib_func);
	is_fpsimd_put_func();

	if (hw_isp->lib_func == NULL) {
		mserr_hw("hw_isp->lib_func(null)", instance, hw_ip);
		is_load_clear();
		ret = -EINVAL;
		goto err_lib_func;
	}
	msinfo_hw("get_lib_func is set\n", instance, hw_ip);

	hw_isp->lib_support = &gPtr_lib_support;
	hw_isp->lib[instance].func = hw_isp->lib_func;

	ret = is_lib_isp_chain_create(hw_ip, &hw_isp->lib[instance], instance);
	if (ret) {
		mserr_hw("chain create fail", instance, hw_ip);
		ret = -EINVAL;
		goto err_chain_create;
	}

	set_bit(HW_OPEN, &hw_ip->state);
	msdbg_hw(2, "open: [G:0x%x], framemgr[%s]", instance, hw_ip,
		GROUP_ID(group->id), hw_ip->framemgr->name);

	return 0;

err_chain_create:
err_lib_func:
	vfree(hw_ip->priv_info);
	hw_ip->priv_info = NULL;
err_alloc:
	frame_manager_close(hw_ip->framemgr);
	return ret;
}

static int is_hw_isp_init(struct is_hw_ip *hw_ip, u32 instance,
	struct is_group *group, bool flag, u32 module_id)
{
	int ret = 0;
	struct is_hw_isp *hw_isp = NULL;

	FIMC_BUG(!hw_ip);
	FIMC_BUG(!hw_ip->priv_info);
	FIMC_BUG(!group);

	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;

	hw_isp->lib[instance].object = NULL;
	hw_isp->lib[instance].func   = hw_isp->lib_func;
	hw_isp->param_set[instance].reprocessing = flag;

	if (hw_isp->lib[instance].object != NULL) {
		msdbg_hw(2, "object is already created\n", instance, hw_ip);
	} else {
		ret = is_lib_isp_object_create(hw_ip, &hw_isp->lib[instance],
				instance, (u32)flag, module_id);
		if (ret) {
			mserr_hw("object create fail", instance, hw_ip);
			return -EINVAL;
		}
	}

	set_bit(HW_INIT, &hw_ip->state);
	return ret;
}

static int is_hw_isp_deinit(struct is_hw_ip *hw_ip, u32 instance)
{
	int ret = 0;
	struct is_hw_isp *hw_isp;

	FIMC_BUG(!hw_ip);
	FIMC_BUG(!hw_ip->priv_info);

	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;

	is_lib_isp_object_destroy(hw_ip, &hw_isp->lib[instance], instance);
	hw_isp->lib[instance].object = NULL;

	return ret;
}

static int is_hw_isp_close(struct is_hw_ip *hw_ip, u32 instance)
{
	int ret = 0;
	struct is_hw_isp *hw_isp;

	FIMC_BUG(!hw_ip);

	if (!test_bit(HW_OPEN, &hw_ip->state))
		return 0;

	FIMC_BUG(!hw_ip->priv_info);
	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;
	FIMC_BUG(!hw_isp->lib_support);

	is_lib_isp_chain_destroy(hw_ip, &hw_isp->lib[instance], instance);
	vfree(hw_ip->priv_info);
	hw_ip->priv_info = NULL;
	frame_manager_close(hw_ip->framemgr);

	clear_bit(HW_OPEN, &hw_ip->state);

	return ret;
}

static int is_hw_isp_enable(struct is_hw_ip *hw_ip, u32 instance, ulong hw_map)
{
	int ret = 0;

	FIMC_BUG(!hw_ip);

	if (!test_bit_variables(hw_ip->id, &hw_map))
		return 0;

	if (!test_bit(HW_INIT, &hw_ip->state)) {
		mserr_hw("not initialized!!", instance, hw_ip);
		return -EINVAL;
	}

	atomic_inc(&hw_ip->run_rsccount);
	set_bit(HW_RUN, &hw_ip->state);

	return ret;
}

static int is_hw_isp_disable(struct is_hw_ip *hw_ip, u32 instance, ulong hw_map)
{
	int ret = 0;
	long timetowait;
	struct is_hw_isp *hw_isp;
	struct isp_param_set *param_set;

	FIMC_BUG(!hw_ip);

	if (!test_bit_variables(hw_ip->id, &hw_map))
		return 0;

	if (!test_bit(HW_INIT, &hw_ip->state)) {
		mserr_hw("not initialized!!", instance, hw_ip);
		return -EINVAL;
	}

	msinfo_hw("isp_disable: Vvalid(%d)\n", instance, hw_ip,
		atomic_read(&hw_ip->status.Vvalid));

	FIMC_BUG(!hw_ip->priv_info);
	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;
	param_set = &hw_isp->param_set[instance];

	timetowait = wait_event_timeout(hw_ip->status.wait_queue,
		!atomic_read(&hw_ip->status.Vvalid),
		IS_HW_STOP_TIMEOUT);

	if (!timetowait) {
		mserr_hw("wait FRAME_END timeout (%ld)", instance,
			hw_ip, timetowait);
		ret = -ETIME;
	}

	param_set->fcount = 0;
	if (test_bit(HW_RUN, &hw_ip->state)) {
		/* TODO: need to kthread_flush when isp use task */
		is_lib_isp_stop(hw_ip, &hw_isp->lib[instance], instance);
	} else {
		msdbg_hw(2, "already disabled\n", instance, hw_ip);
	}

	if (atomic_dec_return(&hw_ip->run_rsccount) > 0)
		return 0;

	clear_bit(HW_RUN, &hw_ip->state);
	clear_bit(HW_CONFIG, &hw_ip->state);

	return ret;
}

int is_hw_isp_set_yuv_range(struct is_hw_ip *hw_ip,
	struct isp_param_set *param_set, u32 fcount, ulong hw_map)
{
	int ret = 0;
	struct is_hw_ip *hw_ip_mcsc = NULL;
	struct is_hw_mcsc *hw_mcsc = NULL;
	enum is_hardware_id hw_id = DEV_HW_END;
	int hw_slot = 0;
	int yuv_range = 0; /* 0: FULL, 1: NARROW */

#if !defined(USE_YUV_RANGE_BY_ISP)
	return 0;
#endif
	if (test_bit(DEV_HW_MCSC0, &hw_map))
		hw_id = DEV_HW_MCSC0;
	else if (test_bit(DEV_HW_MCSC1, &hw_map))
		hw_id = DEV_HW_MCSC1;

	hw_slot = is_hw_slot_id(hw_id);
	if (valid_hw_slot_id(hw_slot)) {
		hw_ip_mcsc = &hw_ip->hardware->hw_ip[hw_slot];
		FIMC_BUG(!hw_ip_mcsc->priv_info);
		hw_mcsc = (struct is_hw_mcsc *)hw_ip_mcsc->priv_info;
		yuv_range = hw_mcsc->yuv_range;
	}

	if (yuv_range == SCALER_OUTPUT_YUV_RANGE_NARROW) {
		switch (param_set->otf_output.format) {
		case OTF_OUTPUT_FORMAT_YUV444:
			param_set->otf_output.format = OTF_OUTPUT_FORMAT_YUV444_TRUNCATED;
			break;
		case OTF_OUTPUT_FORMAT_YUV422:
			param_set->otf_output.format = OTF_OUTPUT_FORMAT_YUV422_TRUNCATED;
			break;
		default:
			break;
		}

		switch (param_set->dma_output_yuv.format) {
		case DMA_INOUT_FORMAT_YUV444:
			param_set->dma_output_yuv.format = DMA_INOUT_FORMAT_YUV444_TRUNCATED;
			break;
		case DMA_INOUT_FORMAT_YUV422:
			param_set->dma_output_yuv.format = DMA_INOUT_FORMAT_YUV422_TRUNCATED;
			break;
		default:
			break;
		}
	}

	dbg_hw(2, "[%d][F:%d]%s: OTF[%d]%s(%d), DMA[%d]%s(%d)\n",
		param_set->instance_id, fcount, __func__,
		param_set->otf_output.cmd,
		(param_set->otf_output.format >= OTF_OUTPUT_FORMAT_YUV444_TRUNCATED ? "N" : "W"),
		param_set->otf_output.format,
		param_set->dma_output_yuv.cmd,
		(param_set->dma_output_yuv.format >= DMA_INOUT_FORMAT_YUV444_TRUNCATED ? "N" : "W"),
		param_set->dma_output_yuv.format);

	return ret;
}

static void is_hw_isp_update_param(struct is_hw_ip *hw_ip, struct is_region *region,
	struct isp_param_set *param_set, u32 lindex, u32 hindex, u32 instance)
{
	struct isp_param *param;

	FIMC_BUG_VOID(!region);
	FIMC_BUG_VOID(!param_set);

	param = &region->parameter.isp;
	param_set->instance_id = instance;

	/* check input */
	if (lindex & LOWBIT_OF(PARAM_ISP_OTF_INPUT)) {
		memcpy(&param_set->otf_input, &param->otf_input,
			sizeof(struct param_otf_input));
	}

	if (lindex & LOWBIT_OF(PARAM_ISP_VDMA1_INPUT)) {
		memcpy(&param_set->dma_input, &param->vdma1_input,
			sizeof(struct param_dma_input));
	}

#if defined(SOC_TNR_MERGER)
	if (lindex & LOWBIT_OF(PARAM_ISP_VDMA2_INPUT)) {
		memcpy(&param_set->prev_wgt_dma_input, &param->vdma2_input,
			sizeof(struct param_dma_input));
	}
#endif

	if (lindex & LOWBIT_OF(PARAM_ISP_VDMA3_INPUT)) {
		memcpy(&param_set->prev_dma_input, &param->vdma3_input,
			sizeof(struct param_dma_input));
	}

#if defined(SOC_MCFP)
	if (lindex & LOWBIT_OF(PARAM_ISP_MOTION_DMA_INPUT)) {
		memcpy(&param_set->motion_dma_input, &param->motion_dma_input,
			sizeof(struct param_dma_input));
	}

	if (lindex & LOWBIT_OF(PARAM_ISP_DRC_INPUT)) {
		memcpy(&param_set->dma_input_drcgrid, &param->drc_input,
			sizeof(struct param_dma_output));
	}
#endif

#if defined(ENABLE_RGB_REPROCESSING)
	if (lindex & LOWBIT_OF(PARAM_ISP_RGB_INPUT)) {
		memcpy(&param_set->dma_input_rgb, &param->rgb_input,
			sizeof(struct param_dma_input));
	}

	if (lindex & LOWBIT_OF(PARAM_ISP_NOISE_INPUT)) {
		memcpy(&param_set->dma_input_noise, &param->noise_input,
			sizeof(struct param_dma_input));
	}
#endif

#if defined(ENABLE_SC_MAP)
	if (lindex & LOWBIT_OF(PARAM_ISP_SCMAP_INPUT)) {
		memcpy(&param_set->dma_input_scmap, &param->scmap_input,
			sizeof(struct param_dma_input));
	}
#endif

	/* check output*/
	if (lindex & LOWBIT_OF(PARAM_ISP_OTF_OUTPUT)) {
		memcpy(&param_set->otf_output, &param->otf_output,
			sizeof(struct param_otf_output));
	}

#if defined(SOC_YPP)
	if (lindex & LOWBIT_OF(PARAM_ISP_VDMA4_OUTPUT)) {
		memcpy(&param_set->dma_output_yuv, &param->vdma4_output,
			sizeof(struct param_dma_output));
	}

	if (lindex & LOWBIT_OF(PARAM_ISP_VDMA5_OUTPUT)) {
		memcpy(&param_set->dma_output_rgb, &param->vdma5_output,
			sizeof(struct param_dma_output));
	}
#else
	if (lindex & LOWBIT_OF(PARAM_ISP_VDMA4_OUTPUT)) {
		memcpy(&param_set->dma_output_chunk, &param->vdma4_output,
			sizeof(struct param_dma_output));
	}

	if (lindex & LOWBIT_OF(PARAM_ISP_VDMA5_OUTPUT)) {
		memcpy(&param_set->dma_output_yuv, &param->vdma5_output,
			sizeof(struct param_dma_output));
	}
#endif

#if defined(SOC_TNR_MERGER)
	if ((lindex & LOWBIT_OF(PARAM_ISP_VDMA6_OUTPUT)) || (hindex & HIGHBIT_OF(PARAM_ISP_VDMA6_OUTPUT))) {
		memcpy(&param_set->dma_output_tnr_prev, &param->vdma6_output,
			sizeof(struct param_dma_output));
	}

	if ((lindex & LOWBIT_OF(PARAM_ISP_VDMA7_OUTPUT)) || (hindex & HIGHBIT_OF(PARAM_ISP_VDMA7_OUTPUT))) {
		memcpy(&param_set->dma_output_tnr_wgt, &param->vdma7_output,
			sizeof(struct param_dma_output));
	}
#endif

#if defined(SOC_YPP)
	if (hindex & HIGHBIT_OF(PARAM_ISP_NRDS_OUTPUT)) {
		memcpy(&param_set->dma_output_nrds, &param->nrds_output,
			sizeof(struct param_dma_output));
	}

	if (hindex & HIGHBIT_OF(PARAM_ISP_NOISE_OUTPUT)) {
		memcpy(&param_set->dma_output_noise, &param->noise_output,
			sizeof(struct param_dma_output));
	}

	if (hindex & HIGHBIT_OF(PARAM_ISP_DRC_OUTPUT)) {
		memcpy(&param_set->dma_output_drc, &param->drc_output,
			sizeof(struct param_dma_output));
	}

	if (hindex & HIGHBIT_OF(PARAM_ISP_HIST_OUTPUT)) {
		memcpy(&param_set->dma_output_hist, &param->hist_output,
			sizeof(struct param_dma_output));
	}
#endif

#if defined(ENABLE_RGB_REPROCESSING)
	if (hindex & HIGHBIT_OF(PARAM_ISP_NOISE_REP_OUTPUT)) {
		memcpy(&param_set->dma_output_noise_rep, &param->noise_rep_output,
			sizeof(struct param_dma_output));
	}
#endif
#if defined(ENABLE_HF)
	if (hindex & HIGHBIT_OF(PARAM_ISP_HF_OUTPUT)) {
		memcpy(&param_set->dma_output_hf, &param->hf_output,
			sizeof(struct param_dma_output));
	}
#endif
#if defined(ENABLE_RGB_REPROCESSING)
	if (hindex & HIGHBIT_OF(PARAM_ISP_RGB_OUTPUT)) {
		memcpy(&param_set->dma_output_rgb, &param->rgb_output,
			sizeof(struct param_dma_output));
	}
#endif
#if defined(SOC_MCFP)
	if (hindex & HIGHBIT_OF(PARAM_ISP_NRB_OUTPUT)) {
		/* TODO: add */
	}
#endif
#ifdef CHAIN_USE_STRIPE_PROCESSING
	if ((lindex & LOWBIT_OF(PARAM_ISP_STRIPE_INPUT)) || (hindex & HIGHBIT_OF(PARAM_ISP_STRIPE_INPUT))) {
		memcpy(&param_set->stripe_input, &param->stripe_input,
			sizeof(struct param_stripe_input));
	}
#endif
}

static int is_hw_isp_shot(struct is_hw_ip *hw_ip, struct is_frame *frame,
	ulong hw_map)
{
	int ret = 0;
	int cur_idx, batch_num;
	struct is_hw_isp *hw_isp;
	struct isp_param_set *param_set;
	struct is_region *region;
	struct isp_param *param;
	struct is_frame *dma_frame;
	struct is_group *group;
	u32 en_votf;
	u32 lindex, hindex, fcount, instance;
	bool frame_done = false;
	u32 cmd_input, cmd_tnr_prev_in, cmd_yuv, cmd_rgb_out;
#if defined(SOC_TNR_MERGER)
	u32 cmd_tnr_wgt_in, cmd_tnr_prev_out, cmd_tnr_wgt_out;
#endif
#if defined(SOC_MCFP)
	u32 cmd_motion, cmd_drcgrid;
#endif
#if defined(ENABLE_RGB_REPROCESSING)
	u32 cmd_rgb_in, cmd_noise_in, cmd_noise_rep;
#endif
#if defined(ENABLE_SC_MAP)
	u32 cmd_scmap;
#endif
#if defined(SOC_YPP)
	u32 cmd_nrds, cmd_noise_out, cmd_drc, cmd_hist, cmd_hf;
#endif

	FIMC_BUG(!hw_ip);
	FIMC_BUG(!frame);

	instance = frame->instance;
	msdbgs_hw(2, "[F:%d]shot\n", instance, hw_ip, frame->fcount);

	if (!test_bit_variables(hw_ip->id, &hw_map))
		return 0;

	if (!test_bit(HW_INIT, &hw_ip->state)) {
		mserr_hw("not initialized!!", instance, hw_ip);
		return -EINVAL;
	}

	is_hw_g_ctrl(hw_ip, hw_ip->id, HW_G_CTRL_FRM_DONE_WITH_DMA, (void *)&frame_done);
	if ((!frame_done)
		|| (!test_bit(ENTRY_IXC, &frame->out_flag)
			&& !test_bit(ENTRY_IXP, &frame->out_flag)
			&& !test_bit(ENTRY_IXT, &frame->out_flag)
#if defined(SOC_TNR_MERGER)
			&& !test_bit(ENTRY_IXG, &frame->out_flag)
			&& !test_bit(ENTRY_IXV, &frame->out_flag)
			&& !test_bit(ENTRY_IXW, &frame->out_flag)
#endif
			&& !test_bit(ENTRY_MEXC, &frame->out_flag)))
		set_bit(hw_ip->id, &frame->core_flag);

	FIMC_BUG(!hw_ip->priv_info);
	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;
	param_set = &hw_isp->param_set[instance];
	region = hw_ip->region[instance];
	FIMC_BUG(!region);

	param = &region->parameter.isp;
	fcount = frame->fcount;
	cur_idx = frame->cur_buf_index;

	if (frame->type == SHOT_TYPE_INTERNAL) {
		/* OTF INPUT case */
		cmd_input = param_set->dma_input.cmd;
		param_set->dma_input.cmd = DMA_INPUT_COMMAND_DISABLE;
		param_set->input_dva[0] = 0x0;

#if defined(SOC_TNR_MERGER)
		cmd_tnr_prev_in = param_set->prev_dma_input.cmd;
		param_set->prev_dma_input.cmd = DMA_INPUT_COMMAND_DISABLE;
		param_set->input_dva_tnr_prev[0] = 0x0;

		cmd_tnr_wgt_in = param_set->prev_wgt_dma_input.cmd;
		param_set->prev_wgt_dma_input.cmd = DMA_INPUT_COMMAND_DISABLE;
		param_set->input_dva_tnr_wgt[0] = 0x0;

		cmd_tnr_prev_out = param_set->dma_output_tnr_prev.cmd;
		param_set->dma_output_tnr_prev.cmd = DMA_INPUT_COMMAND_DISABLE;
		param_set->output_dva_tnr_prev[0] = 0x0;

		cmd_tnr_wgt_out = param_set->dma_output_tnr_wgt.cmd;
		param_set->prev_wgt_dma_input.cmd = DMA_INPUT_COMMAND_DISABLE;
		param_set->input_dva_tnr_wgt[0] = 0x0;

		param_set->tnr_mode = TNR_PROCESSING_PREVIEW_POST_ON;
#else
		cmd_tnr_prev_in = param_set->prev_dma_input.cmd;
		param_set->prev_dma_input.cmd = DMA_INPUT_COMMAND_DISABLE;
		param_set->tnr_prev_input_dva[0] = 0x0;
#endif
#if defined(SOC_MCFP)
		cmd_motion = param_set->motion_dma_input.cmd;
		param_set->motion_dma_input.cmd = DMA_INPUT_COMMAND_DISABLE;
		param_set->input_dva_motion[0] = 0x0;

		cmd_drcgrid = param_set->dma_input_drcgrid.cmd;
		param_set->dma_input_drcgrid.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		param_set->input_dva_drcgrid[0] = 0x0;
#endif
#if defined(ENABLE_RGB_REPROCESSING)
		cmd_rgb_in = param_set->dma_input_rgb.cmd;
		param_set->dma_input_rgb.cmd = DMA_INPUT_COMMAND_DISABLE;
		param_set->input_dva_rgb[0] = 0x0;

		cmd_noise_in = param_set->dma_input_noise.cmd;
		param_set->dma_input_noise.cmd = DMA_INPUT_COMMAND_DISABLE;
		param_set->input_dva_noise[0] = 0x0;

		cmd_noise_rep = param_set->dma_output_noise_rep.cmd;
		param_set->dma_output_noise_rep.cmd = DMA_INPUT_COMMAND_DISABLE;
		param_set->output_dva_noise_rep[0] = 0x0;
#endif
#if defined(ENABLE_SC_MAP)
		cmd_scmap = param_set->dma_input_scmap.cmd;
		param_set->dma_input_scmap.cmd = DMA_INPUT_COMMAND_DISABLE;
		param_set->input_dva_scmap[0] = 0x0;
#endif

		cmd_yuv = param_set->dma_output_yuv.cmd;
		param_set->dma_output_yuv.cmd  = DMA_OUTPUT_COMMAND_DISABLE;
		param_set->output_dva_yuv[0] = 0x0;

#if defined(SOC_YPP)
		cmd_nrds = param_set->dma_output_nrds.cmd;
		param_set->dma_output_nrds.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		param_set->output_dva_nrds[0] = 0x0;

		cmd_noise_out = param_set->dma_output_noise.cmd;
		param_set->dma_output_noise.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		param_set->output_dva_noise[0] = 0x0;

		cmd_drc = param_set->dma_output_drc.cmd;
		param_set->dma_output_drc.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		param_set->output_dva_drc[0] = 0x0;

		cmd_hist = param_set->dma_output_hist.cmd;
		param_set->dma_output_hist.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		param_set->output_dva_hist[0] = 0x0;

		cmd_hf = param_set->dma_output_hf.cmd;
		param_set->dma_output_hf.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		param_set->output_dva_hf[0] = 0x0;

		cmd_rgb_out = param_set->dma_output_rgb.cmd;
		param_set->dma_output_rgb.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		param_set->output_dva_rgb[0] = 0x0;

#else
		cmd_rgb_out = param_set->dma_output_chunk.cmd;
		param_set->dma_output_chunk.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		param_set->output_dva_chunk[0] = 0x0;
#endif

		hw_ip->internal_fcount[instance] = fcount;
		goto config;
	} else {
		FIMC_BUG(!frame->shot);
		/* per-frame control
		 * check & update size from region
		 */
		lindex = frame->shot->ctl.vendor_entry.lowIndexParam;
		hindex = frame->shot->ctl.vendor_entry.highIndexParam;

		if (hw_ip->internal_fcount[instance] != 0) {
			hw_ip->internal_fcount[instance] = 0;
#if defined(SOC_YPP)
			param_set->dma_output_yuv.cmd = param->vdma4_output.cmd;
			param_set->dma_output_rgb.cmd  = param->vdma5_output.cmd;
#else
			param_set->dma_output_chunk.cmd = param->vdma4_output.cmd;
			param_set->dma_output_yuv.cmd  = param->vdma5_output.cmd;
#endif
		}

		/*set TNR operation mode */
		if (frame->shot_ext) {
			if ((param_set->tnr_mode != frame->shot_ext->tnr_mode) &&
					!CHK_VIDEOHDR_MODE_CHANGE(param_set->tnr_mode, frame->shot_ext->tnr_mode))
				msinfo_hw("[F:%d] TNR mode is changed (%d -> %d)\n",
					instance, hw_ip, frame->fcount,
					param_set->tnr_mode, frame->shot_ext->tnr_mode);
			param_set->tnr_mode = frame->shot_ext->tnr_mode;
		} else {
			mswarn_hw("frame->shot_ext is null", instance, hw_ip);
			param_set->tnr_mode = TNR_PROCESSING_PREVIEW_POST_ON;
		}
	}

	is_hw_isp_update_param(hw_ip, region, param_set, lindex, hindex, instance);

	/* DMA settings */
	dma_frame = frame;

	cmd_input = is_hardware_dma_cfg("ixs", hw_ip, frame, cur_idx,
			&param_set->dma_input.cmd,
			param_set->dma_input.plane,
			param_set->input_dva,
			dma_frame->dvaddr_buffer);

	/* Slave I/O */
#if defined(SOC_TNR_MERGER)
	/* TNR prev image input */
	cmd_tnr_prev_in = is_hardware_dma_cfg_32bit("tnr_prev_in", hw_ip,
			frame, cur_idx,
			&param_set->prev_dma_input.cmd,
			param_set->prev_dma_input.plane,
			param_set->input_dva_tnr_prev,
			dma_frame->ixtTargetAddress);

	/* TNR prev weight input */
	cmd_tnr_wgt_in = is_hardware_dma_cfg_32bit("tnr_wgt_in", hw_ip,
			frame, cur_idx,
			&param_set->prev_wgt_dma_input.cmd,
			param_set->prev_wgt_dma_input.plane,
			param_set->input_dva_tnr_wgt,
			dma_frame->ixgTargetAddress);

	cmd_tnr_prev_out = is_hardware_dma_cfg_32bit("tnr_prev_out", hw_ip,
			frame, cur_idx,
			&param_set->dma_output_tnr_prev.cmd,
			param_set->dma_output_tnr_prev.plane,
			param_set->output_dva_tnr_prev,
			dma_frame->ixvTargetAddress);

	cmd_tnr_wgt_out = is_hardware_dma_cfg_32bit("tnr_wgt_out", hw_ip,
			frame, cur_idx,
			&param_set->dma_output_tnr_wgt.cmd,
			param_set->dma_output_tnr_wgt.plane,
			param_set->output_dva_tnr_wgt,
			dma_frame->ixwTargetAddress);
#else
	cmd_tnr_prev_in = is_hardware_dma_cfg_32bit("tnr_prev_in", hw_ip,
			frame, cur_idx,
			&param_set->prev_dma_input.cmd,
			param_set->prev_dma_input.plane,
			param_set->tnr_prev_input_dva,
			dma_frame->ixtTargetAddress);
#endif
#if defined(SOC_MCFP)
	cmd_motion = is_hardware_dma_cfg_32bit("motion", hw_ip,
			frame, cur_idx,
			&param_set->motion_dma_input.cmd,
			param_set->motion_dma_input.plane,
			param_set->input_dva_motion,
			dma_frame->ixmTargetAddress);

	if (CHECK_NEED_KVADDR_ID(IS_VIDEO_IMM_NUM))
		is_hardware_dma_cfg_64bit("motion", hw_ip,
			frame, cur_idx,
			&param_set->motion_dma_input.cmd,
			param_set->motion_dma_input.plane,
			param_set->input_kva_motion,
			dma_frame->ixmKTargetAddress);

	cmd_drcgrid = is_hardware_dma_cfg_32bit("drcgrid", hw_ip,
			frame, cur_idx,
			&param_set->dma_input_drcgrid.cmd,
			param_set->dma_input_drcgrid.plane,
			param_set->input_dva_drcgrid,
			dma_frame->ixdgrTargetAddress);
#endif
#if defined(ENABLE_RGB_REPROCESSING)
	cmd_rgb_in = is_hardware_dma_cfg_32bit("rgb_in", hw_ip,
			frame, cur_idx,
			&param_set->dma_input_rgb.cmd,
			param_set->dma_input_rgb.plane,
			param_set->input_dva_rgb,
			dma_frame->ixrrgbTargetAddress);

	cmd_noise_in = is_hardware_dma_cfg_32bit("noise_in", hw_ip,
			frame, cur_idx,
			&param_set->dma_input_noise.cmd,
			param_set->dma_input_noise.plane,
			param_set->input_dva_noise,
			dma_frame->ixnoirTargetAddress);

	cmd_noise_rep = is_hardware_dma_cfg_32bit("noise_rep", hw_ip,
			frame, cur_idx,
			&param_set->dma_output_noise_rep.cmd,
			param_set->dma_output_noise_rep.plane,
			param_set->output_dva_noise_rep,
			dma_frame->ixnoirwTargetAddress);
#endif
#if defined(ENABLE_SC_MAP)
	cmd_scmap = is_hardware_dma_cfg_32bit("scmap", hw_ip,
			frame, cur_idx,
			&param_set->dma_input_scmap.cmd,
			param_set->dma_input_scmap.plane,
			param_set->input_dva_scmap,
			dma_frame->ixscmapTargetAddress);
#endif
#if defined(SOC_YPP)
	group = hw_ip->group[instance];
	en_votf = param_set->dma_output_yuv.v_otf_enable;
	if (en_votf == OTF_INPUT_COMMAND_ENABLE)
		dma_frame = is_votf_get_frame(group, TWS,
				group->next->leader.id, 0);

	cmd_yuv = is_hardware_dma_cfg_32bit("yuv", hw_ip,
			frame, cur_idx,
			&param_set->dma_output_yuv.cmd,
			param_set->dma_output_yuv.plane,
			param_set->output_dva_yuv,
			dma_frame->ixcTargetAddress);

	cmd_nrds = is_hardware_dma_cfg_32bit("nrds", hw_ip,
			frame, cur_idx,
			&param_set->dma_output_nrds.cmd,
			param_set->dma_output_nrds.plane,
			param_set->output_dva_nrds,
			dma_frame->ixnrdsTargetAddress);

	cmd_noise_out = is_hardware_dma_cfg_32bit("noise_out", hw_ip,
			frame, cur_idx,
			&param_set->dma_output_noise.cmd,
			param_set->dma_output_noise.plane,
			param_set->output_dva_noise,
			dma_frame->ixnoiTargetAddress);

	cmd_drc = is_hardware_dma_cfg_32bit("drc", hw_ip,
			frame, cur_idx,
			&param_set->dma_output_drc.cmd,
			param_set->dma_output_drc.plane,
			param_set->output_dva_drc,
			dma_frame->ixdgaTargetAddress);

	cmd_hist = is_hardware_dma_cfg_32bit("hist", hw_ip,
			frame, cur_idx,
			&param_set->dma_output_hist.cmd,
			param_set->dma_output_hist.plane,
			param_set->output_dva_hist,
			dma_frame->ixsvhistTargetAddress);

	dma_frame = frame;
	cmd_hf = is_hardware_dma_cfg_32bit("hf", hw_ip,
			frame, cur_idx,
			&param_set->dma_output_hf.cmd,
			param_set->dma_output_hf.plane,
			param_set->output_dva_hf,
			dma_frame->ixhfTargetAddress);

	cmd_rgb_out = is_hardware_dma_cfg_32bit("rgb_out", hw_ip,
			frame, cur_idx,
			&param_set->dma_output_rgb.cmd,
			param_set->dma_output_rgb.plane,
			param_set->output_dva_rgb,
			dma_frame->ixwrgbTargetAddress);

	if (en_votf) {
		struct is_hw_ip *hw_ip_ypp = NULL;
		struct is_hw_ypp *hw_ypp = NULL;
		int hw_slot = 0;

		hw_slot = is_hw_slot_id(DEV_HW_YPP);
		hw_ip_ypp = &hw_ip->hardware->hw_ip[hw_slot];
		FIMC_BUG(!hw_ip_ypp->priv_info);
		hw_ypp = (struct is_hw_ypp *)hw_ip_ypp->priv_info;

		if (hw_ypp->param_set[instance].dma_input_lv2.cmd == DMA_INPUT_COMMAND_DISABLE)
			param_set->dma_output_nrds.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		else
			param_set->dma_output_nrds.cmd = DMA_OUTPUT_COMMAND_ENABLE;

		if (hw_ypp->param_set[instance].dma_input_drc.cmd == DMA_INPUT_COMMAND_DISABLE)
			param_set->dma_output_drc.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		else
			param_set->dma_output_drc.cmd = DMA_OUTPUT_COMMAND_ENABLE;

		if (hw_ypp->param_set[instance].dma_input_hist.cmd == DMA_INPUT_COMMAND_DISABLE)
			param_set->dma_output_hist.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		else
			param_set->dma_output_hist.cmd = DMA_OUTPUT_COMMAND_ENABLE;

		if (hw_ypp->param_set[instance].dma_input_noise.cmd == DMA_INPUT_COMMAND_DISABLE)
			param_set->dma_output_noise.cmd = DMA_OUTPUT_COMMAND_DISABLE;
		else
			param_set->dma_output_noise.cmd = DMA_OUTPUT_COMMAND_ENABLE;
	}
#else
	cmd_yuv = is_hardware_dma_cfg_32bit("yuv", hw_ip, frame, cur_idx,
			&param_set->dma_output_yuv.cmd,
			param_set->dma_output_yuv.plane,
			param_set->output_dva_yuv,
			dma_frame->ixpTargetAddress);

	cmd_rgb_out = is_hardware_dma_cfg_32bit("chk", hw_ip, frame, cur_idx,
			&param_set->dma_output_chunk.cmd,
			param_set->dma_output_chunk.plane,
			param_set->output_dva_chunk,
			dma_frame->ixcTargetAddress);
#endif
#if defined(ENABLE_RGB_REPROCESSING)
#endif

config:
	param_set->instance_id = instance;
	param_set->fcount = fcount;

	/* multi-buffer */
	hw_ip->num_buffers = frame->num_buffers;
	batch_num = hw_ip->framemgr->batch_num;
	/* Update only for SW_FRO scenario */
	if (batch_num > 1 && hw_ip->num_buffers == 1) {
		hw_ip->num_buffers |= batch_num << SW_FRO_NUM_SHIFT;
		hw_ip->num_buffers |= cur_idx << CURR_INDEX_SHIFT;
	}

	if (frame->type == SHOT_TYPE_INTERNAL) {
		is_log_write("[@][DRV][%d]isp_shot [T:%d][R:%d][F:%d][IN:0x%x] [%d][OUT:0x%x]\n",
			param_set->instance_id, frame->type, param_set->reprocessing,
			param_set->fcount, param_set->input_dva[0],
			param_set->dma_output_yuv.cmd, param_set->output_dva_yuv[0]);
	}

	if (frame->shot) {
		ret = is_lib_isp_set_ctrl(hw_ip, &hw_isp->lib[instance], frame);
		if (ret)
			mserr_hw("set_ctrl fail", instance, hw_ip);
	}

	if (param_set->otf_input.cmd == OTF_INPUT_COMMAND_ENABLE) {
		struct is_hw_ip *hw_ip_3aa = NULL;
		struct is_hw_3aa *hw_3aa = NULL;
		enum is_hardware_id hw_id = DEV_HW_END;
		int hw_slot = 0;

		if (test_bit(DEV_HW_3AA0, &hw_map))
			hw_id = DEV_HW_3AA0;
		else if (test_bit(DEV_HW_3AA1, &hw_map))
			hw_id = DEV_HW_3AA1;
		else if (test_bit(DEV_HW_3AA2, &hw_map))
			hw_id = DEV_HW_3AA2;
		else if (test_bit(DEV_HW_3AA3, &hw_map))
			hw_id = DEV_HW_3AA3;

		hw_slot = is_hw_slot_id(hw_id);
		if (valid_hw_slot_id(hw_slot)) {
			hw_ip_3aa = &hw_ip->hardware->hw_ip[hw_slot];
			FIMC_BUG(!hw_ip_3aa->priv_info);
			hw_3aa = (struct is_hw_3aa *)hw_ip_3aa->priv_info;
			param_set->taa_param = &hw_3aa->param_set[instance];
			/* When the ISP shot is requested, DDK needs to know the size fo 3AA.
			 * This is because DDK calculates the position of the cropped image
			 * from the 3AA size.
			 */
			is_hw_3aa_update_param(hw_ip,
				&region->parameter, param_set->taa_param,
				lindex, hindex, instance);
		}
	}

	ret = is_hw_isp_set_yuv_range(hw_ip, param_set, frame->fcount, hw_map);
	ret |= is_lib_isp_shot(hw_ip, &hw_isp->lib[instance], param_set, frame->shot);

	/* Restore CMDs in param_set. */
	param_set->dma_input.cmd = cmd_input;
	param_set->prev_dma_input.cmd = cmd_tnr_prev_in;
#if defined(SOC_TNR_MERGER)
	param_set->prev_wgt_dma_input.cmd = cmd_tnr_wgt_in;
	param_set->dma_output_tnr_prev.cmd = cmd_tnr_prev_out;
	param_set->dma_output_tnr_wgt.cmd = cmd_tnr_wgt_out;
#endif
#if defined(SOC_MCFP)
	param_set->motion_dma_input.cmd = cmd_motion;
	param_set->dma_input_drcgrid.cmd = cmd_drcgrid;
#endif
#if defined(ENABLE_RGB_REPROCESSING)
	param_set->dma_input_rgb.cmd = cmd_rgb_in;
	param_set->dma_input_noise.cmd = cmd_noise_in;
	param_set->dma_output_noise_rep.cmd = cmd_noise_rep;
#endif
#if defined(ENABLE_SC_MAP)
	param_set->dma_input_scmap.cmd = cmd_scmap;
#endif
	param_set->dma_output_yuv.cmd = cmd_yuv;
#if defined(SOC_YPP)
	param_set->dma_output_nrds.cmd = cmd_nrds;
	param_set->dma_output_noise.cmd = cmd_noise_out;
	param_set->dma_output_drc.cmd = cmd_drc;
	param_set->dma_output_hist.cmd = cmd_hist;
	param_set->dma_output_hf.cmd = cmd_hf;
	param_set->dma_output_rgb.cmd = cmd_rgb_out;
#else
	param_set->dma_output_chunk.cmd = cmd_rgb_out;
#endif

	set_bit(HW_CONFIG, &hw_ip->state);

	return ret;
}

static int is_hw_isp_set_param(struct is_hw_ip *hw_ip, struct is_region *region,
	u32 lindex, u32 hindex, u32 instance, ulong hw_map)
{
	int ret = 0;
	struct is_hw_isp *hw_isp;
	struct isp_param_set *param_set;

	FIMC_BUG(!hw_ip);

	if (!test_bit_variables(hw_ip->id, &hw_map))
		return 0;

	if (!test_bit(HW_INIT, &hw_ip->state)) {
		mserr_hw("not initialized!!", instance, hw_ip);
		return -EINVAL;
	}

	FIMC_BUG(!hw_ip->priv_info);
	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;
	param_set = &hw_isp->param_set[instance];

	hw_ip->region[instance] = region;
	hw_ip->lindex[instance] = lindex;
	hw_ip->hindex[instance] = hindex;

	is_hw_isp_update_param(hw_ip, region, param_set, lindex, hindex, instance);

	return ret;
}

static int is_hw_isp_get_meta(struct is_hw_ip *hw_ip, struct is_frame *frame,
	ulong hw_map)
{
	int ret = 0;
	struct is_hw_isp *hw_isp;

	FIMC_BUG(!hw_ip);
	FIMC_BUG(!frame);

	if (!test_bit_variables(hw_ip->id, &hw_map))
		return 0;

	FIMC_BUG(!hw_ip->priv_info);
	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;

	ret = is_lib_isp_get_meta(hw_ip, &hw_isp->lib[frame->instance], frame);
	if (ret)
		mserr_hw("get_meta fail", frame->instance, hw_ip);

	if (frame->shot) {
		msdbg_hw(2, "%s: [F:%d], %d,%d,%d\n", frame->instance, hw_ip, __func__,
			frame->fcount,
			frame->shot->udm.ni.currentFrameNoiseIndex,
			frame->shot->udm.ni.nextFrameNoiseIndex,
			frame->shot->udm.ni.nextNextFrameNoiseIndex);
	}

	return ret;
}

static int is_hw_isp_frame_ndone(struct is_hw_ip *hw_ip, struct is_frame *frame,
	u32 instance, enum ShotErrorType done_type)
{
	int output_id = 0;
	int ret = 0;

	FIMC_BUG(!hw_ip);
	FIMC_BUG(!frame);

	if (test_bit(hw_ip->id, &frame->core_flag))
		output_id = IS_HW_CORE_END;

	ret = is_hardware_frame_done(hw_ip, frame, -1,
			output_id, done_type, false);

	return ret;
}

static int is_hw_isp_load_setfile(struct is_hw_ip *hw_ip, u32 instance, ulong hw_map)
{
	int flag = 0, ret = 0;
	ulong addr;
	u32 size, index;
	struct is_hw_isp *hw_isp = NULL;
	struct is_hw_ip_setfile *setfile;
	enum exynos_sensor_position sensor_position;

	FIMC_BUG(!hw_ip);

	if (test_bit(DEV_HW_3AA0, &hw_map) ||
		test_bit(DEV_HW_3AA1, &hw_map) ||
		test_bit(DEV_HW_3AA2, &hw_map))
		return 0;

	if (!test_bit_variables(hw_ip->id, &hw_map)) {
		msdbg_hw(2, "%s: hw_map(0x%lx)\n", instance, hw_ip, __func__, hw_map);
		return 0;
	}

	if (!test_bit(HW_INIT, &hw_ip->state)) {
		mserr_hw("not initialized!!", instance, hw_ip);
		return -ESRCH;
	}

	sensor_position = hw_ip->hardware->sensor_position[instance];
	setfile = &hw_ip->setfile[sensor_position];

	switch (setfile->version) {
	case SETFILE_V2:
		flag = false;
		break;
	case SETFILE_V3:
		flag = true;
		break;
	default:
		mserr_hw("invalid version (%d)", instance, hw_ip,
			setfile->version);
		return -EINVAL;
	}

	FIMC_BUG(!hw_ip->priv_info);
	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;

	for (index = 0; index < setfile->using_count; index++) {
		addr = setfile->table[index].addr;
		size = setfile->table[index].size;
		ret = is_lib_isp_create_tune_set(&hw_isp->lib[instance],
			addr, size, index, flag, instance);

		set_bit(index, &hw_isp->lib[instance].tune_count);
	}

	set_bit(HW_TUNESET, &hw_ip->state);

	return ret;
}

static int is_hw_isp_apply_setfile(struct is_hw_ip *hw_ip, u32 scenario,
	u32 instance, ulong hw_map)
{
	int ret = 0;
	u32 setfile_index = 0;
	struct is_hw_isp *hw_isp = NULL;
	struct is_hw_ip_setfile *setfile;
	enum exynos_sensor_position sensor_position;

	FIMC_BUG(!hw_ip);

	if (test_bit(DEV_HW_3AA0, &hw_map) ||
		test_bit(DEV_HW_3AA1, &hw_map) ||
		test_bit(DEV_HW_3AA2, &hw_map))
		return 0;

	if (!test_bit_variables(hw_ip->id, &hw_map)) {
		msdbg_hw(2, "%s: hw_map(0x%lx)\n", instance, hw_ip, __func__, hw_map);
		return 0;
	}

	if (!test_bit(HW_INIT, &hw_ip->state)) {
		mserr_hw("not initialized!!", instance, hw_ip);
		return -ESRCH;
	}

	sensor_position = hw_ip->hardware->sensor_position[instance];
	setfile = &hw_ip->setfile[sensor_position];

	if (setfile->using_count == 0)
		return 0;

	setfile_index = setfile->index[scenario];
	if (setfile_index >= setfile->using_count) {
		mserr_hw("setfile index is out-of-range, [%d:%d]",
				instance, hw_ip, scenario, setfile_index);
		return -EINVAL;
	}

	msinfo_hw("setfile (%d) scenario (%d)\n", instance, hw_ip,
		setfile_index, scenario);

	FIMC_BUG(!hw_ip->priv_info);
	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;

	ret = is_lib_isp_apply_tune_set(&hw_isp->lib[instance], setfile_index, instance);

	return ret;
}

static int is_hw_isp_delete_setfile(struct is_hw_ip *hw_ip, u32 instance, ulong hw_map)
{
	struct is_hw_isp *hw_isp = NULL;
	int i, ret = 0;
	struct is_hw_ip_setfile *setfile;
	enum exynos_sensor_position sensor_position;

	FIMC_BUG(!hw_ip);

	if (test_bit(DEV_HW_3AA0, &hw_map) ||
		test_bit(DEV_HW_3AA1, &hw_map) ||
		test_bit(DEV_HW_3AA2, &hw_map))
		return 0;

	if (!test_bit_variables(hw_ip->id, &hw_map)) {
		msdbg_hw(2, "%s: hw_map(0x%lx)\n", instance, hw_ip, __func__, hw_map);
		return 0;
	}

	if (!test_bit(HW_INIT, &hw_ip->state)) {
		msdbg_hw(2, "Not initialized\n", instance, hw_ip);
		return 0;
	}

	sensor_position = hw_ip->hardware->sensor_position[instance];
	setfile = &hw_ip->setfile[sensor_position];

	if (setfile->using_count == 0)
		return 0;

	FIMC_BUG(!hw_ip->priv_info);
	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;

	for (i = 0; i < setfile->using_count; i++) {
		if (test_bit(i, &hw_isp->lib[instance].tune_count)) {
			ret = is_lib_isp_delete_tune_set(&hw_isp->lib[instance],
				(u32)i, instance);
			clear_bit(i, &hw_isp->lib[instance].tune_count);
		}
	}

	clear_bit(HW_TUNESET, &hw_ip->state);

	return ret;
}

int is_hw_isp_restore(struct is_hw_ip *hw_ip, u32 instance)
{
	int ret = 0;
	struct is_hw_isp *hw_isp = NULL;

	BUG_ON(!hw_ip);
	BUG_ON(!hw_ip->priv_info);

	if (!test_bit(HW_OPEN, &hw_ip->state))
		return -EINVAL;

	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;

	ret = is_lib_isp_reset_recovery(hw_ip, &hw_isp->lib[instance], instance);
	if (ret) {
		mserr_hw("is_lib_isp_reset_recovery fail ret(%d)",
				instance, hw_ip, ret);
	}

	return ret;
}

static int is_hw_isp_notify_timeout(struct is_hw_ip *hw_ip, u32 instance)
{
	int ret = 0;
	struct is_hw_isp *hw_isp = NULL;

	hw_isp = (struct is_hw_isp *)hw_ip->priv_info;
	if (!hw_isp) {
		mserr_hw("failed to get HW ISP", instance, hw_ip);
		return -ENODEV;
	}

	ret = is_lib_notify_timeout(&hw_isp->lib[instance], instance);

	return ret;
}

const struct is_hw_ip_ops is_hw_isp_ops = {
	.open			= is_hw_isp_open,
	.init			= is_hw_isp_init,
	.deinit			= is_hw_isp_deinit,
	.close			= is_hw_isp_close,
	.enable			= is_hw_isp_enable,
	.disable		= is_hw_isp_disable,
	.shot			= is_hw_isp_shot,
	.set_param		= is_hw_isp_set_param,
	.get_meta		= is_hw_isp_get_meta,
	.frame_ndone		= is_hw_isp_frame_ndone,
	.load_setfile		= is_hw_isp_load_setfile,
	.apply_setfile		= is_hw_isp_apply_setfile,
	.delete_setfile		= is_hw_isp_delete_setfile,
	.restore		= is_hw_isp_restore,
	.notify_timeout		= is_hw_isp_notify_timeout,
};

int is_hw_isp_probe(struct is_hw_ip *hw_ip, struct is_interface *itf,
	struct is_interface_ischain *itfc, int id, const char *name)
{
	int ret = 0;

	FIMC_BUG(!hw_ip);
	FIMC_BUG(!itf);
	FIMC_BUG(!itfc);

	/* initialize device hardware */
	hw_ip->id   = id;
	snprintf(hw_ip->name, sizeof(hw_ip->name), "%s", name);
	hw_ip->ops  = &is_hw_isp_ops;
	hw_ip->itf  = itf;
	hw_ip->itfc = itfc;
	atomic_set(&hw_ip->fcount, 0);
	hw_ip->is_leader = true;
	atomic_set(&hw_ip->status.Vvalid, V_BLANK);
	atomic_set(&hw_ip->rsccount, 0);
	atomic_set(&hw_ip->run_rsccount, 0);
	init_waitqueue_head(&hw_ip->status.wait_queue);

	clear_bit(HW_OPEN, &hw_ip->state);
	clear_bit(HW_INIT, &hw_ip->state);
	clear_bit(HW_CONFIG, &hw_ip->state);
	clear_bit(HW_RUN, &hw_ip->state);
	clear_bit(HW_TUNESET, &hw_ip->state);

	sinfo_hw("probe done\n", hw_ip);

	return ret;
}
