// Seed: 4109048671
module module_0;
  wire id_1 = id_1;
  task id_2(output logic id_3);
    begin : LABEL_0
      id_3 = -1;
    end
  endtask
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_1 = 32'd23
) (
    input supply1 _id_0,
    input tri1 _id_1
);
  logic [id_0 : id_1] id_3;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_3 = id_3;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  localparam id_3 = -1;
  wire id_4;
  for (id_5 = -1; -1; id_5 = id_4 * "") begin : LABEL_0
    assign id_5 = id_3 && {id_4, -1'b0};
  end
  module_0 modCall_1 ();
  wire id_6, id_7, id_8, id_9;
endmodule
