

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream'
================================================================
* Date:           Fri Nov 15 11:03:01 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.676 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     4678|  8313846|  24.952 us|  44.346 ms|  4678|  8313846|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176  |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start  |        2|        2|  10.668 ns|  10.668 ns|    2|     2|       no|
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196           |AXIvideo2MultiPixStream_Pipeline_loop_width           |       66|     3842|   0.352 us|  20.493 us|   66|  3842|       no|
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225    |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol    |        2|        2|  10.668 ns|  10.668 ns|    2|     2|       no|
        |grp_reg_unsigned_short_s_fu_257                                  |reg_unsigned_short_s                                  |        1|        1|   5.334 ns|   5.334 ns|    1|     1|      yes|
        |grp_reg_unsigned_short_s_fu_262                                  |reg_unsigned_short_s                                  |        1|        1|   5.334 ns|   5.334 ns|    1|     1|      yes|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |     4672|  8313840|  73 ~ 3849|          -|          -|  64 ~ 2160|        no|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      55|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      99|     298|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     137|    -|
|Register         |        -|     -|      76|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     175|     490|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225    |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol    |        0|   0|   3|   43|    0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176  |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start  |        0|   0|   4|   43|    0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196           |AXIvideo2MultiPixStream_Pipeline_loop_width           |        0|   0|  42|  184|    0|
    |grp_reg_unsigned_short_s_fu_257                                  |reg_unsigned_short_s                                  |        0|   0|  25|   14|    0|
    |grp_reg_unsigned_short_s_fu_262                                  |reg_unsigned_short_s                                  |        0|   0|  25|   14|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                            |                                                      |        0|   0|  99|  298|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_4_fu_278_p2         |         +|   0|  0|  19|          12|           1|
    |cond_fu_246_p2        |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln496_fu_273_p2  |      icmp|   0|  0|  19|          12|          12|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  55|          33|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |HwReg_height_c29_blk_n            |   9|          2|    1|          2|
    |HwReg_width_c23_blk_n             |   9|          2|    1|          2|
    |ap_NS_fsm                         |  54|         10|    1|         10|
    |ap_done                           |   9|          2|    1|          2|
    |axi_data_13_fu_96                 |   9|          2|   24|         48|
    |axi_last_2_reg_164                |   9|          2|    1|          2|
    |i_fu_100                          |   9|          2|   12|         24|
    |s_axis_video_TREADY_int_regslice  |  20|          4|    1|          4|
    |stream_in_write                   |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 137|         28|   43|         96|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                     |   9|   0|    9|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |axi_data_13_fu_96                                                             |  24|   0|   24|          0|
    |axi_last_2_reg_164                                                            |   1|   0|    1|          0|
    |cols_reg_353                                                                  |  12|   0|   12|          0|
    |cond_reg_343                                                                  |   1|   0|    1|          0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg    |   1|   0|    1|          0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg  |   1|   0|    1|          0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg           |   1|   0|    1|          0|
    |i_fu_100                                                                      |  12|   0|   12|          0|
    |rows_reg_348                                                                  |  12|   0|   12|          0|
    |sof_reg_150                                                                   |   1|   0|    1|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         |  76|   0|   76|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|s_axis_video_TDATA               |   in|   24|        axis|    s_axis_video_V_data_V|       pointer|
|s_axis_video_TVALID              |   in|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY              |  out|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST               |   in|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP               |   in|    3|        axis|    s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB               |   in|    3|        axis|    s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER               |   in|    1|        axis|    s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST               |   in|    1|        axis|    s_axis_video_V_last_V|       pointer|
|s_axis_video_TID                 |   in|    1|        axis|      s_axis_video_V_id_V|       pointer|
|stream_in_din                    |  out|   24|     ap_fifo|                stream_in|       pointer|
|stream_in_num_data_valid         |   in|    5|     ap_fifo|                stream_in|       pointer|
|stream_in_fifo_cap               |   in|    5|     ap_fifo|                stream_in|       pointer|
|stream_in_full_n                 |   in|    1|     ap_fifo|                stream_in|       pointer|
|stream_in_write                  |  out|    1|     ap_fifo|                stream_in|       pointer|
|p_read                           |   in|   12|     ap_none|                   p_read|        scalar|
|p_read1                          |   in|   12|     ap_none|                  p_read1|        scalar|
|p_read2                          |   in|    8|     ap_none|                  p_read2|        scalar|
|HwReg_width_c23_din              |  out|   12|     ap_fifo|          HwReg_width_c23|       pointer|
|HwReg_width_c23_num_data_valid   |   in|    2|     ap_fifo|          HwReg_width_c23|       pointer|
|HwReg_width_c23_fifo_cap         |   in|    2|     ap_fifo|          HwReg_width_c23|       pointer|
|HwReg_width_c23_full_n           |   in|    1|     ap_fifo|          HwReg_width_c23|       pointer|
|HwReg_width_c23_write            |  out|    1|     ap_fifo|          HwReg_width_c23|       pointer|
|HwReg_height_c29_din             |  out|   12|     ap_fifo|         HwReg_height_c29|       pointer|
|HwReg_height_c29_num_data_valid  |   in|    2|     ap_fifo|         HwReg_height_c29|       pointer|
|HwReg_height_c29_fifo_cap        |   in|    2|     ap_fifo|         HwReg_height_c29|       pointer|
|HwReg_height_c29_full_n          |   in|    1|     ap_fifo|         HwReg_height_c29|       pointer|
|HwReg_height_c29_write           |  out|    1|     ap_fifo|         HwReg_height_c29|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%axi_data_13 = alloca i32 1"   --->   Operation 10 'alloca' 'axi_data_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%p_read25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 12 'read' 'p_read25' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%p_read14 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read1"   --->   Operation 13 'read' 'p_read14' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%p_read_10 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read"   --->   Operation 14 'read' 'p_read_10' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%axi_data_14_loc = alloca i64 1"   --->   Operation 15 'alloca' 'axi_data_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%eol_loc = alloca i64 1"   --->   Operation 16 'alloca' 'eol_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_last_loc = alloca i64 1"   --->   Operation 17 'alloca' 'axi_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_height_c29, i12 %p_read_10"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_width_c23, i12 %p_read14"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%cond = icmp_eq  i8 %p_read25, i8 0"   --->   Operation 20 'icmp' 'cond' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln496 = store i12 0, i12 %i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496]   --->   Operation 21 'store' 'store_ln496' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.42>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.42ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_13, i1 %axi_last_loc"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>, i12 %p_read_10" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:475]   --->   Operation 24 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>, i12 %p_read14" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:476]   --->   Operation 25 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/2] (0.42ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_13, i1 %axi_last_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c29, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_20"   --->   Operation 29 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_user_V, i3 %s_axis_video_V_strb_V, i3 %s_axis_video_V_keep_V, i24 %s_axis_video_V_data_V, void @empty_34, i32 1, i32 1, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>, i12 %p_read_10" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:475]   --->   Operation 32 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>, i12 %p_read14" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:476]   --->   Operation 33 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%axi_last_loc_load = load i1 %axi_last_loc"   --->   Operation 34 'load' 'axi_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_132 = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln496 = br void %loop_width" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496]   --->   Operation 36 'br' 'br_ln496' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.04>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%sof = phi i1 1, void %entry, i1 0, void %loop_width.split"   --->   Operation 37 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%axi_last_2 = phi i1 %axi_last_loc_load, void %entry, i1 1, void %loop_width.split"   --->   Operation 38 'phi' 'axi_last_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%i_3 = load i12 %i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496]   --->   Operation 39 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.80ns)   --->   "%icmp_ln496 = icmp_eq  i12 %i_3, i12 %rows" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496]   --->   Operation 40 'icmp' 'icmp_ln496' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 2160, i64 0"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.80ns)   --->   "%i_4 = add i12 %i_3, i12 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496]   --->   Operation 42 'add' 'i_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %icmp_ln496, void %loop_width.split, void %for.end75.loopexit" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496]   --->   Operation 43 'br' 'br_ln496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%axi_data_13_load = load i24 %axi_data_13"   --->   Operation 44 'load' 'axi_data_13_load' <Predicate = (!icmp_ln496)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_133 = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty_133' <Predicate = (!icmp_ln496)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (1.23ns)   --->   "%call_ln476 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last_2, i24 %axi_data_13_load, i12 %cols, i1 %cond, i24 %stream_in, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i24 %axi_data_14_loc" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:476]   --->   Operation 46 'call' 'call_ln476' <Predicate = (!icmp_ln496)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln496 = store i12 %i_4, i12 %i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496]   --->   Operation 47 'store' 'store_ln496' <Predicate = (!icmp_ln496)> <Delay = 0.42>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln496)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 49 [1/2] (1.23ns)   --->   "%call_ln476 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last_2, i24 %axi_data_13_load, i12 %cols, i1 %cond, i24 %stream_in, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i24 %axi_data_14_loc" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:476]   --->   Operation 49 'call' 'call_ln476' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_134 = wait i32 @_ssdm_op_Wait"   --->   Operation 50 'wait' 'empty_134' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.85>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%eol_loc_load = load i1 %eol_loc"   --->   Operation 51 'load' 'eol_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%axi_data_14_loc_load = load i24 %axi_data_14_loc"   --->   Operation 52 'load' 'axi_data_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty_135 = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (0.85ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_14_loc_load, i1 %eol_loc_load, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_13"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln496 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496]   --->   Operation 55 'specloopname' 'specloopname_ln496' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_14_loc_load, i1 %eol_loc_load, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_13"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln496 = br void %loop_width" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496]   --->   Operation 57 'br' 'br_ln496' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_width_c23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height_c29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
axi_data_13             (alloca             ) [ 0011111111]
i                       (alloca             ) [ 0111111111]
p_read25                (read               ) [ 0000000000]
p_read14                (read               ) [ 0011000000]
p_read_10               (read               ) [ 0011000000]
axi_data_14_loc         (alloca             ) [ 0011111111]
eol_loc                 (alloca             ) [ 0011111111]
axi_last_loc            (alloca             ) [ 0011100000]
write_ln0               (write              ) [ 0000000000]
write_ln0               (write              ) [ 0000000000]
cond                    (icmp               ) [ 0011111111]
store_ln496             (store              ) [ 0000000000]
empty                   (wait               ) [ 0000000000]
call_ln0                (call               ) [ 0000000000]
specinterface_ln0       (specinterface      ) [ 0000000000]
specinterface_ln0       (specinterface      ) [ 0000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000000000]
specinterface_ln0       (specinterface      ) [ 0000000000]
specinterface_ln0       (specinterface      ) [ 0000000000]
rows                    (call               ) [ 0000011111]
cols                    (call               ) [ 0000011111]
axi_last_loc_load       (load               ) [ 0000111111]
empty_132               (wait               ) [ 0000000000]
br_ln496                (br                 ) [ 0000111111]
sof                     (phi                ) [ 0000011000]
axi_last_2              (phi                ) [ 0000011000]
i_3                     (load               ) [ 0000000000]
icmp_ln496              (icmp               ) [ 0000011111]
speclooptripcount_ln0   (speclooptripcount  ) [ 0000000000]
i_4                     (add                ) [ 0000000000]
br_ln496                (br                 ) [ 0000000000]
axi_data_13_load        (load               ) [ 0000001000]
empty_133               (wait               ) [ 0000000000]
store_ln496             (store              ) [ 0000000000]
ret_ln0                 (ret                ) [ 0000000000]
call_ln476              (call               ) [ 0000000000]
empty_134               (wait               ) [ 0000000000]
eol_loc_load            (load               ) [ 0000000001]
axi_data_14_loc_load    (load               ) [ 0000000001]
empty_135               (wait               ) [ 0000000000]
specloopname_ln496      (specloopname       ) [ 0000000000]
call_ln0                (call               ) [ 0000000000]
br_ln496                (br                 ) [ 0000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="HwReg_width_c23">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c23"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="HwReg_height_c29">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c29"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg<unsigned short>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_width"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="axi_data_13_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_13/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="axi_data_14_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_14_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="eol_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eol_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="axi_last_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read25_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read14_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="12" slack="0"/>
<pin id="125" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_10_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="12" slack="0"/>
<pin id="131" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln0_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="12" slack="0"/>
<pin id="145" dir="0" index="2" bw="12" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1005" name="sof_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="sof_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="axi_last_2_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_2 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="axi_last_2_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_2/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="24" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="0" index="3" bw="3" slack="0"/>
<pin id="181" dir="0" index="4" bw="1" slack="0"/>
<pin id="182" dir="0" index="5" bw="1" slack="0"/>
<pin id="183" dir="0" index="6" bw="1" slack="0"/>
<pin id="184" dir="0" index="7" bw="1" slack="0"/>
<pin id="185" dir="0" index="8" bw="24" slack="1"/>
<pin id="186" dir="0" index="9" bw="1" slack="1"/>
<pin id="187" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="0" index="3" bw="24" slack="0"/>
<pin id="201" dir="0" index="4" bw="12" slack="1"/>
<pin id="202" dir="0" index="5" bw="1" slack="4"/>
<pin id="203" dir="0" index="6" bw="24" slack="0"/>
<pin id="204" dir="0" index="7" bw="24" slack="0"/>
<pin id="205" dir="0" index="8" bw="3" slack="0"/>
<pin id="206" dir="0" index="9" bw="3" slack="0"/>
<pin id="207" dir="0" index="10" bw="1" slack="0"/>
<pin id="208" dir="0" index="11" bw="1" slack="0"/>
<pin id="209" dir="0" index="12" bw="1" slack="0"/>
<pin id="210" dir="0" index="13" bw="1" slack="0"/>
<pin id="211" dir="0" index="14" bw="1" slack="4"/>
<pin id="212" dir="0" index="15" bw="24" slack="4"/>
<pin id="213" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln476/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="24" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="0" index="3" bw="24" slack="0"/>
<pin id="230" dir="0" index="4" bw="3" slack="0"/>
<pin id="231" dir="0" index="5" bw="3" slack="0"/>
<pin id="232" dir="0" index="6" bw="1" slack="0"/>
<pin id="233" dir="0" index="7" bw="1" slack="0"/>
<pin id="234" dir="0" index="8" bw="1" slack="0"/>
<pin id="235" dir="0" index="9" bw="1" slack="0"/>
<pin id="236" dir="0" index="10" bw="24" slack="7"/>
<pin id="237" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="246" class="1004" name="cond_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln496_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="12" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln496/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_reg_unsigned_short_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="0" index="1" bw="12" slack="2"/>
<pin id="260" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rows/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_reg_unsigned_short_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="12" slack="2"/>
<pin id="265" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cols/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="axi_last_loc_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="3"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_loc_load/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_3_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="4"/>
<pin id="272" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln496_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="0" index="1" bw="12" slack="1"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln496/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="axi_data_13_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="4"/>
<pin id="286" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_13_load/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln496_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="0" index="1" bw="12" slack="4"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln496/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="eol_loc_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="7"/>
<pin id="295" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eol_loc_load/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="axi_data_14_loc_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="24" slack="7"/>
<pin id="299" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_14_loc_load/8 "/>
</bind>
</comp>

<comp id="301" class="1005" name="axi_data_13_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="1"/>
<pin id="303" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_13 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="315" class="1005" name="p_read14_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="12" slack="2"/>
<pin id="317" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_read14 "/>
</bind>
</comp>

<comp id="320" class="1005" name="p_read_10_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="12" slack="2"/>
<pin id="322" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="325" class="1005" name="axi_data_14_loc_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="24" slack="4"/>
<pin id="327" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="axi_data_14_loc "/>
</bind>
</comp>

<comp id="331" class="1005" name="eol_loc_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="4"/>
<pin id="333" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="eol_loc "/>
</bind>
</comp>

<comp id="337" class="1005" name="axi_last_loc_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_loc "/>
</bind>
</comp>

<comp id="343" class="1005" name="cond_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="4"/>
<pin id="345" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="348" class="1005" name="rows_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="1"/>
<pin id="350" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="353" class="1005" name="cols_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="1"/>
<pin id="355" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="128" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="122" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="76" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="150" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="150" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="167"><net_src comp="74" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="214"><net_src comp="88" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="215"><net_src comp="155" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="216"><net_src comp="168" pin="4"/><net_sink comp="196" pin=2"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="196" pin=8"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="196" pin=9"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="196" pin=10"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="196" pin=11"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="196" pin=12"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="196" pin=13"/></net>

<net id="238"><net_src comp="90" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="225" pin=4"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="225" pin=5"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="225" pin=6"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="225" pin=7"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="225" pin=8"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="225" pin=9"/></net>

<net id="250"><net_src comp="116" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="270" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="86" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="292"><net_src comp="278" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="304"><net_src comp="96" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="176" pin=8"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="225" pin=10"/></net>

<net id="311"><net_src comp="100" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="318"><net_src comp="122" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="323"><net_src comp="128" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="328"><net_src comp="104" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="196" pin=15"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="334"><net_src comp="108" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="196" pin=14"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="340"><net_src comp="112" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="176" pin=9"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="346"><net_src comp="246" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="196" pin=5"/></net>

<net id="351"><net_src comp="257" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="356"><net_src comp="262" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="196" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_video_V_data_V | {}
	Port: s_axis_video_V_keep_V | {}
	Port: s_axis_video_V_strb_V | {}
	Port: s_axis_video_V_user_V | {}
	Port: s_axis_video_V_last_V | {}
	Port: s_axis_video_V_id_V | {}
	Port: s_axis_video_V_dest_V | {}
	Port: stream_in | {5 6 }
	Port: HwReg_width_c23 | {1 }
	Port: HwReg_height_c29 | {1 }
 - Input state : 
	Port: AXIvideo2MultiPixStream : s_axis_video_V_data_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_keep_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_strb_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_user_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_last_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_id_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_dest_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : p_read | {1 }
	Port: AXIvideo2MultiPixStream : p_read1 | {1 }
	Port: AXIvideo2MultiPixStream : p_read2 | {1 }
  - Chain level:
	State 1
		store_ln496 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln496 : 1
		i_4 : 1
		br_ln496 : 2
		call_ln476 : 1
		store_ln496 : 2
	State 6
	State 7
	State 8
		call_ln0 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                         |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|
|          | grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176 |    3    |    0    |
|          |      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196     |    42   |    64   |
|   call   |  grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225  |    2    |    0    |
|          |                 grp_reg_unsigned_short_s_fu_257                 |    12   |    0    |
|          |                 grp_reg_unsigned_short_s_fu_262                 |    12   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   icmp   |                           cond_fu_246                           |    0    |    15   |
|          |                        icmp_ln496_fu_273                        |    0    |    19   |
|----------|-----------------------------------------------------------------|---------|---------|
|    add   |                            i_4_fu_278                           |    0    |    19   |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                       p_read25_read_fu_116                      |    0    |    0    |
|   read   |                       p_read14_read_fu_122                      |    0    |    0    |
|          |                      p_read_10_read_fu_128                      |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   write  |                      write_ln0_write_fu_134                     |    0    |    0    |
|          |                      write_ln0_write_fu_142                     |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   Total  |                                                                 |    71   |   117   |
|----------|-----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  axi_data_13_reg_301  |   24   |
|axi_data_14_loc_reg_325|   24   |
|   axi_last_2_reg_164  |    1   |
|  axi_last_loc_reg_337 |    1   |
|      cols_reg_353     |   12   |
|      cond_reg_343     |    1   |
|    eol_loc_reg_331    |    1   |
|       i_reg_308       |   12   |
|    p_read14_reg_315   |   12   |
|   p_read_10_reg_320   |   12   |
|      rows_reg_348     |   12   |
|      sof_reg_150      |    1   |
+-----------------------+--------+
|         Total         |   113  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|     sof_reg_150    |  p0  |   3  |   1  |    3   ||    9    |
| axi_last_2_reg_164 |  p0  |   2  |   1  |    2   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |    5   ||  0.903  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   71   |   117  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   184  |   135  |
+-----------+--------+--------+--------+
