/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module spi_top(wb_clk_i, wb_rst_i, wb_we_i, wb_stb_i, wb_cyc_i, wb_ack_o, wb_err_o, wb_int_o, sclk_pad_o, mosi_pad_o, miso_pad_i, wb_dat_i, wb_dat_o, wb_sel_i, ss_pad_o, wb_adr_i);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire [7:0] _0578_;
  wire [6:0] _0579_;
  wire [6:0] _0580_;
  wire [7:0] _0581_;
  wire [6:0] _0582_;
  wire [6:0] _0583_;
  wire [15:0] \clgen.divider ;
  wire \clgen.enable ;
  wire [13:0] ctrl;
  input miso_pad_i;
  wire miso_pad_i;
  output mosi_pad_o;
  wire mosi_pad_o;
  output sclk_pad_o;
  wire sclk_pad_o;
  wire [7:0] \shift.cnt ;
  wire [127:0] \shift.data ;
  wire [6:0] \shift.len ;
  wire \shift.rx_negedge ;
  wire \shift.tx_negedge ;
  output [7:0] ss_pad_o;
  wire [7:0] ss_pad_o;
  output wb_ack_o;
  wire wb_ack_o;
  input [4:0] wb_adr_i;
  wire [4:0] wb_adr_i;
  input wb_clk_i;
  wire wb_clk_i;
  input wb_cyc_i;
  wire wb_cyc_i;
  input [31:0] wb_dat_i;
  wire [31:0] wb_dat_i;
  output [31:0] wb_dat_o;
  wire [31:0] wb_dat_o;
  output wb_err_o;
  wire wb_err_o;
  output wb_int_o;
  wire wb_int_o;
  input wb_rst_i;
  wire wb_rst_i;
  input [3:0] wb_sel_i;
  wire [3:0] wb_sel_i;
  input wb_stb_i;
  wire wb_stb_i;
  input wb_we_i;
  wire wb_we_i;
  dffsre _0584_ (
    .C(wb_clk_i),
    .D(_0001_),
    .E(_0000_),
    .Q(\shift.data [33]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0585_ (
    .C(wb_clk_i),
    .D(_0003_),
    .E(_0002_),
    .Q(\shift.data [34]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0586_ (
    .C(wb_clk_i),
    .D(wb_dat_i[0]),
    .E(_0004_),
    .Q(\clgen.divider [0]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0587_ (
    .C(wb_clk_i),
    .D(wb_dat_i[1]),
    .E(_0004_),
    .Q(\clgen.divider [1]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0588_ (
    .C(wb_clk_i),
    .D(wb_dat_i[2]),
    .E(_0004_),
    .Q(\clgen.divider [2]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0589_ (
    .C(wb_clk_i),
    .D(wb_dat_i[3]),
    .E(_0004_),
    .Q(\clgen.divider [3]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0590_ (
    .C(wb_clk_i),
    .D(wb_dat_i[4]),
    .E(_0004_),
    .Q(\clgen.divider [4]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0591_ (
    .C(wb_clk_i),
    .D(wb_dat_i[5]),
    .E(_0004_),
    .Q(\clgen.divider [5]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0592_ (
    .C(wb_clk_i),
    .D(wb_dat_i[6]),
    .E(_0004_),
    .Q(\clgen.divider [6]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0593_ (
    .C(wb_clk_i),
    .D(wb_dat_i[7]),
    .E(_0004_),
    .Q(\clgen.divider [7]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0594_ (
    .C(wb_clk_i),
    .D(_0005_),
    .E(_0006_),
    .Q(\clgen.enable ),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0595_ (
    .C(wb_clk_i),
    .D(_0008_),
    .E(_0007_),
    .Q(\shift.data [0]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0596_ (
    .C(wb_clk_i),
    .D(_0012_),
    .E(_0011_),
    .Q(\shift.len [0]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0597_ (
    .C(wb_clk_i),
    .D(wb_dat_i[1]),
    .E(_0011_),
    .Q(\shift.len [1]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0598_ (
    .C(wb_clk_i),
    .D(wb_dat_i[2]),
    .E(_0011_),
    .Q(\shift.len [2]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0599_ (
    .C(wb_clk_i),
    .D(wb_dat_i[3]),
    .E(_0011_),
    .Q(\shift.len [3]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0600_ (
    .C(wb_clk_i),
    .D(wb_dat_i[4]),
    .E(_0011_),
    .Q(\shift.len [4]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0601_ (
    .C(wb_clk_i),
    .D(wb_dat_i[5]),
    .E(_0011_),
    .Q(\shift.len [5]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0602_ (
    .C(wb_clk_i),
    .D(wb_dat_i[6]),
    .E(_0011_),
    .Q(\shift.len [6]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0603_ (
    .C(wb_clk_i),
    .D(wb_dat_i[7]),
    .E(_0011_),
    .Q(ctrl[7]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0604_ (
    .C(wb_clk_i),
    .D(wb_dat_i[0]),
    .E(_0013_),
    .Q(_0014_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0605_ (
    .C(wb_clk_i),
    .D(wb_dat_i[1]),
    .E(_0013_),
    .Q(_0015_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0606_ (
    .C(wb_clk_i),
    .D(wb_dat_i[2]),
    .E(_0013_),
    .Q(_0016_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0607_ (
    .C(wb_clk_i),
    .D(wb_dat_i[3]),
    .E(_0013_),
    .Q(_0017_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0608_ (
    .C(wb_clk_i),
    .D(wb_dat_i[4]),
    .E(_0013_),
    .Q(_0018_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0609_ (
    .C(wb_clk_i),
    .D(wb_dat_i[5]),
    .E(_0013_),
    .Q(_0019_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0610_ (
    .C(wb_clk_i),
    .D(wb_dat_i[6]),
    .E(_0013_),
    .Q(_0020_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0611_ (
    .C(wb_clk_i),
    .D(wb_dat_i[7]),
    .E(_0013_),
    .Q(_0021_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0612_ (
    .C(wb_clk_i),
    .D(_0023_),
    .E(1'b1),
    .Q(wb_dat_o[0]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0613_ (
    .C(wb_clk_i),
    .D(_0024_),
    .E(1'b1),
    .Q(wb_dat_o[1]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0614_ (
    .C(wb_clk_i),
    .D(_0025_),
    .E(1'b1),
    .Q(wb_dat_o[2]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0615_ (
    .C(wb_clk_i),
    .D(_0026_),
    .E(1'b1),
    .Q(wb_dat_o[3]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0616_ (
    .C(wb_clk_i),
    .D(_0027_),
    .E(1'b1),
    .Q(wb_dat_o[4]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0617_ (
    .C(wb_clk_i),
    .D(_0028_),
    .E(1'b1),
    .Q(wb_dat_o[5]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0618_ (
    .C(wb_clk_i),
    .D(_0029_),
    .E(1'b1),
    .Q(wb_dat_o[6]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0619_ (
    .C(wb_clk_i),
    .D(_0030_),
    .E(1'b1),
    .Q(wb_dat_o[7]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0620_ (
    .C(wb_clk_i),
    .D(_0031_),
    .E(1'b1),
    .Q(wb_dat_o[8]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0621_ (
    .C(wb_clk_i),
    .D(_0032_),
    .E(1'b1),
    .Q(wb_dat_o[9]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0622_ (
    .C(wb_clk_i),
    .D(_0033_),
    .E(1'b1),
    .Q(wb_dat_o[10]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0623_ (
    .C(wb_clk_i),
    .D(_0034_),
    .E(1'b1),
    .Q(wb_dat_o[11]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0624_ (
    .C(wb_clk_i),
    .D(_0035_),
    .E(1'b1),
    .Q(wb_dat_o[12]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0625_ (
    .C(wb_clk_i),
    .D(_0036_),
    .E(1'b1),
    .Q(wb_dat_o[13]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0626_ (
    .C(wb_clk_i),
    .D(_0037_),
    .E(1'b1),
    .Q(wb_dat_o[14]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0627_ (
    .C(wb_clk_i),
    .D(_0038_),
    .E(1'b1),
    .Q(wb_dat_o[15]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0628_ (
    .C(wb_clk_i),
    .D(_0039_),
    .E(1'b1),
    .Q(wb_dat_o[16]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0629_ (
    .C(wb_clk_i),
    .D(_0040_),
    .E(1'b1),
    .Q(wb_dat_o[17]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0630_ (
    .C(wb_clk_i),
    .D(_0041_),
    .E(1'b1),
    .Q(wb_dat_o[18]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0631_ (
    .C(wb_clk_i),
    .D(_0042_),
    .E(1'b1),
    .Q(wb_dat_o[19]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0632_ (
    .C(wb_clk_i),
    .D(_0043_),
    .E(1'b1),
    .Q(wb_dat_o[20]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0633_ (
    .C(wb_clk_i),
    .D(_0044_),
    .E(1'b1),
    .Q(wb_dat_o[21]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0634_ (
    .C(wb_clk_i),
    .D(_0045_),
    .E(1'b1),
    .Q(wb_dat_o[22]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0635_ (
    .C(wb_clk_i),
    .D(_0046_),
    .E(1'b1),
    .Q(wb_dat_o[23]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0636_ (
    .C(wb_clk_i),
    .D(_0047_),
    .E(1'b1),
    .Q(wb_dat_o[24]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0637_ (
    .C(wb_clk_i),
    .D(_0048_),
    .E(1'b1),
    .Q(wb_dat_o[25]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0638_ (
    .C(wb_clk_i),
    .D(_0049_),
    .E(1'b1),
    .Q(wb_dat_o[26]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0639_ (
    .C(wb_clk_i),
    .D(_0050_),
    .E(1'b1),
    .Q(wb_dat_o[27]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0640_ (
    .C(wb_clk_i),
    .D(_0051_),
    .E(1'b1),
    .Q(wb_dat_o[28]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0641_ (
    .C(wb_clk_i),
    .D(_0052_),
    .E(1'b1),
    .Q(wb_dat_o[29]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0642_ (
    .C(wb_clk_i),
    .D(_0053_),
    .E(1'b1),
    .Q(wb_dat_o[30]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0643_ (
    .C(wb_clk_i),
    .D(_0054_),
    .E(1'b1),
    .Q(wb_dat_o[31]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0644_ (
    .C(wb_clk_i),
    .D(_0055_),
    .E(1'b1),
    .Q(wb_ack_o),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0645_ (
    .C(wb_clk_i),
    .D(_0056_),
    .E(1'b1),
    .Q(_0074_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0646_ (
    .C(wb_clk_i),
    .D(_0057_),
    .E(1'b1),
    .Q(_0075_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0647_ (
    .C(wb_clk_i),
    .D(_0058_),
    .E(1'b1),
    .Q(_0076_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0648_ (
    .C(wb_clk_i),
    .D(_0059_),
    .E(1'b1),
    .Q(_0077_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0649_ (
    .C(wb_clk_i),
    .D(_0060_),
    .E(1'b1),
    .Q(_0078_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0650_ (
    .C(wb_clk_i),
    .D(_0061_),
    .E(1'b1),
    .Q(_0079_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0651_ (
    .C(wb_clk_i),
    .D(_0062_),
    .E(1'b1),
    .Q(_0080_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0652_ (
    .C(wb_clk_i),
    .D(_0063_),
    .E(1'b1),
    .Q(_0081_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0653_ (
    .C(wb_clk_i),
    .D(_0064_),
    .E(1'b1),
    .Q(_0082_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0654_ (
    .C(wb_clk_i),
    .D(_0065_),
    .E(1'b1),
    .Q(_0083_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0655_ (
    .C(wb_clk_i),
    .D(_0066_),
    .E(1'b1),
    .Q(_0084_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0656_ (
    .C(wb_clk_i),
    .D(_0067_),
    .E(1'b1),
    .Q(_0085_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0657_ (
    .C(wb_clk_i),
    .D(_0068_),
    .E(1'b1),
    .Q(_0086_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0658_ (
    .C(wb_clk_i),
    .D(_0069_),
    .E(1'b1),
    .Q(_0087_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0659_ (
    .C(wb_clk_i),
    .D(_0070_),
    .E(1'b1),
    .Q(_0088_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0660_ (
    .C(wb_clk_i),
    .D(_0071_),
    .E(1'b1),
    .Q(_0089_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0661_ (
    .C(wb_clk_i),
    .D(_0072_),
    .E(1'b1),
    .Q(_0090_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0662_ (
    .C(wb_clk_i),
    .D(_0073_),
    .E(1'b1),
    .Q(_0091_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0663_ (
    .C(wb_clk_i),
    .D(_0094_),
    .E(_0093_),
    .Q(\shift.data [39]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0664_ (
    .C(wb_clk_i),
    .D(wb_dat_i[8]),
    .E(_0095_),
    .Q(\clgen.divider [8]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0665_ (
    .C(wb_clk_i),
    .D(wb_dat_i[9]),
    .E(_0095_),
    .Q(\clgen.divider [9]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0666_ (
    .C(wb_clk_i),
    .D(wb_dat_i[10]),
    .E(_0095_),
    .Q(\clgen.divider [10]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0667_ (
    .C(wb_clk_i),
    .D(wb_dat_i[11]),
    .E(_0095_),
    .Q(\clgen.divider [11]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0668_ (
    .C(wb_clk_i),
    .D(wb_dat_i[12]),
    .E(_0095_),
    .Q(\clgen.divider [12]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0669_ (
    .C(wb_clk_i),
    .D(wb_dat_i[13]),
    .E(_0095_),
    .Q(\clgen.divider [13]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0670_ (
    .C(wb_clk_i),
    .D(wb_dat_i[14]),
    .E(_0095_),
    .Q(\clgen.divider [14]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0671_ (
    .C(wb_clk_i),
    .D(wb_dat_i[15]),
    .E(_0095_),
    .Q(\clgen.divider [15]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0672_ (
    .C(wb_clk_i),
    .D(_0097_),
    .E(_0096_),
    .Q(\shift.data [35]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0673_ (
    .C(wb_clk_i),
    .D(_0099_),
    .E(_0098_),
    .Q(\shift.data [36]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0674_ (
    .C(wb_clk_i),
    .D(_0101_),
    .E(_0100_),
    .Q(\shift.data [37]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _0675_ (
    .C(wb_clk_i),
    .D(_0103_),
    .E(_0102_),
    .Q(\shift.data [38]),
    .R(_0577_),
    .S(1'b1)
  );
  assign _0446_ = 32'd268435456 >> { wb_we_i, wb_stb_i, wb_cyc_i, \clgen.enable , wb_adr_i[4] };
  assign _0447_ = 8'b10000000 >> { wb_adr_i[3:2], _0446_ };
  assign _0448_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \shift.cnt [0], \shift.rx_negedge , \shift.cnt [2:1], \shift.cnt [3], \shift.cnt [4] };
  assign _0449_ = 32'd3679265970 >> { \shift.len [6], _0448_, _0009_, \shift.cnt [5], \shift.len [5] };
  assign _0450_ = 16'b0000000000000001 >> { \shift.cnt [1:0], \shift.cnt [2], \shift.cnt [3] };
  assign _0451_ = 8'b00010000 >> { _0450_, \shift.cnt [4], \shift.cnt [5] };
  assign _0452_ = 32'd1429252815 >> { \shift.cnt [6], _0255_, _0451_, \shift.rx_negedge , _0449_ };
  assign _0453_ = 8'b00010000 >> { _0450_, \shift.cnt [4], \shift.rx_negedge  };
  assign _0454_ = 64'b0011110011000011110000110011110010101010101010100101010101010101 >> { _0255_, \shift.cnt [5], _0009_, \shift.len [5], _0448_, _0453_ };
  assign _0455_ = 32'd1431646415 >> { _0255_, \shift.cnt [4], _0450_, \shift.rx_negedge , _0580_[4] };
  assign _0456_ = 16'b0000000100000000 >> { _0455_, _0454_, _0452_, _0446_ };
  assign _0457_ = 32'd2863332355 >> { _0255_, \shift.cnt [1:0], \shift.rx_negedge , _0580_[1] };
  assign _0458_ = 16'b1010101011000011 >> { _0255_, \shift.cnt [0], \shift.rx_negedge , _0580_[0] };
  assign _0459_ = 32'd131070 >> { \shift.cnt [3], \shift.cnt [1:0], \shift.cnt [2], \shift.rx_negedge  };
  assign _0460_ = 8'b00111010 >> { _0255_, _0580_[3], _0459_ };
  assign _0461_ = 64'b0101010101010101010101010101010100000000000000111111111111111100 >> { _0255_, \shift.cnt [2:0], \shift.rx_negedge , _0580_[2] };
  assign _0462_ = 4'b0001 >> { _0461_, _0460_ };
  assign _0320_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[1], _0447_, _0462_, _0456_, _0458_, _0457_ };
  assign _0463_ = 8'b00010000 >> { _0451_, \shift.cnt [6], _0271_ };
  assign _0464_ = 32'd3423382026 >> { \shift.rx_negedge , sclk_pad_o, _0463_, _0074_, _0075_ };
  assign _0465_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, _0142_, \shift.data [94], _0147_, \shift.data [92] };
  assign _0466_ = 4'b0100 >> { _0460_, _0461_ };
  assign _0467_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, _0214_, \shift.data [86], _0219_, \shift.data [84] };
  assign _0468_ = 4'b0100 >> { _0461_, _0460_ };
  assign _0469_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, _0152_, \shift.data [90], _0157_, \shift.data [88] };
  assign _0470_ = 4'b1000 >> { _0461_, _0460_ };
  assign _0471_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, _0224_, \shift.data [82], _0229_, \shift.data [80] };
  assign _0472_ = 64'b0000111100001111010101010101010100110011001100110000000011111111 >> { _0461_, _0460_, _0465_, _0471_, _0467_, _0469_ };
  assign _0473_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0461_, \shift.data [123:122], \shift.data [127:126] };
  assign _0474_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0461_, \shift.data [121:120], \shift.data [125:124] };
  assign _0475_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0461_, \shift.data [115:114], \shift.data [119:118] };
  assign _0476_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0461_, \shift.data [113:112], \shift.data [117:116] };
  assign _0477_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { _0460_, _0457_, _0473_, _0475_, _0476_, _0474_ };
  assign _0478_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [79:76] };
  assign _0479_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [71:68] };
  assign _0480_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [75:73], _0332_ };
  assign _0481_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [67:64] };
  assign _0482_ = 64'b0000111100001111010101010101010100110011001100110000000011111111 >> { _0461_, _0460_, _0478_, _0481_, _0479_, _0480_ };
  assign _0483_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [111], _0327_, \shift.data [109], _0322_ };
  assign _0484_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [103], _0375_, \shift.data [101], _0370_ };
  assign _0485_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [107], _0317_, _0314_, \shift.data [104] };
  assign _0486_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [99], _0365_, \shift.data [97], _0262_ };
  assign _0487_ = 64'b0000111100001111010101010101010100110011001100110000000011111111 >> { _0461_, _0460_, _0483_, _0486_, _0484_, _0485_ };
  assign _0488_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { _0455_, _0454_, _0472_, _0482_, _0487_, _0477_ };
  assign _0489_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, _0106_, \shift.data [30], _0111_, \shift.data [28] };
  assign _0490_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, _0178_, \shift.data [22], _0183_, \shift.data [20] };
  assign _0491_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, _0116_, \shift.data [26], _0121_, \shift.data [24] };
  assign _0492_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, _0188_, \shift.data [18], _0193_, \shift.data [16] };
  assign _0493_ = 64'b0000111100001111010101010101010100110011001100110000000011111111 >> { _0461_, _0460_, _0489_, _0492_, _0490_, _0491_ };
  assign _0494_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [63:60] };
  assign _0495_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [55:52] };
  assign _0496_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [59:56] };
  assign _0497_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [51:48] };
  assign _0498_ = 64'b0000111100001111010101010101010100110011001100110000000011111111 >> { _0461_, _0460_, _0494_, _0497_, _0495_, _0496_ };
  assign _0499_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [15:12] };
  assign _0500_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [7], _0351_, \shift.data [5], _0360_ };
  assign _0501_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [11:9], _0295_ };
  assign _0502_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0457_, \shift.data [3], _0246_, _0274_, \shift.data [0] };
  assign _0503_ = 64'b0000111100001111010101010101010100110011001100110000000011111111 >> { _0461_, _0460_, _0499_, _0502_, _0500_, _0501_ };
  assign _0504_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0461_, \shift.data [43], _0280_, \shift.data [47], _0290_ };
  assign _0505_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0461_, \shift.data [41:40], \shift.data [45], _0285_ };
  assign _0506_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0461_, \shift.data [35:34], \shift.data [39:38] };
  assign _0507_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0458_, _0461_, \shift.data [33], _0398_, \shift.data [37:36] };
  assign _0508_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { _0460_, _0457_, _0504_, _0506_, _0507_, _0505_ };
  assign _0509_ = 64'b1111000011110000110011001100110011111111000000001010101010101010 >> { _0455_, _0454_, _0493_, _0503_, _0508_, _0498_ };
  assign _0510_ = 32'd4042273621 >> { _0464_, _0452_, miso_pad_i, _0509_, _0488_ };
  assign _0316_ = 8'b11001010 >> { _0447_, wb_dat_i[10], _0510_ };
  assign _0511_ = 8'b00010000 >> { _0446_, wb_adr_i[3:2] };
  assign _0294_ = 8'b11001010 >> { _0511_, wb_dat_i[8], _0510_ };
  assign _0325_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0447_, _0456_, _0457_, _0462_, _0458_ };
  assign _0324_ = 8'b11001010 >> { _0447_, wb_dat_i[13], _0510_ };
  assign _0319_ = 8'b11001010 >> { _0447_, wb_dat_i[11], _0510_ };
  assign _0313_ = 8'b11001010 >> { _0447_, wb_dat_i[9], _0510_ };
  assign _0307_ = 8'b11001010 >> { _0511_, wb_dat_i[14], _0510_ };
  assign _0350_ = 8'b11001010 >> { _0511_, wb_dat_i[6], _0510_ };
  assign _0512_ = 8'b01000000 >> { wb_adr_i[3], _0446_, wb_adr_i[2] };
  assign _0513_ = 16'b0000000100000000 >> { _0454_, _0455_, _0452_, _0446_ };
  assign _0230_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[2], _0512_, _0470_, _0513_, _0458_, _0457_ };
  assign _0514_ = 16'b0100000000000000 >> { _0455_, _0454_, _0452_, _0446_ };
  assign _0361_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0511_, _0458_, _0514_, _0466_, _0457_ };
  assign _0364_ = 8'b11001010 >> { _0447_, wb_dat_i[2], _0510_ };
  assign _0161_ = 8'b11001010 >> { _0447_, wb_dat_i[31], _0510_ };
  assign _0165_ = 8'b11001010 >> { _0447_, wb_dat_i[29], _0510_ };
  assign _0169_ = 8'b11001010 >> { _0447_, wb_dat_i[27], _0510_ };
  assign _0237_ = 8'b11001010 >> { _0447_, wb_dat_i[21], _0510_ };
  assign _0245_ = 8'b11001010 >> { _0511_, wb_dat_i[2], _0510_ };
  assign _0159_ = 8'b11001010 >> { _0512_, wb_dat_i[24], _0510_ };
  assign _0315_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0447_, _0456_, _0457_, _0468_, _0458_ };
  assign _0309_ = 8'b11001010 >> { _0511_, wb_dat_i[15], _0510_ };
  assign _0353_ = 8'b11001010 >> { _0511_, wb_dat_i[7], _0510_ };
  assign _0515_ = 16'b0000000000000001 >> { _0455_, _0454_, _0452_, _0446_ };
  assign _0160_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[3], _0447_, _0458_, _0457_, _0462_, _0515_ };
  assign _0164_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0447_, _0458_, _0515_, _0462_, _0457_ };
  assign _0168_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[3], _0447_, _0458_, _0457_, _0468_, _0515_ };
  assign _0173_ = 8'b11001010 >> { _0447_, wb_dat_i[25], _0510_ };
  assign _0232_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[2], _0447_, _0458_, _0457_, _0466_, _0515_ };
  assign _0236_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0447_, _0458_, _0515_, _0466_, _0457_ };
  assign _0240_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[2], _0447_, _0458_, _0457_, _0470_, _0515_ };
  assign _0323_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0447_, _0458_, _0456_, _0462_, _0457_ };
  assign _0318_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[1], _0447_, _0458_, _0457_, _0468_, _0456_ };
  assign _0311_ = 8'b11001010 >> { _0447_, wb_dat_i[16], _0510_ };
  assign _0352_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[0], _0511_, _0458_, _0457_, _0466_, _0514_ };
  assign _0362_ = 8'b11001010 >> { _0511_, wb_dat_i[5], _0510_ };
  assign _0369_ = 8'b11001010 >> { _0447_, wb_dat_i[4], _0510_ };
  assign _0368_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[0], _0447_, _0466_, _0456_, _0458_, _0457_ };
  assign _0367_ = 8'b11001010 >> { _0447_, wb_dat_i[3], _0510_ };
  assign _0363_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0447_, _0456_, _0457_, _0470_, _0458_ };
  assign _0272_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0511_, _0458_, _0514_, _0470_, _0457_ };
  assign _0516_ = 8'b01000000 >> { _0446_, wb_adr_i[2], wb_adr_i[3] };
  assign _0139_ = 8'b11001010 >> { _0516_, wb_dat_i[24], _0510_ };
  assign _0141_ = 8'b11001010 >> { _0512_, wb_dat_i[31], _0510_ };
  assign _0146_ = 8'b11001010 >> { _0512_, wb_dat_i[29], _0510_ };
  assign _0151_ = 8'b11001010 >> { _0512_, wb_dat_i[27], _0510_ };
  assign _0123_ = 8'b11001010 >> { _0511_, wb_dat_i[24], _0510_ };
  assign _0211_ = 8'b11001010 >> { _0516_, wb_dat_i[16], _0510_ };
  assign _0213_ = 8'b11001010 >> { _0512_, wb_dat_i[23], _0510_ };
  assign _0218_ = 8'b11001010 >> { _0512_, wb_dat_i[21], _0510_ };
  assign _0223_ = 8'b11001010 >> { _0512_, wb_dat_i[19], _0510_ };
  assign _0195_ = 8'b11001010 >> { _0511_, wb_dat_i[16], _0510_ };
  assign _0344_ = 8'b11001010 >> { _0512_, wb_dat_i[14], _0510_ };
  assign _0340_ = 8'b11001010 >> { _0512_, wb_dat_i[12], _0510_ };
  assign _0336_ = 8'b11001010 >> { _0512_, wb_dat_i[10], _0510_ };
  assign _0348_ = 8'b11001010 >> { _0516_, wb_dat_i[8], _0510_ };
  assign _0355_ = 8'b11001010 >> { _0447_, wb_dat_i[8], _0510_ };
  assign _0233_ = 8'b11001010 >> { _0447_, wb_dat_i[23], _0510_ };
  assign _0376_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[0], _0447_, _0458_, _0457_, _0466_, _0456_ };
  assign _0163_ = 8'b11001010 >> { _0447_, wb_dat_i[30], _0510_ };
  assign _0167_ = 8'b11001010 >> { _0447_, wb_dat_i[28], _0510_ };
  assign _0171_ = 8'b11001010 >> { _0447_, wb_dat_i[26], _0510_ };
  assign _0235_ = 8'b11001010 >> { _0447_, wb_dat_i[22], _0510_ };
  assign _0239_ = 8'b11001010 >> { _0447_, wb_dat_i[20], _0510_ };
  assign _0308_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[1], _0511_, _0458_, _0457_, _0462_, _0514_ };
  assign _0310_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[2], _0447_, _0470_, _0515_, _0458_, _0457_ };
  assign _0517_ = 16'b0000000100000000 >> { _0452_, _0455_, _0454_, _0446_ };
  assign _0138_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[3], _0516_, _0468_, _0517_, _0458_, _0457_ };
  assign _0156_ = 8'b11001010 >> { _0512_, wb_dat_i[25], _0510_ };
  assign _0210_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[2], _0516_, _0470_, _0517_, _0458_, _0457_ };
  assign _0518_ = 16'b0001000000000000 >> { _0455_, _0454_, _0452_, _0446_ };
  assign _0339_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[1], _0512_, _0462_, _0518_, _0458_, _0457_ };
  assign _0335_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0512_, _0518_, _0457_, _0468_, _0458_ };
  assign _0330_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[1], _0512_, _0468_, _0518_, _0458_, _0457_ };
  assign _0377_ = 8'b11001010 >> { _0447_, wb_dat_i[7], _0510_ };
  assign _0387_ = 8'b11001010 >> { _0512_, wb_dat_i[4], _0510_ };
  assign _0383_ = 8'b11001010 >> { _0512_, wb_dat_i[2], _0510_ };
  assign _0378_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[0], _0512_, _0470_, _0518_, _0458_, _0457_ };
  assign _0124_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[3], _0516_, _0458_, _0457_, _0462_, _0517_ };
  assign _0129_ = 8'b11001010 >> { _0516_, wb_dat_i[29], _0510_ };
  assign _0133_ = 8'b11001010 >> { _0516_, wb_dat_i[27], _0510_ };
  assign _0125_ = 8'b11001010 >> { _0516_, wb_dat_i[31], _0510_ };
  assign _0197_ = 8'b11001010 >> { _0516_, wb_dat_i[23], _0510_ };
  assign _0201_ = 8'b11001010 >> { _0516_, wb_dat_i[21], _0510_ };
  assign _0205_ = 8'b11001010 >> { _0516_, wb_dat_i[19], _0510_ };
  assign _0209_ = 8'b11001010 >> { _0516_, wb_dat_i[17], _0510_ };
  assign _0284_ = 8'b11001010 >> { _0516_, wb_dat_i[12], _0510_ };
  assign _0279_ = 8'b11001010 >> { _0516_, wb_dat_i[10], _0510_ };
  assign _0346_ = 8'b11001010 >> { _0512_, wb_dat_i[15], _0510_ };
  assign _0519_ = 16'b0001000000000000 >> { _0455_, _0452_, _0454_, _0446_ };
  assign _0000_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0516_, _0458_, _0519_, _0470_, _0457_ };
  assign _0397_ = 8'b11001010 >> { _0516_, wb_dat_i[0], _0510_ };
  assign _0105_ = 8'b11001010 >> { _0511_, wb_dat_i[31], _0510_ };
  assign _0110_ = 8'b11001010 >> { _0511_, wb_dat_i[29], _0510_ };
  assign _0115_ = 8'b11001010 >> { _0511_, wb_dat_i[27], _0510_ };
  assign _0174_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[3], _0447_, _0468_, _0515_, _0458_, _0457_ };
  assign _0177_ = 8'b11001010 >> { _0511_, wb_dat_i[23], _0510_ };
  assign _0182_ = 8'b11001010 >> { _0511_, wb_dat_i[21], _0510_ };
  assign _0187_ = 8'b11001010 >> { _0511_, wb_dat_i[19], _0510_ };
  assign _0175_ = 8'b11001010 >> { _0447_, wb_dat_i[24], _0510_ };
  assign _0303_ = 8'b11001010 >> { _0511_, wb_dat_i[12], _0510_ };
  assign _0299_ = 8'b11001010 >> { _0511_, wb_dat_i[10], _0510_ };
  assign _0321_ = 8'b11001010 >> { _0447_, wb_dat_i[12], _0510_ };
  assign _0354_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[1], _0447_, _0468_, _0456_, _0458_, _0457_ };
  assign _0007_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[0], _0511_, _0470_, _0514_, _0458_, _0457_ };
  assign _0520_ = 32'd1073741824 >> { wb_we_i, wb_stb_i, wb_cyc_i, wb_adr_i[4], \clgen.enable  };
  assign _0254_ = 16'b0001000000000000 >> { _0520_, wb_sel_i[1], wb_adr_i[3:2] };
  assign _0249_ = 16'b1111111110000000 >> { _0254_, _0075_, \clgen.enable , _0463_ };
  assign _0250_ = 16'b0001000000000000 >> { _0520_, wb_dat_i[8], wb_adr_i[3:2] };
  assign _0004_ = 16'b0100000000000000 >> { _0520_, wb_adr_i[2], wb_sel_i[0], wb_adr_i[3] };
  assign _0005_ = 4'b0100 >> { _0251_, \clgen.enable  };
  assign _0006_ = 16'b1000100011110000 >> { \clgen.enable , _0251_, _0463_, _0075_ };
  assign _0011_ = 16'b0001000000000000 >> { _0520_, wb_sel_i[0], wb_adr_i[3:2] };
  assign _0373_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0447_, _0456_, _0457_, _0466_, _0458_ };
  assign _0393_ = 8'b11001010 >> { _0516_, wb_dat_i[9], _0510_ };
  assign _0012_ = 4'b1110 >> { \shift.len [0], wb_dat_i[0] };
  assign _0582_[0] = 4'b1001 >> { \shift.cnt [0], \shift.len [0] };
  assign _0579_[0] = 4'b0110 >> { \shift.rx_negedge , _0582_[0] };
  assign _0582_[1] = 4'b1001 >> { \shift.len [1], \shift.cnt [1] };
  assign _0579_[1] = 8'b01111000 >> { _0582_[1], \shift.cnt [0], \shift.rx_negedge  };
  assign _0521_ = 16'b1000000000000000 >> { _0077_, _0076_, _0079_, _0078_ };
  assign _0522_ = 8'b10000000 >> { _0081_, _0080_, _0521_ };
  assign _0523_ = 16'b1000000000000000 >> { _0083_, _0082_, _0084_, _0522_ };
  assign _0524_ = 16'b1000000000000000 >> { _0085_, _0086_, _0087_, _0523_ };
  assign _0525_ = 32'd2147483648 >> { _0089_, _0088_, _0091_, _0090_, \clgen.enable  };
  assign _0252_ = 16'b1011000000000000 >> { _0525_, _0524_, _0463_, sclk_pad_o };
  assign _0582_[3] = 4'b1001 >> { \shift.len [3], \shift.cnt [3] };
  assign _0579_[3] = 32'd2147450880 >> { _0582_[3], \shift.cnt [2:0], \shift.rx_negedge  };
  assign _0269_ = 16'b0011110010101010 >> { \clgen.enable , \shift.cnt [6], _0451_, \shift.len [6] };
  assign _0268_ = 32'd3476073130 >> { \clgen.enable , \shift.cnt [5], _0450_, \shift.cnt [4], \shift.len [5] };
  assign _0267_ = 16'b0011110010101010 >> { \clgen.enable , \shift.cnt [4], _0450_, \shift.len [4] };
  assign _0266_ = 64'b1111111111111100000000000000001110101010101010101010101010101010 >> { \clgen.enable , \shift.cnt [3], \shift.cnt [1:0], \shift.cnt [2], \shift.len [3] };
  assign _0265_ = 32'd4228098730 >> { \clgen.enable , \shift.cnt [2:0], \shift.len [2] };
  assign _0264_ = 16'b1100001110101010 >> { \clgen.enable , \shift.cnt [1:0], \shift.len [1] };
  assign _0263_ = 8'b00111010 >> { \clgen.enable , \shift.cnt [0], \shift.len [0] };
  assign ss_pad_o[5] = 8'b01001111 >> { _0019_, _0257_, \clgen.enable  };
  assign ss_pad_o[4] = 8'b01001111 >> { _0018_, _0257_, \clgen.enable  };
  assign ss_pad_o[7] = 8'b01001111 >> { _0021_, _0257_, \clgen.enable  };
  assign ss_pad_o[6] = 8'b01001111 >> { _0020_, _0257_, \clgen.enable  };
  assign ss_pad_o[1] = 8'b01001111 >> { _0015_, _0257_, \clgen.enable  };
  assign ss_pad_o[0] = 8'b01001111 >> { _0014_, _0257_, \clgen.enable  };
  assign ss_pad_o[3] = 8'b01001111 >> { _0017_, _0257_, \clgen.enable  };
  assign ss_pad_o[2] = 8'b01001111 >> { _0016_, _0257_, \clgen.enable  };
  assign _0099_ = 8'b11001010 >> { _0516_, wb_dat_i[4], _0510_ };
  assign _0126_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0516_, _0517_, _0457_, _0462_, _0458_ };
  assign _0130_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[3], _0516_, _0462_, _0517_, _0458_, _0457_ };
  assign _0134_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0516_, _0517_, _0457_, _0468_, _0458_ };
  assign _0198_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0516_, _0517_, _0457_, _0466_, _0458_ };
  assign _0202_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[2], _0516_, _0466_, _0517_, _0458_, _0457_ };
  assign _0206_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0516_, _0517_, _0457_, _0470_, _0458_ };
  assign _0286_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0516_, _0458_, _0519_, _0462_, _0457_ };
  assign _0281_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[1], _0516_, _0458_, _0457_, _0468_, _0519_ };
  assign _0291_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[1], _0516_, _0458_, _0457_, _0462_, _0519_ };
  assign _0260_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[0], _0447_, _0470_, _0456_, _0458_, _0457_ };
  assign _0582_[4] = 4'b1001 >> { \shift.len [4], \shift.cnt [4] };
  assign _0579_[4] = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0582_[4], \shift.cnt [2:0], \shift.rx_negedge , \shift.cnt [3] };
  assign _0094_ = 8'b11001010 >> { _0516_, wb_dat_i[7], _0510_ };
  assign _0003_ = 8'b11001010 >> { _0516_, wb_dat_i[2], _0510_ };
  assign _0395_ = 8'b11001010 >> { _0512_, wb_dat_i[7], _0510_ };
  assign _0143_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0512_, _0513_, _0457_, _0462_, _0458_ };
  assign _0148_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[3], _0512_, _0462_, _0513_, _0458_, _0457_ };
  assign _0153_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0512_, _0513_, _0457_, _0468_, _0458_ };
  assign _0215_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0512_, _0513_, _0457_, _0466_, _0458_ };
  assign _0220_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[2], _0512_, _0466_, _0513_, _0458_, _0457_ };
  assign _0225_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0512_, _0513_, _0457_, _0470_, _0458_ };
  assign _0526_ = 16'b0001000000000000 >> { _0452_, _0454_, _0455_, _0446_ };
  assign _0107_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0511_, _0526_, _0457_, _0462_, _0458_ };
  assign _0112_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[3], _0511_, _0462_, _0526_, _0458_, _0457_ };
  assign _0117_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0511_, _0526_, _0457_, _0468_, _0458_ };
  assign _0179_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0511_, _0526_, _0457_, _0466_, _0458_ };
  assign _0184_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[2], _0511_, _0466_, _0526_, _0458_, _0457_ };
  assign _0189_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0511_, _0526_, _0457_, _0470_, _0458_ };
  assign _0242_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0447_, _0515_, _0457_, _0470_, _0458_ };
  assign _0008_ = 8'b11001010 >> { _0511_, wb_dat_i[0], _0510_ };
  assign _0013_ = 16'b0100000000000000 >> { wb_adr_i[3], _0520_, wb_sel_i[0], wb_adr_i[2] };
  assign _0093_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[0], _0516_, _0458_, _0457_, _0466_, _0519_ };
  assign _0261_ = 8'b11001010 >> { _0447_, wb_dat_i[0], _0510_ };
  assign _0022_ = 4'b1011 >> { \clgen.enable , _0075_ };
  assign _0258_ = 32'd265228207 >> { \shift.tx_negedge , _0463_, \clgen.enable , _0074_, _0075_ };
  assign _0582_[2] = 4'b1001 >> { \shift.len [2], \shift.cnt [2] };
  assign _0579_[2] = 16'b0111111110000000 >> { _0582_[2], \shift.cnt [0], \shift.rx_negedge , \shift.cnt [1] };
  assign _0374_ = 8'b11001010 >> { _0447_, wb_dat_i[6], _0510_ };
  assign _0379_ = 8'b11001010 >> { _0512_, wb_dat_i[0], _0510_ };
  assign _0527_ = 64'b1111000000001111000011111111000001000100010001001011101110111011 >> { _0255_, \shift.cnt [5], _0010_, \shift.len [5], _0450_, \shift.cnt [4] };
  assign _0528_ = 32'd2863332355 >> { _0255_, \shift.cnt [2:0], _0583_[2] };
  assign _0529_ = 16'b0101010100111100 >> { _0255_, \shift.cnt [1:0], _0583_[1] };
  assign _0530_ = 8'b10100011 >> { _0255_, \shift.cnt [0], _0583_[0] };
  assign _0531_ = 64'b1010101010101010101010101010101011111111111111000000000000000011 >> { _0255_, \shift.cnt [3], \shift.cnt [1:0], \shift.cnt [2], _0583_[3] };
  assign _0532_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [121], \shift.data [113], \shift.data [120], \shift.data [112] };
  assign _0533_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [123], \shift.data [115], \shift.data [122], \shift.data [114] };
  assign _0534_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [125], \shift.data [117], \shift.data [124], \shift.data [116] };
  assign _0535_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [127], \shift.data [119], \shift.data [126], \shift.data [118] };
  assign _0536_ = 64'b0000000011111111010101010101010100001111000011110011001100110011 >> { _0529_, _0528_, _0534_, _0535_, _0533_, _0532_ };
  assign _0537_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, _0157_, _0229_, \shift.data [88], \shift.data [80] };
  assign _0538_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, _0152_, _0224_, \shift.data [90], \shift.data [82] };
  assign _0539_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, _0147_, _0219_, \shift.data [92], \shift.data [84] };
  assign _0540_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, _0142_, _0214_, \shift.data [94], \shift.data [86] };
  assign _0541_ = 64'b0000000011111111010101010101010100001111000011110011001100110011 >> { _0529_, _0528_, _0539_, _0540_, _0538_, _0537_ };
  assign _0542_ = 32'd2389770240 >> { _0255_, \shift.len [6], \shift.cnt [5], _0010_, \shift.len [5] };
  assign _0543_ = 16'b1010101000111100 >> { _0255_, \shift.cnt [4], _0450_, _0583_[4] };
  assign _0544_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [57], \shift.data [49], \shift.data [56], \shift.data [48] };
  assign _0545_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [59], \shift.data [51], \shift.data [58], \shift.data [50] };
  assign _0546_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [61], \shift.data [53], \shift.data [60], \shift.data [52] };
  assign _0547_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [63], \shift.data [55], \shift.data [62], \shift.data [54] };
  assign _0548_ = 64'b0000000011111111010101010101010100001111000011110011001100110011 >> { _0529_, _0528_, _0546_, _0547_, _0545_, _0544_ };
  assign _0549_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, _0121_, _0193_, \shift.data [24], \shift.data [16] };
  assign _0550_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, _0116_, _0188_, \shift.data [26], \shift.data [18] };
  assign _0551_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, _0111_, _0183_, \shift.data [28], \shift.data [20] };
  assign _0552_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, _0106_, _0178_, \shift.data [30], \shift.data [22] };
  assign _0553_ = 64'b0000000011111111010101010101010100001111000011110011001100110011 >> { _0529_, _0528_, _0551_, _0552_, _0550_, _0549_ };
  assign _0554_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, _0314_, \shift.data [97], \shift.data [104], _0262_ };
  assign _0555_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [107], \shift.data [99], _0317_, _0365_ };
  assign _0556_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [109], \shift.data [101], _0322_, _0370_ };
  assign _0557_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [111], \shift.data [103], _0327_, _0375_ };
  assign _0558_ = 64'b0000000011111111010101010101010100001111000011110011001100110011 >> { _0529_, _0528_, _0556_, _0557_, _0555_, _0554_ };
  assign _0559_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [73], \shift.data [65], _0332_, \shift.data [64] };
  assign _0560_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [75], \shift.data [67], \shift.data [74], \shift.data [66] };
  assign _0561_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [77], \shift.data [69], \shift.data [76], \shift.data [68] };
  assign _0562_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [79], \shift.data [71], \shift.data [78], \shift.data [70] };
  assign _0563_ = 64'b0000000011111111010101010101010100001111000011110011001100110011 >> { _0529_, _0528_, _0561_, _0562_, _0560_, _0559_ };
  assign _0564_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [41], \shift.data [33], \shift.data [40], _0398_ };
  assign _0565_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [43], \shift.data [35], _0280_, \shift.data [34] };
  assign _0566_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [45], \shift.data [37], _0285_, \shift.data [36] };
  assign _0567_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [47], \shift.data [39], _0290_, \shift.data [38] };
  assign _0568_ = 64'b0000000011111111010101010101010100001111000011110011001100110011 >> { _0529_, _0528_, _0566_, _0567_, _0565_, _0564_ };
  assign _0569_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [9], _0274_, _0295_, \shift.data [0] };
  assign _0570_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [11], \shift.data [3], \shift.data [10], _0246_ };
  assign _0571_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [13], \shift.data [5], \shift.data [12], _0360_ };
  assign _0572_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0531_, _0530_, \shift.data [15], \shift.data [7], \shift.data [14], _0351_ };
  assign _0573_ = 64'b0000000011111111010101010101010100001111000011110011001100110011 >> { _0529_, _0528_, _0571_, _0572_, _0570_, _0569_ };
  assign _0574_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0527_, _0543_, _0553_, _0548_, _0573_, _0568_ };
  assign _0575_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { _0527_, _0543_, _0541_, _0536_, _0563_, _0558_ };
  assign _0259_ = 64'b1111111100000000101110101000101010101010101010101110111100100000 >> { \shift.cnt [6], _0542_, _0574_, _0451_, _0255_, _0575_ };
  assign _0002_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0516_, _0519_, _0457_, _0470_, _0458_ };
  assign _0119_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0511_, _0458_, _0526_, _0468_, _0457_ };
  assign _0104_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[3], _0511_, _0458_, _0457_, _0462_, _0526_ };
  assign _0108_ = 8'b11001010 >> { _0511_, wb_dat_i[30], _0510_ };
  assign _0109_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0511_, _0458_, _0526_, _0462_, _0457_ };
  assign _0113_ = 8'b11001010 >> { _0511_, wb_dat_i[28], _0510_ };
  assign _0114_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[3], _0511_, _0458_, _0457_, _0468_, _0526_ };
  assign _0118_ = 8'b11001010 >> { _0511_, wb_dat_i[26], _0510_ };
  assign _0120_ = 8'b11001010 >> { _0511_, wb_dat_i[25], _0510_ };
  assign _0136_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0516_, _0458_, _0517_, _0468_, _0457_ };
  assign _0127_ = 8'b11001010 >> { _0516_, wb_dat_i[30], _0510_ };
  assign _0128_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0516_, _0458_, _0517_, _0462_, _0457_ };
  assign _0131_ = 8'b11001010 >> { _0516_, wb_dat_i[28], _0510_ };
  assign _0132_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[3], _0516_, _0458_, _0457_, _0468_, _0517_ };
  assign _0135_ = 8'b11001010 >> { _0516_, wb_dat_i[26], _0510_ };
  assign _0137_ = 8'b11001010 >> { _0516_, wb_dat_i[25], _0510_ };
  assign _0122_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[3], _0511_, _0468_, _0526_, _0458_, _0457_ };
  assign _0155_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0512_, _0458_, _0513_, _0468_, _0457_ };
  assign _0140_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[3], _0512_, _0458_, _0457_, _0462_, _0513_ };
  assign _0144_ = 8'b11001010 >> { _0512_, wb_dat_i[30], _0510_ };
  assign _0145_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0512_, _0458_, _0513_, _0462_, _0457_ };
  assign _0149_ = 8'b11001010 >> { _0512_, wb_dat_i[28], _0510_ };
  assign _0150_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[3], _0512_, _0458_, _0457_, _0468_, _0513_ };
  assign _0154_ = 8'b11001010 >> { _0512_, wb_dat_i[26], _0510_ };
  assign _0172_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0447_, _0458_, _0515_, _0468_, _0457_ };
  assign _0162_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0447_, _0515_, _0457_, _0462_, _0458_ };
  assign _0166_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[3], _0447_, _0462_, _0515_, _0458_, _0457_ };
  assign _0170_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[3], _0447_, _0515_, _0457_, _0468_, _0458_ };
  assign _0158_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[3], _0512_, _0468_, _0513_, _0458_, _0457_ };
  assign _0191_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0511_, _0458_, _0526_, _0470_, _0457_ };
  assign _0176_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[2], _0511_, _0458_, _0457_, _0466_, _0526_ };
  assign _0180_ = 8'b11001010 >> { _0511_, wb_dat_i[22], _0510_ };
  assign _0181_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0511_, _0458_, _0526_, _0466_, _0457_ };
  assign _0185_ = 8'b11001010 >> { _0511_, wb_dat_i[20], _0510_ };
  assign _0186_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[2], _0511_, _0458_, _0457_, _0470_, _0526_ };
  assign _0190_ = 8'b11001010 >> { _0511_, wb_dat_i[18], _0510_ };
  assign _0192_ = 8'b11001010 >> { _0511_, wb_dat_i[17], _0510_ };
  assign _0208_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0516_, _0458_, _0517_, _0470_, _0457_ };
  assign _0196_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[2], _0516_, _0458_, _0457_, _0466_, _0517_ };
  assign _0199_ = 8'b11001010 >> { _0516_, wb_dat_i[22], _0510_ };
  assign _0200_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0516_, _0458_, _0517_, _0466_, _0457_ };
  assign _0203_ = 8'b11001010 >> { _0516_, wb_dat_i[20], _0510_ };
  assign _0204_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[2], _0516_, _0458_, _0457_, _0470_, _0517_ };
  assign _0207_ = 8'b11001010 >> { _0516_, wb_dat_i[18], _0510_ };
  assign _0194_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[2], _0511_, _0470_, _0526_, _0458_, _0457_ };
  assign _0212_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[2], _0512_, _0458_, _0457_, _0466_, _0513_ };
  assign _0216_ = 8'b11001010 >> { _0512_, wb_dat_i[22], _0510_ };
  assign _0217_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0512_, _0458_, _0513_, _0466_, _0457_ };
  assign _0221_ = 8'b11001010 >> { _0512_, wb_dat_i[20], _0510_ };
  assign _0227_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0512_, _0458_, _0513_, _0470_, _0457_ };
  assign _0222_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[2], _0512_, _0458_, _0457_, _0470_, _0513_ };
  assign _0226_ = 8'b11001010 >> { _0512_, wb_dat_i[18], _0510_ };
  assign _0228_ = 8'b11001010 >> { _0512_, wb_dat_i[17], _0510_ };
  assign _0244_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0511_, _0514_, _0457_, _0470_, _0458_ };
  assign _0234_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0447_, _0515_, _0457_, _0466_, _0458_ };
  assign _0238_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[2], _0447_, _0466_, _0515_, _0458_, _0457_ };
  assign _0243_ = 8'b11001010 >> { _0447_, wb_dat_i[18], _0510_ };
  assign _0241_ = 8'b11001010 >> { _0447_, wb_dat_i[19], _0510_ };
  assign _0001_ = 8'b11001010 >> { _0516_, wb_dat_i[1], _0510_ };
  assign _0394_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[0], _0512_, _0458_, _0457_, _0466_, _0518_ };
  assign _0358_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[0], _0511_, _0466_, _0514_, _0458_, _0457_ };
  assign _0247_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[2], _0447_, _0458_, _0515_, _0470_, _0457_ };
  assign _0576_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { \shift.len [3], \shift.len [0], \shift.len [4], \shift.len [6], \shift.len [2], \shift.len [5] };
  assign _0270_ = 64'b1111000011111111000011110000000001000100010001000100010001000100 >> { \clgen.enable , _0271_, _0451_, \shift.cnt [6], _0576_, \shift.len [1] };
  assign _0248_ = 8'b11001010 >> { _0447_, wb_dat_i[17], _0510_ };
  assign _0231_ = 8'b11001010 >> { _0512_, wb_dat_i[16], _0510_ };
  assign _0372_ = 8'b11001010 >> { _0447_, wb_dat_i[5], _0510_ };
  assign _0302_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[1], _0511_, _0462_, _0514_, _0458_, _0457_ };
  assign _0390_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0512_, _0518_, _0457_, _0466_, _0458_ };
  assign _0276_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0447_, _0458_, _0456_, _0470_, _0457_ };
  assign _0278_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0516_, _0519_, _0457_, _0468_, _0458_ };
  assign _0282_ = 8'b11001010 >> { _0516_, wb_dat_i[11], _0510_ };
  assign _0283_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[1], _0516_, _0462_, _0519_, _0458_, _0457_ };
  assign _0287_ = 8'b11001010 >> { _0516_, wb_dat_i[13], _0510_ };
  assign _0288_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0516_, _0519_, _0457_, _0462_, _0458_ };
  assign _0289_ = 8'b11001010 >> { _0516_, wb_dat_i[14], _0510_ };
  assign _0277_ = 8'b11001010 >> { _0447_, wb_dat_i[1], _0510_ };
  assign _0273_ = 8'b11001010 >> { _0511_, wb_dat_i[1], _0510_ };
  assign _0292_ = 8'b11001010 >> { _0516_, wb_dat_i[15], _0510_ };
  assign _0293_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[1], _0511_, _0468_, _0514_, _0458_, _0457_ };
  assign _0296_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0511_, _0458_, _0514_, _0468_, _0457_ };
  assign _0297_ = 8'b11001010 >> { _0511_, wb_dat_i[9], _0510_ };
  assign _0298_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0511_, _0514_, _0457_, _0468_, _0458_ };
  assign _0300_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[1], _0511_, _0458_, _0457_, _0468_, _0514_ };
  assign _0301_ = 8'b11001010 >> { _0511_, wb_dat_i[11], _0510_ };
  assign _0304_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0511_, _0458_, _0514_, _0462_, _0457_ };
  assign _0305_ = 8'b11001010 >> { _0511_, wb_dat_i[13], _0510_ };
  assign _0306_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0511_, _0514_, _0457_, _0462_, _0458_ };
  assign _0312_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0447_, _0458_, _0456_, _0468_, _0457_ };
  assign _0329_ = 8'b11001010 >> { _0447_, wb_dat_i[15], _0510_ };
  assign _0328_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[1], _0447_, _0458_, _0457_, _0462_, _0456_ };
  assign _0333_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0512_, _0458_, _0518_, _0468_, _0457_ };
  assign _0334_ = 8'b11001010 >> { _0512_, wb_dat_i[9], _0510_ };
  assign _0337_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[1], _0512_, _0458_, _0457_, _0468_, _0518_ };
  assign _0338_ = 8'b11001010 >> { _0512_, wb_dat_i[11], _0510_ };
  assign _0341_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0512_, _0458_, _0518_, _0462_, _0457_ };
  assign _0342_ = 8'b11001010 >> { _0512_, wb_dat_i[13], _0510_ };
  assign _0343_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0512_, _0518_, _0457_, _0462_, _0458_ };
  assign _0345_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[1], _0512_, _0458_, _0457_, _0462_, _0518_ };
  assign _0347_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[1], _0516_, _0468_, _0519_, _0458_, _0457_ };
  assign _0349_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0511_, _0514_, _0457_, _0466_, _0458_ };
  assign _0356_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[0], _0511_, _0458_, _0457_, _0470_, _0514_ };
  assign _0357_ = 8'b11001010 >> { _0511_, wb_dat_i[3], _0510_ };
  assign _0092_ = 16'b1000000000000000 >> { _0075_, \clgen.enable , _0463_, _0256_ };
  assign _0275_ = 4'b1110 >> { wb_ack_o, _0092_ };
  assign _0366_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[0], _0447_, _0458_, _0457_, _0470_, _0456_ };
  assign _0371_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0447_, _0458_, _0456_, _0466_, _0457_ };
  assign _0381_ = 8'b11001010 >> { _0512_, wb_dat_i[1], _0510_ };
  assign _0380_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0512_, _0458_, _0518_, _0470_, _0457_ };
  assign _0382_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0512_, _0518_, _0457_, _0470_, _0458_ };
  assign _0385_ = 8'b11001010 >> { _0512_, wb_dat_i[3], _0510_ };
  assign _0384_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[0], _0512_, _0458_, _0457_, _0470_, _0518_ };
  assign _0386_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[0], _0512_, _0466_, _0518_, _0458_, _0457_ };
  assign _0389_ = 8'b11001010 >> { _0512_, wb_dat_i[5], _0510_ };
  assign _0388_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0512_, _0458_, _0518_, _0466_, _0457_ };
  assign _0392_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[1], _0516_, _0458_, _0519_, _0468_, _0457_ };
  assign _0095_ = 16'b0100000000000000 >> { _0520_, wb_adr_i[2], wb_sel_i[1], wb_adr_i[3] };
  assign _0396_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[0], _0516_, _0470_, _0519_, _0458_, _0457_ };
  assign _0331_ = 8'b11001010 >> { _0512_, wb_dat_i[8], _0510_ };
  assign _0359_ = 8'b11001010 >> { _0511_, wb_dat_i[4], _0510_ };
  assign _0326_ = 8'b11001010 >> { _0447_, wb_dat_i[14], _0510_ };
  assign _0391_ = 8'b11001010 >> { _0512_, wb_dat_i[6], _0510_ };
  assign _0100_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0516_, _0458_, _0519_, _0466_, _0457_ };
  assign _0101_ = 8'b11001010 >> { _0516_, wb_dat_i[5], _0510_ };
  assign _0097_ = 8'b11001010 >> { _0516_, wb_dat_i[3], _0510_ };
  assign _0096_ = 64'b1111111111111111100000000000000010000000000000001000000000000000 >> { wb_sel_i[0], _0516_, _0458_, _0457_, _0470_, _0519_ };
  assign _0098_ = 64'b1111111111111111000100000000000000010000000000000001000000000000 >> { wb_sel_i[0], _0516_, _0466_, _0519_, _0458_, _0457_ };
  assign _0399_ = 8'b10000000 >> { _0089_, _0088_, _0524_ };
  assign _0400_ = 16'b0111111100000000 >> { \clgen.enable , _0091_, _0090_, _0399_ };
  assign _0073_ = 32'd2136326229 >> { _0091_, \clgen.enable , _0090_, _0399_, \clgen.divider [15] };
  assign _0072_ = 32'd990891023 >> { _0090_, \clgen.enable , \clgen.divider [14], _0399_, _0091_ };
  assign _0071_ = 32'd1069569365 >> { _0400_, _0089_, _0088_, _0524_, \clgen.divider [13] };
  assign _0070_ = 16'b0011110001010101 >> { _0400_, _0088_, _0524_, \clgen.divider [12] };
  assign _0069_ = 64'b0011111111111111110000000000000001010101010101010101010101010101 >> { _0400_, _0087_, _0085_, _0086_, _0523_, \clgen.divider [11] };
  assign _0068_ = 32'd1069569365 >> { _0400_, _0086_, _0085_, _0523_, \clgen.divider [10] };
  assign _0067_ = 16'b0011110001010101 >> { _0400_, _0085_, _0523_, \clgen.divider [9] };
  assign _0066_ = 64'b0011111111111111110000000000000001010101010101010101010101010101 >> { _0400_, _0084_, _0083_, _0082_, _0522_, \clgen.divider [8] };
  assign _0065_ = 32'd1069569365 >> { _0400_, _0083_, _0082_, _0522_, \clgen.divider [7] };
  assign _0064_ = 16'b0011110001010101 >> { _0400_, _0082_, _0522_, \clgen.divider [6] };
  assign _0063_ = 32'd1069569365 >> { _0400_, _0081_, _0080_, _0521_, \clgen.divider [5] };
  assign _0062_ = 16'b0011110001010101 >> { _0400_, _0080_, _0521_, \clgen.divider [4] };
  assign _0061_ = 64'b0011111111111111110000000000000001010101010101010101010101010101 >> { _0400_, _0079_, _0078_, _0077_, _0076_, \clgen.divider [3] };
  assign _0060_ = 32'd1069569365 >> { _0400_, _0078_, _0077_, _0076_, \clgen.divider [2] };
  assign _0059_ = 16'b0011110001010101 >> { _0400_, _0077_, _0076_, \clgen.divider [1] };
  assign _0058_ = 8'b00110101 >> { _0400_, _0076_, \clgen.divider [0] };
  assign _0401_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { \clgen.divider [10], \clgen.divider [15], \clgen.divider [8], \clgen.divider [12], \clgen.divider [7], \clgen.divider [9] };
  assign _0402_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { \clgen.divider [0], \clgen.divider [6], \clgen.divider [11], \clgen.divider [1], \clgen.divider [5], \clgen.divider [2] };
  assign _0403_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _0402_, _0401_, \clgen.divider [3], \clgen.divider [4], \clgen.divider [13], \clgen.divider [14] };
  assign _0404_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0083_, _0082_, _0084_, _0085_, _0086_, _0087_ };
  assign _0405_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { _0079_, _0078_, _0081_, _0080_, _0077_, _0076_ };
  assign _0057_ = 64'b1111111111111111000000000000000011111111100000001000000010000000 >> { sclk_pad_o, _0403_, _0005_, _0404_, _0405_, _0525_ };
  assign _0056_ = 64'b1000000010000000100000001000000011111111000000000000000000000000 >> { sclk_pad_o, \clgen.enable , _0403_, _0525_, _0404_, _0405_ };
  assign _0055_ = 8'b01000000 >> { wb_stb_i, wb_cyc_i, wb_ack_o };
  assign _0406_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [127], \shift.data [63], _0142_, _0106_ };
  assign _0054_ = 4'b0001 >> { wb_adr_i[4], _0406_ };
  assign _0407_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [126], \shift.data [62], \shift.data [94], \shift.data [30] };
  assign _0053_ = 4'b0001 >> { wb_adr_i[4], _0407_ };
  assign _0408_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [125], \shift.data [61], _0147_, _0111_ };
  assign _0052_ = 4'b0001 >> { wb_adr_i[4], _0408_ };
  assign _0409_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [124], \shift.data [60], \shift.data [92], \shift.data [28] };
  assign _0051_ = 4'b0001 >> { wb_adr_i[4], _0409_ };
  assign _0410_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [123], \shift.data [59], _0152_, _0116_ };
  assign _0050_ = 4'b0001 >> { wb_adr_i[4], _0410_ };
  assign _0411_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [122], \shift.data [58], \shift.data [90], \shift.data [26] };
  assign _0049_ = 4'b0001 >> { wb_adr_i[4], _0411_ };
  assign _0412_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [121], \shift.data [57], _0157_, _0121_ };
  assign _0048_ = 4'b0001 >> { wb_adr_i[4], _0412_ };
  assign _0413_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [120], \shift.data [56], \shift.data [88], \shift.data [24] };
  assign _0047_ = 4'b0001 >> { wb_adr_i[4], _0413_ };
  assign _0414_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [119], \shift.data [55], _0214_, _0178_ };
  assign _0046_ = 4'b0001 >> { wb_adr_i[4], _0414_ };
  assign _0415_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [118], \shift.data [54], \shift.data [86], \shift.data [22] };
  assign _0045_ = 4'b0001 >> { wb_adr_i[4], _0415_ };
  assign _0416_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [117], \shift.data [53], _0219_, _0183_ };
  assign _0044_ = 4'b0001 >> { wb_adr_i[4], _0416_ };
  assign _0417_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [116], \shift.data [52], \shift.data [84], \shift.data [20] };
  assign _0043_ = 4'b0001 >> { wb_adr_i[4], _0417_ };
  assign _0418_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [115], \shift.data [51], _0224_, _0188_ };
  assign _0042_ = 4'b0001 >> { wb_adr_i[4], _0418_ };
  assign _0419_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [114], \shift.data [50], \shift.data [82], \shift.data [18] };
  assign _0041_ = 4'b0001 >> { wb_adr_i[4], _0419_ };
  assign _0420_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [113], \shift.data [49], _0229_, _0193_ };
  assign _0040_ = 4'b0001 >> { wb_adr_i[4], _0420_ };
  assign _0421_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { wb_adr_i[3:2], \shift.data [112], \shift.data [48], \shift.data [80], \shift.data [16] };
  assign _0039_ = 4'b0001 >> { wb_adr_i[4], _0421_ };
  assign _0422_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], \shift.data [111], \shift.data [47], \shift.data [79], \shift.data [15] };
  assign _0038_ = 32'd1078001408 >> { wb_adr_i[4], _0422_, wb_adr_i[2], \clgen.divider [15], wb_adr_i[3] };
  assign _0423_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], _0327_, _0290_, \shift.data [78], \shift.data [14] };
  assign _0037_ = 32'd1078001408 >> { wb_adr_i[4], _0423_, wb_adr_i[2], \clgen.divider [14], wb_adr_i[3] };
  assign _0424_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], \shift.data [109], \shift.data [45], \shift.data [77], \shift.data [13] };
  assign _0036_ = 64'b0000000011001100000000001010101011110000111100001111000011110000 >> { wb_adr_i[4], wb_adr_i[2], wb_adr_i[3], _0424_, \clgen.divider [13], _0257_ };
  assign _0425_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], _0322_, _0285_, \shift.data [76], \shift.data [12] };
  assign _0035_ = 64'b0000000011001100000000001010101011110000111100001111000011110000 >> { wb_adr_i[4], wb_adr_i[2], wb_adr_i[3], _0425_, \clgen.divider [12], _0256_ };
  assign _0426_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], \shift.data [107], \shift.data [43], \shift.data [75], \shift.data [11] };
  assign _0034_ = 64'b0000000011001100000000001010101011110000111100001111000011110000 >> { wb_adr_i[4], wb_adr_i[2], wb_adr_i[3], _0426_, \clgen.divider [11], _0255_ };
  assign _0427_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], _0317_, _0280_, \shift.data [74], \shift.data [10] };
  assign _0033_ = 64'b0000000011001100000000001010101011110000111100001111000011110000 >> { wb_adr_i[4], wb_adr_i[2], wb_adr_i[3], _0427_, \clgen.divider [10], \shift.tx_negedge  };
  assign _0428_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], _0314_, \shift.data [41], \shift.data [73], \shift.data [9] };
  assign _0032_ = 64'b0000000011001100000000001010101011110000111100001111000011110000 >> { wb_adr_i[4], wb_adr_i[2], wb_adr_i[3], _0428_, \clgen.divider [9], \shift.rx_negedge  };
  assign _0429_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], \shift.data [104], \shift.data [40], _0332_, _0295_ };
  assign _0031_ = 64'b0000000011001100000000001010101011110000111100001111000011110000 >> { wb_adr_i[4], wb_adr_i[2], wb_adr_i[3], _0429_, \clgen.divider [8], _0251_ };
  assign _0430_ = 32'd252654421 >> { wb_adr_i[3:2], _0021_, \clgen.divider [7], ctrl[7] };
  assign _0431_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], \shift.data [103], \shift.data [39], \shift.data [71], \shift.data [7] };
  assign _0030_ = 8'b01011100 >> { wb_adr_i[4], _0431_, _0430_ };
  assign _0432_ = 32'd252654421 >> { wb_adr_i[3:2], _0020_, \clgen.divider [6], \shift.len [6] };
  assign _0433_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], _0375_, \shift.data [38], \shift.data [70], _0351_ };
  assign _0029_ = 8'b01011100 >> { wb_adr_i[4], _0433_, _0432_ };
  assign _0434_ = 32'd252654421 >> { wb_adr_i[3:2], _0019_, \clgen.divider [5], \shift.len [5] };
  assign _0435_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], \shift.data [101], \shift.data [37], \shift.data [69], \shift.data [5] };
  assign _0028_ = 8'b01011100 >> { wb_adr_i[4], _0435_, _0434_ };
  assign _0436_ = 32'd252654421 >> { wb_adr_i[3:2], _0018_, \clgen.divider [4], \shift.len [4] };
  assign _0437_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], _0370_, \shift.data [36], \shift.data [68], _0360_ };
  assign _0027_ = 8'b01011100 >> { wb_adr_i[4], _0437_, _0436_ };
  assign _0438_ = 32'd252654421 >> { wb_adr_i[3:2], _0017_, \clgen.divider [3], \shift.len [3] };
  assign _0439_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], \shift.data [99], \shift.data [35], \shift.data [67], \shift.data [3] };
  assign _0026_ = 8'b01011100 >> { wb_adr_i[4], _0439_, _0438_ };
  assign _0440_ = 32'd252654421 >> { wb_adr_i[3:2], _0016_, \clgen.divider [2], \shift.len [2] };
  assign _0441_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], _0365_, \shift.data [34], \shift.data [66], _0246_ };
  assign _0025_ = 8'b01011100 >> { wb_adr_i[4], _0441_, _0440_ };
  assign _0442_ = 32'd252654421 >> { wb_adr_i[3:2], _0015_, \clgen.divider [1], \shift.len [1] };
  assign _0443_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], \shift.data [97], \shift.data [33], \shift.data [65], _0274_ };
  assign _0024_ = 8'b01011100 >> { wb_adr_i[4], _0443_, _0442_ };
  assign _0444_ = 32'd252654421 >> { wb_adr_i[3:2], _0014_, \clgen.divider [0], \shift.len [0] };
  assign _0445_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { wb_adr_i[3:2], _0262_, _0398_, \shift.data [64], \shift.data [0] };
  assign _0023_ = 8'b01011100 >> { wb_adr_i[4], _0445_, _0444_ };
  assign _0103_ = 8'b11001010 >> { _0516_, wb_dat_i[6], _0510_ };
  assign _0102_ = 64'b1111111111111111010000000000000001000000000000000100000000000000 >> { wb_sel_i[0], _0516_, _0519_, _0457_, _0466_, _0458_ };
  assign _0577_ = 2'b01 >> wb_rst_i;
  assign _0253_ = 2'b01 >> sclk_pad_o;
  dffsre _1205_ (
    .C(wb_clk_i),
    .D(_0105_),
    .E(_0104_),
    .Q(_0106_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1206_ (
    .C(wb_clk_i),
    .D(_0108_),
    .E(_0107_),
    .Q(\shift.data [30]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1207_ (
    .C(wb_clk_i),
    .D(_0110_),
    .E(_0109_),
    .Q(_0111_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1208_ (
    .C(wb_clk_i),
    .D(_0113_),
    .E(_0112_),
    .Q(\shift.data [28]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1209_ (
    .C(wb_clk_i),
    .D(_0115_),
    .E(_0114_),
    .Q(_0116_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1210_ (
    .C(wb_clk_i),
    .D(_0118_),
    .E(_0117_),
    .Q(\shift.data [26]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1211_ (
    .C(wb_clk_i),
    .D(_0120_),
    .E(_0119_),
    .Q(_0121_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1212_ (
    .C(wb_clk_i),
    .D(_0123_),
    .E(_0122_),
    .Q(\shift.data [24]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1213_ (
    .C(wb_clk_i),
    .D(_0125_),
    .E(_0124_),
    .Q(\shift.data [63]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1214_ (
    .C(wb_clk_i),
    .D(_0127_),
    .E(_0126_),
    .Q(\shift.data [62]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1215_ (
    .C(wb_clk_i),
    .D(_0129_),
    .E(_0128_),
    .Q(\shift.data [61]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1216_ (
    .C(wb_clk_i),
    .D(_0131_),
    .E(_0130_),
    .Q(\shift.data [60]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1217_ (
    .C(wb_clk_i),
    .D(_0133_),
    .E(_0132_),
    .Q(\shift.data [59]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1218_ (
    .C(wb_clk_i),
    .D(_0135_),
    .E(_0134_),
    .Q(\shift.data [58]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1219_ (
    .C(wb_clk_i),
    .D(_0137_),
    .E(_0136_),
    .Q(\shift.data [57]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1220_ (
    .C(wb_clk_i),
    .D(_0139_),
    .E(_0138_),
    .Q(\shift.data [56]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1221_ (
    .C(wb_clk_i),
    .D(_0141_),
    .E(_0140_),
    .Q(_0142_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1222_ (
    .C(wb_clk_i),
    .D(_0144_),
    .E(_0143_),
    .Q(\shift.data [94]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1223_ (
    .C(wb_clk_i),
    .D(_0146_),
    .E(_0145_),
    .Q(_0147_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1224_ (
    .C(wb_clk_i),
    .D(_0149_),
    .E(_0148_),
    .Q(\shift.data [92]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1225_ (
    .C(wb_clk_i),
    .D(_0151_),
    .E(_0150_),
    .Q(_0152_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1226_ (
    .C(wb_clk_i),
    .D(_0154_),
    .E(_0153_),
    .Q(\shift.data [90]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1227_ (
    .C(wb_clk_i),
    .D(_0156_),
    .E(_0155_),
    .Q(_0157_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1228_ (
    .C(wb_clk_i),
    .D(_0159_),
    .E(_0158_),
    .Q(\shift.data [88]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1229_ (
    .C(wb_clk_i),
    .D(_0161_),
    .E(_0160_),
    .Q(\shift.data [127]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1230_ (
    .C(wb_clk_i),
    .D(_0163_),
    .E(_0162_),
    .Q(\shift.data [126]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1231_ (
    .C(wb_clk_i),
    .D(_0165_),
    .E(_0164_),
    .Q(\shift.data [125]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1232_ (
    .C(wb_clk_i),
    .D(_0167_),
    .E(_0166_),
    .Q(\shift.data [124]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1233_ (
    .C(wb_clk_i),
    .D(_0169_),
    .E(_0168_),
    .Q(\shift.data [123]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1234_ (
    .C(wb_clk_i),
    .D(_0171_),
    .E(_0170_),
    .Q(\shift.data [122]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1235_ (
    .C(wb_clk_i),
    .D(_0173_),
    .E(_0172_),
    .Q(\shift.data [121]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1236_ (
    .C(wb_clk_i),
    .D(_0175_),
    .E(_0174_),
    .Q(\shift.data [120]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1237_ (
    .C(wb_clk_i),
    .D(_0177_),
    .E(_0176_),
    .Q(_0178_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1238_ (
    .C(wb_clk_i),
    .D(_0180_),
    .E(_0179_),
    .Q(\shift.data [22]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1239_ (
    .C(wb_clk_i),
    .D(_0182_),
    .E(_0181_),
    .Q(_0183_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1240_ (
    .C(wb_clk_i),
    .D(_0185_),
    .E(_0184_),
    .Q(\shift.data [20]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1241_ (
    .C(wb_clk_i),
    .D(_0187_),
    .E(_0186_),
    .Q(_0188_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1242_ (
    .C(wb_clk_i),
    .D(_0190_),
    .E(_0189_),
    .Q(\shift.data [18]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1243_ (
    .C(wb_clk_i),
    .D(_0192_),
    .E(_0191_),
    .Q(_0193_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1244_ (
    .C(wb_clk_i),
    .D(_0195_),
    .E(_0194_),
    .Q(\shift.data [16]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1245_ (
    .C(wb_clk_i),
    .D(_0197_),
    .E(_0196_),
    .Q(\shift.data [55]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1246_ (
    .C(wb_clk_i),
    .D(_0199_),
    .E(_0198_),
    .Q(\shift.data [54]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1247_ (
    .C(wb_clk_i),
    .D(_0201_),
    .E(_0200_),
    .Q(\shift.data [53]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1248_ (
    .C(wb_clk_i),
    .D(_0203_),
    .E(_0202_),
    .Q(\shift.data [52]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1249_ (
    .C(wb_clk_i),
    .D(_0205_),
    .E(_0204_),
    .Q(\shift.data [51]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1250_ (
    .C(wb_clk_i),
    .D(_0207_),
    .E(_0206_),
    .Q(\shift.data [50]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1251_ (
    .C(wb_clk_i),
    .D(_0209_),
    .E(_0208_),
    .Q(\shift.data [49]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1252_ (
    .C(wb_clk_i),
    .D(_0211_),
    .E(_0210_),
    .Q(\shift.data [48]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1253_ (
    .C(wb_clk_i),
    .D(_0213_),
    .E(_0212_),
    .Q(_0214_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1254_ (
    .C(wb_clk_i),
    .D(_0216_),
    .E(_0215_),
    .Q(\shift.data [86]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1255_ (
    .C(wb_clk_i),
    .D(_0218_),
    .E(_0217_),
    .Q(_0219_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1256_ (
    .C(wb_clk_i),
    .D(_0221_),
    .E(_0220_),
    .Q(\shift.data [84]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1257_ (
    .C(wb_clk_i),
    .D(_0223_),
    .E(_0222_),
    .Q(_0224_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1258_ (
    .C(wb_clk_i),
    .D(_0226_),
    .E(_0225_),
    .Q(\shift.data [82]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1259_ (
    .C(wb_clk_i),
    .D(_0228_),
    .E(_0227_),
    .Q(_0229_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1260_ (
    .C(wb_clk_i),
    .D(_0231_),
    .E(_0230_),
    .Q(\shift.data [80]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1261_ (
    .C(wb_clk_i),
    .D(_0233_),
    .E(_0232_),
    .Q(\shift.data [119]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1262_ (
    .C(wb_clk_i),
    .D(_0235_),
    .E(_0234_),
    .Q(\shift.data [118]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1263_ (
    .C(wb_clk_i),
    .D(_0237_),
    .E(_0236_),
    .Q(\shift.data [117]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1264_ (
    .C(wb_clk_i),
    .D(_0239_),
    .E(_0238_),
    .Q(\shift.data [116]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1265_ (
    .C(wb_clk_i),
    .D(_0241_),
    .E(_0240_),
    .Q(\shift.data [115]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1266_ (
    .C(wb_clk_i),
    .D(_0243_),
    .E(_0242_),
    .Q(\shift.data [114]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1267_ (
    .C(wb_clk_i),
    .D(_0245_),
    .E(_0244_),
    .Q(_0246_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1268_ (
    .C(wb_clk_i),
    .D(_0248_),
    .E(_0247_),
    .Q(\shift.data [113]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1269_ (
    .C(wb_clk_i),
    .D(_0250_),
    .E(_0249_),
    .Q(_0251_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1270_ (
    .C(wb_clk_i),
    .D(_0253_),
    .E(_0252_),
    .Q(sclk_pad_o),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1271_ (
    .C(wb_clk_i),
    .D(wb_dat_i[9]),
    .E(_0254_),
    .Q(\shift.rx_negedge ),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1272_ (
    .C(wb_clk_i),
    .D(wb_dat_i[10]),
    .E(_0254_),
    .Q(\shift.tx_negedge ),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1273_ (
    .C(wb_clk_i),
    .D(wb_dat_i[11]),
    .E(_0254_),
    .Q(_0255_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1274_ (
    .C(wb_clk_i),
    .D(wb_dat_i[12]),
    .E(_0254_),
    .Q(_0256_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1275_ (
    .C(wb_clk_i),
    .D(wb_dat_i[13]),
    .E(_0254_),
    .Q(_0257_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1276_ (
    .C(wb_clk_i),
    .D(_0259_),
    .E(_0258_),
    .Q(mosi_pad_o),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1277_ (
    .C(wb_clk_i),
    .D(_0261_),
    .E(_0260_),
    .Q(_0262_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1278_ (
    .C(wb_clk_i),
    .D(_0263_),
    .E(_0022_),
    .Q(\shift.cnt [0]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1279_ (
    .C(wb_clk_i),
    .D(_0264_),
    .E(_0022_),
    .Q(\shift.cnt [1]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1280_ (
    .C(wb_clk_i),
    .D(_0265_),
    .E(_0022_),
    .Q(\shift.cnt [2]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1281_ (
    .C(wb_clk_i),
    .D(_0266_),
    .E(_0022_),
    .Q(\shift.cnt [3]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1282_ (
    .C(wb_clk_i),
    .D(_0267_),
    .E(_0022_),
    .Q(\shift.cnt [4]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1283_ (
    .C(wb_clk_i),
    .D(_0268_),
    .E(_0022_),
    .Q(\shift.cnt [5]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1284_ (
    .C(wb_clk_i),
    .D(_0269_),
    .E(_0022_),
    .Q(\shift.cnt [6]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1285_ (
    .C(wb_clk_i),
    .D(_0270_),
    .E(_0022_),
    .Q(_0271_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1286_ (
    .C(wb_clk_i),
    .D(_0273_),
    .E(_0272_),
    .Q(_0274_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1287_ (
    .C(wb_clk_i),
    .D(_0092_),
    .E(_0275_),
    .Q(wb_int_o),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1288_ (
    .C(wb_clk_i),
    .D(_0277_),
    .E(_0276_),
    .Q(\shift.data [97]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1289_ (
    .C(wb_clk_i),
    .D(_0279_),
    .E(_0278_),
    .Q(_0280_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1290_ (
    .C(wb_clk_i),
    .D(_0282_),
    .E(_0281_),
    .Q(\shift.data [43]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1291_ (
    .C(wb_clk_i),
    .D(_0284_),
    .E(_0283_),
    .Q(_0285_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1292_ (
    .C(wb_clk_i),
    .D(_0287_),
    .E(_0286_),
    .Q(\shift.data [45]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1293_ (
    .C(wb_clk_i),
    .D(_0289_),
    .E(_0288_),
    .Q(_0290_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1294_ (
    .C(wb_clk_i),
    .D(_0292_),
    .E(_0291_),
    .Q(\shift.data [47]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1295_ (
    .C(wb_clk_i),
    .D(_0294_),
    .E(_0293_),
    .Q(_0295_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1296_ (
    .C(wb_clk_i),
    .D(_0297_),
    .E(_0296_),
    .Q(\shift.data [9]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1297_ (
    .C(wb_clk_i),
    .D(_0299_),
    .E(_0298_),
    .Q(\shift.data [10]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1298_ (
    .C(wb_clk_i),
    .D(_0301_),
    .E(_0300_),
    .Q(\shift.data [11]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1299_ (
    .C(wb_clk_i),
    .D(_0303_),
    .E(_0302_),
    .Q(\shift.data [12]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1300_ (
    .C(wb_clk_i),
    .D(_0305_),
    .E(_0304_),
    .Q(\shift.data [13]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1301_ (
    .C(wb_clk_i),
    .D(_0307_),
    .E(_0306_),
    .Q(\shift.data [14]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1302_ (
    .C(wb_clk_i),
    .D(_0309_),
    .E(_0308_),
    .Q(\shift.data [15]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1303_ (
    .C(wb_clk_i),
    .D(_0311_),
    .E(_0310_),
    .Q(\shift.data [112]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1304_ (
    .C(wb_clk_i),
    .D(_0313_),
    .E(_0312_),
    .Q(_0314_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1305_ (
    .C(wb_clk_i),
    .D(_0316_),
    .E(_0315_),
    .Q(_0317_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1306_ (
    .C(wb_clk_i),
    .D(_0319_),
    .E(_0318_),
    .Q(\shift.data [107]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1307_ (
    .C(wb_clk_i),
    .D(_0321_),
    .E(_0320_),
    .Q(_0322_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1308_ (
    .C(wb_clk_i),
    .D(_0324_),
    .E(_0323_),
    .Q(\shift.data [109]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1309_ (
    .C(wb_clk_i),
    .D(_0326_),
    .E(_0325_),
    .Q(_0327_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1310_ (
    .C(wb_clk_i),
    .D(_0329_),
    .E(_0328_),
    .Q(\shift.data [111]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1311_ (
    .C(wb_clk_i),
    .D(_0331_),
    .E(_0330_),
    .Q(_0332_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1312_ (
    .C(wb_clk_i),
    .D(_0334_),
    .E(_0333_),
    .Q(\shift.data [73]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1313_ (
    .C(wb_clk_i),
    .D(_0336_),
    .E(_0335_),
    .Q(\shift.data [74]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1314_ (
    .C(wb_clk_i),
    .D(_0338_),
    .E(_0337_),
    .Q(\shift.data [75]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1315_ (
    .C(wb_clk_i),
    .D(_0340_),
    .E(_0339_),
    .Q(\shift.data [76]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1316_ (
    .C(wb_clk_i),
    .D(_0342_),
    .E(_0341_),
    .Q(\shift.data [77]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1317_ (
    .C(wb_clk_i),
    .D(_0344_),
    .E(_0343_),
    .Q(\shift.data [78]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1318_ (
    .C(wb_clk_i),
    .D(_0346_),
    .E(_0345_),
    .Q(\shift.data [79]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1319_ (
    .C(wb_clk_i),
    .D(_0348_),
    .E(_0347_),
    .Q(\shift.data [40]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1320_ (
    .C(wb_clk_i),
    .D(_0350_),
    .E(_0349_),
    .Q(_0351_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1321_ (
    .C(wb_clk_i),
    .D(_0353_),
    .E(_0352_),
    .Q(\shift.data [7]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1322_ (
    .C(wb_clk_i),
    .D(_0355_),
    .E(_0354_),
    .Q(\shift.data [104]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1323_ (
    .C(wb_clk_i),
    .D(_0357_),
    .E(_0356_),
    .Q(\shift.data [3]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1324_ (
    .C(wb_clk_i),
    .D(_0359_),
    .E(_0358_),
    .Q(_0360_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1325_ (
    .C(wb_clk_i),
    .D(_0362_),
    .E(_0361_),
    .Q(\shift.data [5]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1326_ (
    .C(wb_clk_i),
    .D(_0364_),
    .E(_0363_),
    .Q(_0365_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1327_ (
    .C(wb_clk_i),
    .D(_0367_),
    .E(_0366_),
    .Q(\shift.data [99]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1328_ (
    .C(wb_clk_i),
    .D(_0369_),
    .E(_0368_),
    .Q(_0370_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1329_ (
    .C(wb_clk_i),
    .D(_0372_),
    .E(_0371_),
    .Q(\shift.data [101]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1330_ (
    .C(wb_clk_i),
    .D(_0374_),
    .E(_0373_),
    .Q(_0375_),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1331_ (
    .C(wb_clk_i),
    .D(_0377_),
    .E(_0376_),
    .Q(\shift.data [103]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1332_ (
    .C(wb_clk_i),
    .D(_0379_),
    .E(_0378_),
    .Q(\shift.data [64]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1333_ (
    .C(wb_clk_i),
    .D(_0381_),
    .E(_0380_),
    .Q(\shift.data [65]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1334_ (
    .C(wb_clk_i),
    .D(_0383_),
    .E(_0382_),
    .Q(\shift.data [66]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1335_ (
    .C(wb_clk_i),
    .D(_0385_),
    .E(_0384_),
    .Q(\shift.data [67]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1336_ (
    .C(wb_clk_i),
    .D(_0387_),
    .E(_0386_),
    .Q(\shift.data [68]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1337_ (
    .C(wb_clk_i),
    .D(_0389_),
    .E(_0388_),
    .Q(\shift.data [69]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1338_ (
    .C(wb_clk_i),
    .D(_0391_),
    .E(_0390_),
    .Q(\shift.data [70]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1339_ (
    .C(wb_clk_i),
    .D(_0393_),
    .E(_0392_),
    .Q(\shift.data [41]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1340_ (
    .C(wb_clk_i),
    .D(_0395_),
    .E(_0394_),
    .Q(\shift.data [71]),
    .R(_0577_),
    .S(1'b1)
  );
  dffsre _1341_ (
    .C(wb_clk_i),
    .D(_0397_),
    .E(_0396_),
    .Q(_0398_),
    .R(_0577_),
    .S(1'b1)
  );
  adder_carry _1342_ (
    .cin(_0578_[5]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0009_)
  );
  adder_carry _1343_ (
    .cin(_0578_[0]),
    .cout(_0578_[1]),
    .g(\shift.len [0]),
    .p(_0579_[0]),
    .sumout(_0580_[0])
  );
  adder_carry _1344_ (
    .cin(_0578_[1]),
    .cout(_0578_[2]),
    .g(\shift.len [1]),
    .p(_0579_[1]),
    .sumout(_0580_[1])
  );
  adder_carry _1345_ (
    .cin(_0578_[2]),
    .cout(_0578_[3]),
    .g(\shift.len [2]),
    .p(_0579_[2]),
    .sumout(_0580_[2])
  );
  adder_carry _1346_ (
    .cin(_0578_[3]),
    .cout(_0578_[4]),
    .g(\shift.len [3]),
    .p(_0579_[3]),
    .sumout(_0580_[3])
  );
  adder_carry _1347_ (
    .cin(_0578_[4]),
    .cout(_0578_[5]),
    .g(\shift.len [4]),
    .p(_0579_[4]),
    .sumout(_0580_[4])
  );
  adder_carry _1348_ (
    .cout(_0578_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _1349_ (
    .cin(_0581_[5]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0010_)
  );
  adder_carry _1350_ (
    .cin(_0581_[0]),
    .cout(_0581_[1]),
    .g(\shift.len [0]),
    .p(_0582_[0]),
    .sumout(_0583_[0])
  );
  adder_carry _1351_ (
    .cin(_0581_[1]),
    .cout(_0581_[2]),
    .g(\shift.len [1]),
    .p(_0582_[1]),
    .sumout(_0583_[1])
  );
  adder_carry _1352_ (
    .cin(_0581_[2]),
    .cout(_0581_[3]),
    .g(\shift.len [2]),
    .p(_0582_[2]),
    .sumout(_0583_[2])
  );
  adder_carry _1353_ (
    .cin(_0581_[3]),
    .cout(_0581_[4]),
    .g(\shift.len [3]),
    .p(_0582_[3]),
    .sumout(_0583_[3])
  );
  adder_carry _1354_ (
    .cin(_0581_[4]),
    .cout(_0581_[5]),
    .g(\shift.len [4]),
    .p(_0582_[4]),
    .sumout(_0583_[4])
  );
  adder_carry _1355_ (
    .cout(_0581_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  assign { ctrl[10:9], ctrl[6:0] } = { \shift.tx_negedge , \shift.rx_negedge , \shift.len  };
  assign wb_err_o = 1'b0;
endmodule
