// $Id: $
// File name:   full_adder.sv
// Created:     9/3/2013
// Author:      Jiyuan Zhao
// Lab Section: 337-02
// Version:     1.0  Initial Design Entry
// Description: 1-bit full adder design

module full_adder
  (
  input wire a,
  input wire b,
  input wire c_in,
  output wire s,
  output wire c_out
  );
  
  assign s = c_in ^ (a ^ b);
  assign c_out = ((!c_in) & b & a) | (c_in & (b | a));
  
endmodule