{"vcs1":{"timestamp_begin":1731085199.627298776, "rt":1.73, "ut":0.46, "st":0.23}}
{"vcselab":{"timestamp_begin":1731085201.453653593, "rt":1.20, "ut":0.32, "st":0.17}}
{"link":{"timestamp_begin":1731085202.736200347, "rt":0.34, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731085198.825803352}
{"VCS_COMP_START_TIME": 1731085198.825803352}
{"VCS_COMP_END_TIME": 1731085204.548391666}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231536}}
