// Seed: 2958580648
module module_0;
  wor id_1;
  always id_1 = 1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
  wire id_3;
  wire id_4 = id_4;
endmodule
module module_1 (
    input uwire id_0
);
  wand id_2 = 1'h0;
  module_0 modCall_1 ();
  wire id_3, id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1'b0 - id_3;
endmodule
