$comment
	File created using the following command:
		vcd file part1q6.msim.vcd -direction
$end
$date
	Mon Oct 28 12:18:15 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module part1q6_vlg_vec_tst $end
$var reg 1 ! KEY [0:0] $end
$var reg 2 " SW [1:0] $end
$var wire 1 # LEDG [0] $end
$var wire 1 $ LEDR [8] $end
$var wire 1 % LEDR [7] $end
$var wire 1 & LEDR [6] $end
$var wire 1 ' LEDR [5] $end
$var wire 1 ( LEDR [4] $end
$var wire 1 ) LEDR [3] $end
$var wire 1 * LEDR [2] $end
$var wire 1 + LEDR [1] $end
$var wire 1 , LEDR [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 simulateToBoard|generateNextState:0:RealiseNextState|Q~0_combout $end
$var wire 1 5 simulateToBoard|nextState[5]~3_combout $end
$var wire 1 6 SW[0]~clkctrl_outclk $end
$var wire 1 7 simulateToBoard|generateNextState:5:RealiseNextState|Q~regout $end
$var wire 1 8 simulateToBoard|generateNextState:6:RealiseNextState|Q~regout $end
$var wire 1 9 simulateToBoard|generateNextState:7:RealiseNextState|Q~regout $end
$var wire 1 : simulateToBoard|nextState[8]~1_combout $end
$var wire 1 ; simulateToBoard|generateNextState:8:RealiseNextState|Q~regout $end
$var wire 1 < simulateToBoard|generateNextState:0:RealiseNextState|Q~1_combout $end
$var wire 1 = simulateToBoard|generateNextState:0:RealiseNextState|Q~2_combout $end
$var wire 1 > simulateToBoard|generateNextState:0:RealiseNextState|Q~regout $end
$var wire 1 ? simulateToBoard|nextState[1]~2_combout $end
$var wire 1 @ simulateToBoard|generateNextState:1:RealiseNextState|Q~regout $end
$var wire 1 A simulateToBoard|generateNextState:2:RealiseNextState|Q~regout $end
$var wire 1 B simulateToBoard|generateNextState:3:RealiseNextState|Q~regout $end
$var wire 1 C simulateToBoard|nextState[4]~0_combout $end
$var wire 1 D simulateToBoard|generateNextState:4:RealiseNextState|Q~regout $end
$var wire 1 E simulateToBoard|z~combout $end
$var wire 1 F simulateToBoard|nextState [8] $end
$var wire 1 G simulateToBoard|nextState [7] $end
$var wire 1 H simulateToBoard|nextState [6] $end
$var wire 1 I simulateToBoard|nextState [5] $end
$var wire 1 J simulateToBoard|nextState [4] $end
$var wire 1 K simulateToBoard|nextState [3] $end
$var wire 1 L simulateToBoard|nextState [2] $end
$var wire 1 M simulateToBoard|nextState [1] $end
$var wire 1 N simulateToBoard|nextState [0] $end
$var wire 1 O SW~combout [1] $end
$var wire 1 P SW~combout [0] $end
$var wire 1 Q KEY~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0,
0+
0*
0)
0(
0'
0&
0%
0$
x-
0.
1/
x0
11
12
13
14
05
06
07
08
09
0:
0;
1<
0=
0>
1?
0@
0A
0B
0C
0D
0E
zN
zM
0L
0K
zJ
zI
0H
0G
zF
0P
0O
0Q
$end
#10000
b1 !
1Q
0-
#20000
b0 !
0Q
1-
#30000
b1 !
1Q
0-
#40000
b0 !
0Q
1-
#50000
b1 "
b1 !
1P
1Q
16
0-
1@
1L
04
1+
1=
#60000
b0 !
0Q
1-
#70000
b1 !
1Q
0-
1A
1>
1K
0?
1*
1,
#80000
b0 !
0Q
1-
#90000
b11 "
b1 !
1O
1Q
0-
0K
0L
15
1B
0@
1)
0+
#100000
b0 !
0Q
1-
#110000
b1 "
b1 !
0O
1Q
0-
1C
1K
05
0B
0A
17
0C
14
0K
0<
0)
0*
1'
1?
#120000
b0 !
0Q
1-
#130000
b1 !
1Q
0-
1@
07
1L
04
1<
1+
0'
0?
#140000
b0 !
0Q
1-
#150000
b1 !
1Q
0-
1A
0@
1K
0L
1*
0+
#160000
b0 !
0Q
1-
#170000
b1 !
1Q
0-
1B
0A
1C
0K
1)
0*
#180000
b0 !
0Q
1-
#190000
b11 "
b1 !
1O
1Q
0-
0C
15
1D
0B
1E
1(
0)
1#
#200000
b0 !
0Q
1-
#210000
b1 !
1Q
0-
0D
17
0E
14
0<
1H
0(
1'
05
0#
#220000
b0 !
0Q
1-
#230000
b1 !
1Q
0-
18
07
1G
0H
1&
0'
#240000
b0 !
0Q
1-
#250000
b1 !
1Q
0-
19
08
1:
0G
1%
0&
#260000
b0 !
0Q
1-
#270000
b1 !
1Q
0-
1;
09
1E
1$
0%
1#
#280000
b0 !
0Q
1-
#290000
b1 "
b1 !
0O
1Q
0-
1?
0:
#300000
b0 !
0Q
1-
#310000
b1 !
1Q
0-
1@
0;
1L
04
0E
1<
1+
0$
0?
0#
#320000
b0 !
0Q
1-
#330000
b1 !
1Q
0-
1A
0@
1K
0L
1*
0+
#340000
b0 !
0Q
1-
#350000
b1 !
1Q
0-
1B
0A
1C
0K
1)
0*
#360000
b0 !
0Q
1-
#370000
b1 !
1Q
0-
1D
0B
1E
1(
0)
1#
#380000
b0 !
0Q
1-
#390000
b1 !
1Q
0-
#400000
b0 !
0Q
1-
#410000
b1 !
1Q
0-
#420000
b0 !
0Q
1-
#430000
b1 !
1Q
0-
#440000
b0 !
0Q
1-
#450000
b1 !
1Q
0-
#460000
b0 !
0Q
1-
#470000
b1 !
1Q
0-
#480000
b0 !
0Q
1-
#490000
b1 !
1Q
0-
#500000
b0 !
0Q
1-
#510000
b1 !
1Q
0-
#520000
b0 !
0Q
1-
#530000
b1 !
1Q
0-
#540000
b0 !
0Q
1-
#550000
b1 !
1Q
0-
#560000
b0 !
0Q
1-
#570000
b1 !
1Q
0-
#580000
b0 !
0Q
1-
#590000
b1 !
1Q
0-
#600000
b0 !
0Q
1-
#610000
b1 !
1Q
0-
#620000
b0 !
0Q
1-
#630000
b1 !
1Q
0-
#640000
b0 !
0Q
1-
#650000
b1 !
1Q
0-
#660000
b0 !
0Q
1-
#670000
b1 !
1Q
0-
#680000
b0 !
0Q
1-
#690000
b1 !
1Q
0-
#700000
b0 !
0Q
1-
#710000
b1 !
1Q
0-
#720000
b0 !
0Q
1-
#730000
b1 !
1Q
0-
#740000
b0 !
0Q
1-
#750000
b1 !
1Q
0-
#760000
b0 !
0Q
1-
#770000
b1 !
1Q
0-
#780000
b0 !
0Q
1-
#790000
b1 !
1Q
0-
#800000
b0 !
0Q
1-
#810000
b1 !
1Q
0-
#820000
b0 !
0Q
1-
#830000
b1 !
1Q
0-
#840000
b0 !
0Q
1-
#850000
b1 !
1Q
0-
#860000
b0 !
0Q
1-
#870000
b1 !
1Q
0-
#880000
b0 !
0Q
1-
#890000
b1 !
1Q
0-
#900000
b0 !
0Q
1-
#910000
b1 !
1Q
0-
#920000
b0 !
0Q
1-
#930000
b1 !
1Q
0-
#940000
b0 !
0Q
1-
#950000
b1 !
1Q
0-
#960000
b0 "
b0 !
0P
0Q
06
1-
0>
0D
1?
0E
0C
14
0,
0(
0=
0#
#970000
b1 !
1Q
0-
#980000
b0 !
0Q
1-
#990000
b1 !
1Q
0-
#1000000
