\hypertarget{group__UART__FIFO}{}\section{U\+A\+RT F\+I\+FO Interface}
\label{group__UART__FIFO}\index{UART FIFO Interface@{UART FIFO Interface}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__UART__FIFO_ga2bfcdb68fa8def11f82daafbdab9b32c}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+e}} \mbox{\hyperlink{group__UART__FIFO_ga6f6aa621e8111510517b92f57eb0987a}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__UART__FIFO_gaeef8e1e6b4ec8b82200067bf4ba2e04e}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+e}} \mbox{\hyperlink{group__UART__FIFO_gac427c853fffa7be41f636f723b48a2e7}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__UART__FIFO_ga2bfcdb68fa8def11f82daafbdab9b32c}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+e}} \{ \mbox{\hyperlink{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cae4a6c3354a0b441adf2cea823435f773}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+\+A\+NY}} = 0, 
\mbox{\hyperlink{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cabc651af853aff38557f940cec59567db}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+\+Q\+U\+A\+R\+T\+E\+R\+\_\+\+F\+U\+LL}} = 1, 
\mbox{\hyperlink{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cacf50fd41d90f61f744ede4a4893a3ffc}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+\+H\+A\+L\+F\+\_\+\+F\+U\+LL}} = 2, 
\mbox{\hyperlink{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cabbb66ab848534e0202166eefb17d28cd}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+\+A\+L\+M\+O\+S\+T\+\_\+\+F\+U\+LL}} = 3
 \}
\item 
enum \mbox{\hyperlink{group__UART__FIFO_gaeef8e1e6b4ec8b82200067bf4ba2e04e}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+e}} \{ \mbox{\hyperlink{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04eaf8a3f395cce5a8c01e68e8a099439f4e}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+\+E\+M\+P\+TY}} = 0, 
\mbox{\hyperlink{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04ead6f5e3102b439100e3d36e49a47c50c0}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+\+A\+L\+M\+O\+S\+T\+\_\+\+E\+M\+P\+TY}} = 1, 
\mbox{\hyperlink{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04ea8c67b558095a8854011cb866996d2f40}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+\+Q\+U\+A\+R\+T\+E\+R\+\_\+\+F\+U\+LL}} = 2, 
\mbox{\hyperlink{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04eaa7a95884e49b3ba2772b48aa5f5bea37}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+\+H\+A\+L\+F\+\_\+\+F\+U\+LL}} = 3
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}{alt\+\_\+16550\+\_\+fifo\+\_\+enable}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_gad7fb867e11640ff283b08dac626f0a3c}{alt\+\_\+16550\+\_\+fifo\+\_\+disable}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_ga0ce2f31d207024b0f240b2020ab6fd94}{alt\+\_\+16550\+\_\+fifo\+\_\+read}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, char $\ast$buffer, size\+\_\+t count)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_ga8d30fc6d9735e51d61c10a5ff86c416e}{alt\+\_\+16550\+\_\+fifo\+\_\+write}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, const char $\ast$buffer, size\+\_\+t count)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_ga13c485cb04682ee2e0cf1f4211caa02f}{alt\+\_\+16550\+\_\+fifo\+\_\+clear\+\_\+rx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_ga434291ab9cc63426ae1d2966ddbc3be8}{alt\+\_\+16550\+\_\+fifo\+\_\+clear\+\_\+tx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_gaec47f311df9de1dc2ce0a94dc88962ac}{alt\+\_\+16550\+\_\+fifo\+\_\+clear\+\_\+all}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_ga6d581b8e4af0aa3c1f4d760b93aa76c6}{alt\+\_\+16550\+\_\+fifo\+\_\+size\+\_\+get\+\_\+rx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, uint32\+\_\+t $\ast$\mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_ga0949ae7ab1231dcd627313844c012847}{alt\+\_\+16550\+\_\+fifo\+\_\+size\+\_\+get\+\_\+tx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, uint32\+\_\+t $\ast$\mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_ga7aa39683a2cf11152084c2b513d9867d}{alt\+\_\+16550\+\_\+fifo\+\_\+level\+\_\+get\+\_\+rx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, uint32\+\_\+t $\ast$level)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_ga6bdd9a289734c973112756c420936ac8}{alt\+\_\+16550\+\_\+fifo\+\_\+level\+\_\+get\+\_\+tx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, uint32\+\_\+t $\ast$level)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_ga2edadfb8154ec759d6f64332cb358799}{alt\+\_\+16550\+\_\+fifo\+\_\+trigger\+\_\+set\+\_\+rx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, \mbox{\hyperlink{group__UART__FIFO_ga6f6aa621e8111510517b92f57eb0987a}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+t}} trigger)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__FIFO_ga04495be392cdd03da90dc3480bb50927}{alt\+\_\+16550\+\_\+fifo\+\_\+trigger\+\_\+set\+\_\+tx}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, \mbox{\hyperlink{group__UART__FIFO_gac427c853fffa7be41f636f723b48a2e7}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+t}} trigger)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This group of A\+P\+Is provides access, configuration, and control of the U\+A\+RT F\+I\+FO. The F\+I\+FO allows the U\+A\+RT to buffer received data and data to be transmitted. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__UART__FIFO_ga6f6aa621e8111510517b92f57eb0987a}\label{group__UART__FIFO_ga6f6aa621e8111510517b92f57eb0987a}} 
\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_RX\_t@{ALT\_16550\_FIFO\_TRIGGER\_RX\_t}}
\index{ALT\_16550\_FIFO\_TRIGGER\_RX\_t@{ALT\_16550\_FIFO\_TRIGGER\_RX\_t}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_FIFO\_TRIGGER\_RX\_t}{ALT\_16550\_FIFO\_TRIGGER\_RX\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__UART__FIFO_ga2bfcdb68fa8def11f82daafbdab9b32c}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+e}}
 \mbox{\hyperlink{group__UART__FIFO_ga6f6aa621e8111510517b92f57eb0987a}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+t}}}

This type definition enumerates the receiver F\+I\+FO level conditions that will trigger the receiver F\+I\+FO to issue a receiver F\+I\+FO full event. \mbox{\Hypertarget{group__UART__FIFO_gac427c853fffa7be41f636f723b48a2e7}\label{group__UART__FIFO_gac427c853fffa7be41f636f723b48a2e7}} 
\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_TX\_t@{ALT\_16550\_FIFO\_TRIGGER\_TX\_t}}
\index{ALT\_16550\_FIFO\_TRIGGER\_TX\_t@{ALT\_16550\_FIFO\_TRIGGER\_TX\_t}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_FIFO\_TRIGGER\_TX\_t}{ALT\_16550\_FIFO\_TRIGGER\_TX\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__UART__FIFO_gaeef8e1e6b4ec8b82200067bf4ba2e04e}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+e}}
 \mbox{\hyperlink{group__UART__FIFO_gac427c853fffa7be41f636f723b48a2e7}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+t}}}

This type definition enumerates the transmitter F\+I\+FO level conditions that will trigger the transmitter F\+I\+FO to issue a transmitter F\+I\+FO empty event. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__UART__FIFO_ga2bfcdb68fa8def11f82daafbdab9b32c}\label{group__UART__FIFO_ga2bfcdb68fa8def11f82daafbdab9b32c}} 
\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_RX\_e@{ALT\_16550\_FIFO\_TRIGGER\_RX\_e}}
\index{ALT\_16550\_FIFO\_TRIGGER\_RX\_e@{ALT\_16550\_FIFO\_TRIGGER\_RX\_e}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_FIFO\_TRIGGER\_RX\_e}{ALT\_16550\_FIFO\_TRIGGER\_RX\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__UART__FIFO_ga2bfcdb68fa8def11f82daafbdab9b32c}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+e}}}

This type definition enumerates the receiver F\+I\+FO level conditions that will trigger the receiver F\+I\+FO to issue a receiver F\+I\+FO full event. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_FIFO\_TRIGGER\_RX\_ANY@{ALT\_16550\_FIFO\_TRIGGER\_RX\_ANY}!UART FIFO Interface@{UART FIFO Interface}}\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_RX\_ANY@{ALT\_16550\_FIFO\_TRIGGER\_RX\_ANY}}}\mbox{\Hypertarget{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cae4a6c3354a0b441adf2cea823435f773}\label{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cae4a6c3354a0b441adf2cea823435f773}} 
A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+\+A\+NY&1 or more character(s) in the receiver F\+I\+FO will trigger an event. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_FIFO\_TRIGGER\_RX\_QUARTER\_FULL@{ALT\_16550\_FIFO\_TRIGGER\_RX\_QUARTER\_FULL}!UART FIFO Interface@{UART FIFO Interface}}\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_RX\_QUARTER\_FULL@{ALT\_16550\_FIFO\_TRIGGER\_RX\_QUARTER\_FULL}}}\mbox{\Hypertarget{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cabc651af853aff38557f940cec59567db}\label{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cabc651af853aff38557f940cec59567db}} 
A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+\+Q\+U\+A\+R\+T\+E\+R\+\_\+\+F\+U\+LL&25\% or higher capacity usage in the receiver F\+I\+FO will trigger an event. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_FIFO\_TRIGGER\_RX\_HALF\_FULL@{ALT\_16550\_FIFO\_TRIGGER\_RX\_HALF\_FULL}!UART FIFO Interface@{UART FIFO Interface}}\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_RX\_HALF\_FULL@{ALT\_16550\_FIFO\_TRIGGER\_RX\_HALF\_FULL}}}\mbox{\Hypertarget{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cacf50fd41d90f61f744ede4a4893a3ffc}\label{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cacf50fd41d90f61f744ede4a4893a3ffc}} 
A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+\+H\+A\+L\+F\+\_\+\+F\+U\+LL&50\% or higher capacity usage in the receiver F\+I\+FO will trigger an event. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_FIFO\_TRIGGER\_RX\_ALMOST\_FULL@{ALT\_16550\_FIFO\_TRIGGER\_RX\_ALMOST\_FULL}!UART FIFO Interface@{UART FIFO Interface}}\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_RX\_ALMOST\_FULL@{ALT\_16550\_FIFO\_TRIGGER\_RX\_ALMOST\_FULL}}}\mbox{\Hypertarget{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cabbb66ab848534e0202166eefb17d28cd}\label{group__UART__FIFO_gga2bfcdb68fa8def11f82daafbdab9b32cabbb66ab848534e0202166eefb17d28cd}} 
A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+\+A\+L\+M\+O\+S\+T\+\_\+\+F\+U\+LL&2 characters less than the receiver F\+I\+FO capacity will trigger an event. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__UART__FIFO_gaeef8e1e6b4ec8b82200067bf4ba2e04e}\label{group__UART__FIFO_gaeef8e1e6b4ec8b82200067bf4ba2e04e}} 
\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_TX\_e@{ALT\_16550\_FIFO\_TRIGGER\_TX\_e}}
\index{ALT\_16550\_FIFO\_TRIGGER\_TX\_e@{ALT\_16550\_FIFO\_TRIGGER\_TX\_e}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{ALT\_16550\_FIFO\_TRIGGER\_TX\_e}{ALT\_16550\_FIFO\_TRIGGER\_TX\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__UART__FIFO_gaeef8e1e6b4ec8b82200067bf4ba2e04e}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+e}}}

This type definition enumerates the transmitter F\+I\+FO level conditions that will trigger the transmitter F\+I\+FO to issue a transmitter F\+I\+FO empty event. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_FIFO\_TRIGGER\_TX\_EMPTY@{ALT\_16550\_FIFO\_TRIGGER\_TX\_EMPTY}!UART FIFO Interface@{UART FIFO Interface}}\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_TX\_EMPTY@{ALT\_16550\_FIFO\_TRIGGER\_TX\_EMPTY}}}\mbox{\Hypertarget{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04eaf8a3f395cce5a8c01e68e8a099439f4e}\label{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04eaf8a3f395cce5a8c01e68e8a099439f4e}} 
A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+\+E\+M\+P\+TY&Transmitter F\+I\+FO being completely empty will trigger an event. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_FIFO\_TRIGGER\_TX\_ALMOST\_EMPTY@{ALT\_16550\_FIFO\_TRIGGER\_TX\_ALMOST\_EMPTY}!UART FIFO Interface@{UART FIFO Interface}}\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_TX\_ALMOST\_EMPTY@{ALT\_16550\_FIFO\_TRIGGER\_TX\_ALMOST\_EMPTY}}}\mbox{\Hypertarget{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04ead6f5e3102b439100e3d36e49a47c50c0}\label{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04ead6f5e3102b439100e3d36e49a47c50c0}} 
A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+\+A\+L\+M\+O\+S\+T\+\_\+\+E\+M\+P\+TY&2 or less character(s) in the transmitter F\+I\+FO will trigger an event. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_FIFO\_TRIGGER\_TX\_QUARTER\_FULL@{ALT\_16550\_FIFO\_TRIGGER\_TX\_QUARTER\_FULL}!UART FIFO Interface@{UART FIFO Interface}}\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_TX\_QUARTER\_FULL@{ALT\_16550\_FIFO\_TRIGGER\_TX\_QUARTER\_FULL}}}\mbox{\Hypertarget{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04ea8c67b558095a8854011cb866996d2f40}\label{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04ea8c67b558095a8854011cb866996d2f40}} 
A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+\+Q\+U\+A\+R\+T\+E\+R\+\_\+\+F\+U\+LL&25\% or less capacity usage in the transmitter F\+I\+FO will trigger an event. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_FIFO\_TRIGGER\_TX\_HALF\_FULL@{ALT\_16550\_FIFO\_TRIGGER\_TX\_HALF\_FULL}!UART FIFO Interface@{UART FIFO Interface}}\index{UART FIFO Interface@{UART FIFO Interface}!ALT\_16550\_FIFO\_TRIGGER\_TX\_HALF\_FULL@{ALT\_16550\_FIFO\_TRIGGER\_TX\_HALF\_FULL}}}\mbox{\Hypertarget{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04eaa7a95884e49b3ba2772b48aa5f5bea37}\label{group__UART__FIFO_ggaeef8e1e6b4ec8b82200067bf4ba2e04eaa7a95884e49b3ba2772b48aa5f5bea37}} 
A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+\+H\+A\+L\+F\+\_\+\+F\+U\+LL&50\% or less capacity usage in the transmitter F\+I\+FO will trigger an event. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__UART__FIFO_gaec47f311df9de1dc2ce0a94dc88962ac}\label{group__UART__FIFO_gaec47f311df9de1dc2ce0a94dc88962ac}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_clear\_all@{alt\_16550\_fifo\_clear\_all}}
\index{alt\_16550\_fifo\_clear\_all@{alt\_16550\_fifo\_clear\_all}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_clear\_all()}{alt\_16550\_fifo\_clear\_all()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+clear\+\_\+all (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Clears the contents of the receiver and transmitter F\+I\+FO. Any characters which were previously contained on those F\+I\+F\+Os will be discarded.

The F\+I\+F\+Os must first be enabled before calling this function by calling \mbox{\hyperlink{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}{alt\+\_\+16550\+\_\+fifo\+\_\+enable()}}.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_ga13c485cb04682ee2e0cf1f4211caa02f}\label{group__UART__FIFO_ga13c485cb04682ee2e0cf1f4211caa02f}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_clear\_rx@{alt\_16550\_fifo\_clear\_rx}}
\index{alt\_16550\_fifo\_clear\_rx@{alt\_16550\_fifo\_clear\_rx}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_clear\_rx()}{alt\_16550\_fifo\_clear\_rx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+clear\+\_\+rx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Clears the contents of the receiver F\+I\+FO. Any characters which were previously contained in that F\+I\+FO will be discarded.

The F\+I\+F\+Os must first be enabled before calling this function by calling \mbox{\hyperlink{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}{alt\+\_\+16550\+\_\+fifo\+\_\+enable()}}.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_ga434291ab9cc63426ae1d2966ddbc3be8}\label{group__UART__FIFO_ga434291ab9cc63426ae1d2966ddbc3be8}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_clear\_tx@{alt\_16550\_fifo\_clear\_tx}}
\index{alt\_16550\_fifo\_clear\_tx@{alt\_16550\_fifo\_clear\_tx}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_clear\_tx()}{alt\_16550\_fifo\_clear\_tx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+clear\+\_\+tx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Clears the contents of the transmitter F\+I\+FO. Any characters which were previously contained in that F\+I\+FO will be discarded.

The F\+I\+F\+Os must first be enabled before calling this function by calling \mbox{\hyperlink{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}{alt\+\_\+16550\+\_\+fifo\+\_\+enable()}}.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_gad7fb867e11640ff283b08dac626f0a3c}\label{group__UART__FIFO_gad7fb867e11640ff283b08dac626f0a3c}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_disable@{alt\_16550\_fifo\_disable}}
\index{alt\_16550\_fifo\_disable@{alt\_16550\_fifo\_disable}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_disable()}{alt\_16550\_fifo\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+disable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Disables F\+I\+F\+Os on the U\+A\+RT. This will disable both the receiver F\+I\+FO and transmitter F\+I\+FO. Any data left in the F\+I\+F\+Os will be lost.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}\label{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_enable@{alt\_16550\_fifo\_enable}}
\index{alt\_16550\_fifo\_enable@{alt\_16550\_fifo\_enable}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_enable()}{alt\_16550\_fifo\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+enable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Enables F\+I\+FO on the U\+A\+RT. This will enable both the receiver F\+I\+FO and transmitter F\+I\+FO. Both F\+I\+F\+Os will be cleared.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_ga7aa39683a2cf11152084c2b513d9867d}\label{group__UART__FIFO_ga7aa39683a2cf11152084c2b513d9867d}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_level\_get\_rx@{alt\_16550\_fifo\_level\_get\_rx}}
\index{alt\_16550\_fifo\_level\_get\_rx@{alt\_16550\_fifo\_level\_get\_rx}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_level\_get\_rx()}{alt\_16550\_fifo\_level\_get\_rx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+level\+\_\+get\+\_\+rx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{uint32\+\_\+t $\ast$}]{level }\end{DoxyParamCaption})}

Queries the current level of the receiver F\+I\+FO.

The F\+I\+F\+Os must first be enabled before calling this function by calling \mbox{\hyperlink{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}{alt\+\_\+16550\+\_\+fifo\+\_\+enable()}}.

For the Altera 16550 Compatible U\+A\+RT, it may not be possible to read the F\+I\+FO level and this function may always report 0. For more information on interacting with the F\+I\+FO in this situation, see documentation for \mbox{\hyperlink{group__UART__FIFO_ga0ce2f31d207024b0f240b2020ab6fd94}{alt\+\_\+16550\+\_\+fifo\+\_\+read()}}.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em level} & \mbox{[}out\mbox{]} Pointer to an output parameter that contains the level or number of characters in the receiver F\+I\+FO.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_ga6bdd9a289734c973112756c420936ac8}\label{group__UART__FIFO_ga6bdd9a289734c973112756c420936ac8}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_level\_get\_tx@{alt\_16550\_fifo\_level\_get\_tx}}
\index{alt\_16550\_fifo\_level\_get\_tx@{alt\_16550\_fifo\_level\_get\_tx}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_level\_get\_tx()}{alt\_16550\_fifo\_level\_get\_tx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+level\+\_\+get\+\_\+tx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{uint32\+\_\+t $\ast$}]{level }\end{DoxyParamCaption})}

Queries the current level of the transmitter F\+I\+FO.

The F\+I\+F\+Os must first be enabled before calling this function by calling \mbox{\hyperlink{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}{alt\+\_\+16550\+\_\+fifo\+\_\+enable()}}.

For the Altera 16550 Compatible U\+A\+RT, it may not be possible to read the F\+I\+FO level and this function may always report 0. For more information on interacting with the F\+I\+FO in this situation, see documentation for \mbox{\hyperlink{group__UART__FIFO_ga8d30fc6d9735e51d61c10a5ff86c416e}{alt\+\_\+16550\+\_\+fifo\+\_\+write()}}.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em level} & \mbox{[}out\mbox{]} Pointer to an output parameter that contains the level or number of characters in the transmitter F\+I\+FO.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_ga0ce2f31d207024b0f240b2020ab6fd94}\label{group__UART__FIFO_ga0ce2f31d207024b0f240b2020ab6fd94}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_read@{alt\_16550\_fifo\_read}}
\index{alt\_16550\_fifo\_read@{alt\_16550\_fifo\_read}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_read()}{alt\_16550\_fifo\_read()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+read (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{char $\ast$}]{buffer,  }\item[{size\+\_\+t}]{count }\end{DoxyParamCaption})}

Reads the given buffer from the receiver F\+I\+FO in the U\+A\+RT.

The available characters in the F\+I\+FO can be determined by a few ways. Users can determine the number of items by calling \mbox{\hyperlink{group__UART__FIFO_ga7aa39683a2cf11152084c2b513d9867d}{alt\+\_\+16550\+\_\+fifo\+\_\+level\+\_\+get\+\_\+rx()}}.

Another way is by using the RX trigger and RX interrupt. First determine the RX F\+I\+FO size by calling \mbox{\hyperlink{group__UART__FIFO_ga6d581b8e4af0aa3c1f4d760b93aa76c6}{alt\+\_\+16550\+\_\+fifo\+\_\+size\+\_\+get\+\_\+rx()}}. Then set the desired trigger level by calling \mbox{\hyperlink{group__UART__FIFO_ga2edadfb8154ec759d6f64332cb358799}{alt\+\_\+16550\+\_\+fifo\+\_\+trigger\+\_\+set\+\_\+rx()}}. Calculate the triggering point by applying trigger description on the F\+I\+FO size. Enable RX interrupts by calling \mbox{\hyperlink{group__UART__INT_gadc2427a611d18ffd5428e21d9b1f686b}{alt\+\_\+16550\+\_\+int\+\_\+enable\+\_\+rx()}}. When the RX interrupt fires due to the A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+D\+A\+TA condition, the calculated triggering point value can be used to determine the RX F\+I\+FO level. If the interrupt fires due to the A\+L\+T\+\_\+16550\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+T\+I\+M\+E\+O\+UT, the RX F\+I\+FO can be completely emptied by repeatedly polling the Line Status A\+L\+T\+\_\+16550\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+DR condition by calling \mbox{\hyperlink{group__UART__LINE_gae108dc72c29861f56514d4204d52c0ed}{alt\+\_\+16550\+\_\+line\+\_\+status\+\_\+get()}}. These steps are necessary if the U\+A\+RT does not implement F\+I\+FO level query functionality. As of 13.\+0sp1, this applies to the Altera 16550 Compatible Soft U\+A\+RT.

Reading more data than that which is available can result in invalid data appearing like valid data.

The F\+I\+FO must first be enabled before calling this function by calling \mbox{\hyperlink{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}{alt\+\_\+16550\+\_\+fifo\+\_\+enable()}}.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em buffer} & \mbox{[}out\mbox{]} Pointer to a buffer where the specified count of characters from the receiver F\+I\+FO will be copied to.\\
\hline
{\em count} & The count of characters from the receiver F\+I\+FO to be copied.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_ga6d581b8e4af0aa3c1f4d760b93aa76c6}\label{group__UART__FIFO_ga6d581b8e4af0aa3c1f4d760b93aa76c6}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_size\_get\_rx@{alt\_16550\_fifo\_size\_get\_rx}}
\index{alt\_16550\_fifo\_size\_get\_rx@{alt\_16550\_fifo\_size\_get\_rx}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_size\_get\_rx()}{alt\_16550\_fifo\_size\_get\_rx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+size\+\_\+get\+\_\+rx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{uint32\+\_\+t $\ast$}]{size }\end{DoxyParamCaption})}

Queries the size of the receiver F\+I\+FO.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em size} & \mbox{[}out\mbox{]} Pointer to an output parameter that contains the size of the receiver F\+I\+FO.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_ga0949ae7ab1231dcd627313844c012847}\label{group__UART__FIFO_ga0949ae7ab1231dcd627313844c012847}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_size\_get\_tx@{alt\_16550\_fifo\_size\_get\_tx}}
\index{alt\_16550\_fifo\_size\_get\_tx@{alt\_16550\_fifo\_size\_get\_tx}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_size\_get\_tx()}{alt\_16550\_fifo\_size\_get\_tx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+size\+\_\+get\+\_\+tx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{uint32\+\_\+t $\ast$}]{size }\end{DoxyParamCaption})}

Queries the size of the transmitter F\+I\+FO.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em size} & \mbox{[}out\mbox{]} Pointer to an output parameter that contains the size of the transmitter F\+I\+FO.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_ga2edadfb8154ec759d6f64332cb358799}\label{group__UART__FIFO_ga2edadfb8154ec759d6f64332cb358799}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_trigger\_set\_rx@{alt\_16550\_fifo\_trigger\_set\_rx}}
\index{alt\_16550\_fifo\_trigger\_set\_rx@{alt\_16550\_fifo\_trigger\_set\_rx}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_trigger\_set\_rx()}{alt\_16550\_fifo\_trigger\_set\_rx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+trigger\+\_\+set\+\_\+rx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{\mbox{\hyperlink{group__UART__FIFO_ga6f6aa621e8111510517b92f57eb0987a}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+t}}}]{trigger }\end{DoxyParamCaption})}

Sets the receiver F\+I\+FO level which will trigger the receiver F\+I\+FO to issue receiver F\+I\+FO full event. For the list of available receiver F\+I\+FO trigger levels, see the documentation for A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+X\+\_\+t.

The F\+I\+F\+Os must first be enabled before calling this function by calling \mbox{\hyperlink{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}{alt\+\_\+16550\+\_\+fifo\+\_\+enable()}}.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em trigger} & The level of the receiver F\+I\+FO which is needed to trigger a receiver F\+I\+FO full event.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_ga04495be392cdd03da90dc3480bb50927}\label{group__UART__FIFO_ga04495be392cdd03da90dc3480bb50927}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_trigger\_set\_tx@{alt\_16550\_fifo\_trigger\_set\_tx}}
\index{alt\_16550\_fifo\_trigger\_set\_tx@{alt\_16550\_fifo\_trigger\_set\_tx}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_trigger\_set\_tx()}{alt\_16550\_fifo\_trigger\_set\_tx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+trigger\+\_\+set\+\_\+tx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{\mbox{\hyperlink{group__UART__FIFO_gac427c853fffa7be41f636f723b48a2e7}{A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+t}}}]{trigger }\end{DoxyParamCaption})}

Sets the transmitter F\+I\+FO level which will trigger the transmitter F\+I\+FO to transmitter F\+I\+FO empty event. For the list of available transmitter F\+I\+FO trigger levels, see the documentation for A\+L\+T\+\_\+16550\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+T\+X\+\_\+t.

The F\+I\+F\+Os must first be enabled before calling this function by calling \mbox{\hyperlink{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}{alt\+\_\+16550\+\_\+fifo\+\_\+enable()}}.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em trigger} & The level of the transmitter F\+I\+FO which is needed to trigger a transmitter F\+I\+FO empty event.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__FIFO_ga8d30fc6d9735e51d61c10a5ff86c416e}\label{group__UART__FIFO_ga8d30fc6d9735e51d61c10a5ff86c416e}} 
\index{UART FIFO Interface@{UART FIFO Interface}!alt\_16550\_fifo\_write@{alt\_16550\_fifo\_write}}
\index{alt\_16550\_fifo\_write@{alt\_16550\_fifo\_write}!UART FIFO Interface@{UART FIFO Interface}}
\subsubsection{\texorpdfstring{alt\_16550\_fifo\_write()}{alt\_16550\_fifo\_write()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+fifo\+\_\+write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{const char $\ast$}]{buffer,  }\item[{size\+\_\+t}]{count }\end{DoxyParamCaption})}

Writes the given buffer to the transmitter F\+I\+FO in the U\+A\+RT.

The available space in the F\+I\+FO can be determined by a few ways. Users can determine the number of items by calculating the F\+I\+FO capacity minus the F\+I\+FO level. This can be done by calling \mbox{\hyperlink{group__UART__FIFO_ga0949ae7ab1231dcd627313844c012847}{alt\+\_\+16550\+\_\+fifo\+\_\+size\+\_\+get\+\_\+tx()}} and \mbox{\hyperlink{group__UART__FIFO_ga6bdd9a289734c973112756c420936ac8}{alt\+\_\+16550\+\_\+fifo\+\_\+level\+\_\+get\+\_\+tx()}} respectively.

Another way is by using the TX trigger and TX interrupt. First determine the TX F\+I\+FO size by calling \mbox{\hyperlink{group__UART__FIFO_ga0949ae7ab1231dcd627313844c012847}{alt\+\_\+16550\+\_\+fifo\+\_\+size\+\_\+get\+\_\+tx()}}. The set the desired trigger level by calling \mbox{\hyperlink{group__UART__FIFO_ga04495be392cdd03da90dc3480bb50927}{alt\+\_\+16550\+\_\+fifo\+\_\+trigger\+\_\+set\+\_\+tx()}}. Calculate the triggering point by applying the trigger description on the F\+I\+FO size. Enable TX interrupts by calling \mbox{\hyperlink{group__UART__INT_gacf7996755a663902dc9c5bd345056d9b}{alt\+\_\+16550\+\_\+int\+\_\+enable\+\_\+tx()}}. When the TX interrupt fires, calculate the empty entries in the F\+I\+FO by subtracting the TX F\+I\+FO size and the calculated value. These steps are necessary if the U\+A\+RT does not implement F\+I\+FO level query functionality. As of 13.\+0sp1, this applies to the Altera 16550 Compatible Soft U\+A\+RT.

Writing more data that there is space can result in data lost due to overflowing.

The F\+I\+F\+Os must first be enabled before calling this function by calling \mbox{\hyperlink{group__UART__FIFO_ga66e1f9e3c9e6f721699a780b763d2740}{alt\+\_\+16550\+\_\+fifo\+\_\+enable()}}.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em buffer} & Pointer to a buffer from where the specified count of characters will be copied to the transmitter F\+I\+FO.\\
\hline
{\em count} & The count of characters from the given buffer to be copied.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
