#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed May 22 10:28:58 2024
# Process ID: 36461
# Current directory: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/configReg_interface_bd_configReg_interface_0_0_synth_1
# Command line: vivado -log configReg_interface_bd_configReg_interface_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source configReg_interface_bd_configReg_interface_0_0.tcl
# Log file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/configReg_interface_bd_configReg_interface_0_0_synth_1/configReg_interface_bd_configReg_interface_0_0.vds
# Journal file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/configReg_interface_bd_configReg_interface_0_0_synth_1/vivado.jou
# Running On: fasic-beast2.fnal.gov, OS: Linux, CPU Frequency: 1593.066 MHz, CPU Physical cores: 32, Host memory: 540748 MB
#-----------------------------------------------------------
WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source configReg_interface_bd_configReg_interface_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2998.168 ; gain = 2.023 ; free physical = 47017 ; free virtual = 401664
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/asic/cad/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top configReg_interface_bd_configReg_interface_0_0 -part xczu9eg-ffvb1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36861
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3246.195 ; gain = 219.812 ; free physical = 41146 ; free virtual = 395793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'configReg_interface_bd_configReg_interface_0_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/configReg_interface_bd/ip/configReg_interface_bd_configReg_interface_0_0/synth/configReg_interface_bd_configReg_interface_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'configReg_interface_top' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface_top.v:16]
INFO: [Synth 8-6157] synthesizing module 'configReg_interface' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_interface_top' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_interface_top.sv:5]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_slave_interface' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_slave_interface.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_slave_interface' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_slave_interface.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mem_regs' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/axi4lite_interface/mem_regs.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mem_regs' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/axi4lite_interface/mem_regs.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_interface_top' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_interface_top.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'configReg_interface' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'configReg_interface_top' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface_top.v:16]
INFO: [Synth 8-6155] done synthesizing module 'configReg_interface_bd_configReg_interface_0_0' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/configReg_interface_bd/ip/configReg_interface_bd_configReg_interface_0_0/synth/configReg_interface_bd_configReg_interface_0_0.v:53]
WARNING: [Synth 8-7137] Register fifo_reg in module configReg_interface has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register reg1_reg in module configReg_interface has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface.sv:243]
WARNING: [Synth 8-7137] Register SuperpixSel_reg in module configReg_interface has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface.sv:264]
WARNING: [Synth 8-7137] Register ConfigIn_reg in module configReg_interface has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface.sv:280]
WARNING: [Synth 8-4767] Trying to implement RAM 'fifo_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "fifo_reg" dissolved into registers
WARNING: [Synth 8-3848] Net ConfigLoad in module/entity configReg_interface does not have driver. [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/configReg_interface/src/configReg_interface.sv:33]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi4lite_slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi4lite_slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi4lite_slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axi4lite_slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axi4lite_slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axi4lite_slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port ConfigLoad in module configReg_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3321.148 ; gain = 294.766 ; free physical = 43348 ; free virtual = 397995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3338.949 ; gain = 312.566 ; free physical = 43348 ; free virtual = 397995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3338.949 ; gain = 312.566 ; free physical = 43348 ; free virtual = 397995
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3338.949 ; gain = 0.000 ; free physical = 43327 ; free virtual = 397974
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3489.820 ; gain = 0.000 ; free physical = 43111 ; free virtual = 397759
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3513.637 ; gain = 23.816 ; free physical = 43094 ; free virtual = 397742
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3513.637 ; gain = 487.254 ; free physical = 43159 ; free virtual = 397807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3513.637 ; gain = 487.254 ; free physical = 43177 ; free virtual = 397825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3513.637 ; gain = 487.254 ; free physical = 43194 ; free virtual = 397842
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'configReg_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_STATE |                              000 |                              000
             RESET_STATE |                              001 |                              001
        RESET_STATE_DONE |                              010 |                              110
          CONFIGIN_STATE |                              011 |                              010
     CONFIGIN_DONE_STATE |                              100 |                              011
              WAIT_STATE |                              101 |                              100
                  iSTATE |                              110 |                              111
*
         CONFIGOUT_STATE |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'configReg_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3513.637 ; gain = 487.254 ; free physical = 43366 ; free virtual = 398015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 108   
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 114   
	   8 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi4lite_interface_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi4lite_interface_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi4lite_interface_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axi4lite_interface_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axi4lite_interface_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axi4lite_interface_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ConfigLoad in module configReg_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3513.637 ; gain = 487.254 ; free physical = 43207 ; free virtual = 397863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 3828.391 ; gain = 802.008 ; free physical = 42487 ; free virtual = 397157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 3828.391 ; gain = 802.008 ; free physical = 42484 ; free virtual = 397154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 3847.422 ; gain = 821.039 ; free physical = 42455 ; free virtual = 397125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3857.332 ; gain = 830.949 ; free physical = 42164 ; free virtual = 396834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3857.332 ; gain = 830.949 ; free physical = 42176 ; free virtual = 396846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3857.332 ; gain = 830.949 ; free physical = 42161 ; free virtual = 396831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3857.332 ; gain = 830.949 ; free physical = 42161 ; free virtual = 396831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3857.332 ; gain = 830.949 ; free physical = 42171 ; free virtual = 396841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3857.332 ; gain = 830.949 ; free physical = 42164 ; free virtual = 396834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |    18|
|3     |LUT2   |    52|
|4     |LUT3   |    24|
|5     |LUT4   |    31|
|6     |LUT5   |    29|
|7     |LUT6   |   300|
|8     |MUXF7  |    72|
|9     |MUXF8  |    36|
|10    |FDCE   |    89|
|11    |FDPE   |     1|
|12    |FDRE   |   635|
|13    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3857.332 ; gain = 830.949 ; free physical = 42163 ; free virtual = 396833
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3857.332 ; gain = 656.262 ; free physical = 42202 ; free virtual = 396872
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3857.336 ; gain = 830.949 ; free physical = 42201 ; free virtual = 396871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3871.270 ; gain = 0.000 ; free physical = 42281 ; free virtual = 396951
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'configReg_interface_bd_configReg_interface_0_0' is not ideal for floorplanning, since the cellview 'configReg_interface' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3924.098 ; gain = 0.000 ; free physical = 42173 ; free virtual = 396843
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6a11410b
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 3924.098 ; gain = 925.930 ; free physical = 42375 ; free virtual = 397045
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/configReg_interface_bd_configReg_interface_0_0_synth_1/configReg_interface_bd_configReg_interface_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP configReg_interface_bd_configReg_interface_0_0, cache-ID = 1cc81ea46b9f2154
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/configReg_interface_bd_configReg_interface_0_0_synth_1/configReg_interface_bd_configReg_interface_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file configReg_interface_bd_configReg_interface_0_0_utilization_synth.rpt -pb configReg_interface_bd_configReg_interface_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 22 10:30:19 2024...
