// Seed: 326302140
module module_0;
  wire [1 'b0 : ( "" )] id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd27
) (
    input wire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand _id_4,
    output tri id_5
);
  wire [id_4  +  -1 : 1 'b0] id_7;
  if (1) logic id_8 = id_2 == -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd86
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output tri0 id_5;
  output wire id_4;
  input wire id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  assign id_1[id_2] = -1;
  module_0 modCall_1 ();
  wire id_7 = id_7;
  assign id_5 = 1'h0;
endmodule
