Warning: Design 'processor' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : processor
Version: J-2014.09-SP4
Date   : Sun Feb 14 19:21:56 2016
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          1.66
  Critical Path Slack:           0.33
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        212
  Leaf Cell Count:                490
  Buf/Inv Cell Count:              49
  Buf Cell Count:                   3
  Inv Cell Count:                  46
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       458
  Sequential Cell Count:           32
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1077.316429
  Noncombinational Area:   212.210247
  Buf/Inv Area:             67.602304
  Total Buffer Area:             7.62
  Total Inverter Area:          59.98
  Macro/Black Box Area:      0.000000
  Net Area:                395.475774
  -----------------------------------
  Cell Area:              1289.526676
  Design Area:            1685.002450


  Design Rules
  -----------------------------------
  Total Number of Nets:           653
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.52
  Logic Optimization:                  0.14
  Mapping Optimization:                0.93
  -----------------------------------------
  Overall Compile Time:                7.10
  Overall Compile Wall Clock Time:     8.79

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
