// Seed: 1798845534
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = (id_3 == 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5 :
  assert property (@(id_1) id_1)
  else begin
    if (id_1) begin
      id_1 = id_1 === 1;
    end
  end
  wire id_6;
  wire id_7;
  module_0(
      id_4, id_6, id_7
  );
endmodule
