$comment
	File created using the following command:
		vcd file PR2.msim.vcd -direction
$end
$date
	Mon Mar 11 01:44:19 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 4 # s [3:0] $end
$var wire 1 $ out [7] $end
$var wire 1 % out [6] $end
$var wire 1 & out [5] $end
$var wire 1 ' out [4] $end
$var wire 1 ( out [3] $end
$var wire 1 ) out [2] $end
$var wire 1 * out [1] $end
$var wire 1 + out [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 inst|inst5|inst2|inst4|25~7_combout $end
$var wire 1 4 inst|inst5|inst2|inst4|25~8_combout $end
$var wire 1 5 inst|inst5|inst5|inst|25~2_combout $end
$var wire 1 6 inst5|inst3|inst1|inst5~0_combout $end
$var wire 1 7 inst5|inst|inst1|inst5~0_combout $end
$var wire 1 8 inst5|inst|inst2|inst5~0_combout $end
$var wire 1 9 inst5|inst|inst2|inst5~1_combout $end
$var wire 1 : inst5|inst|inst3|inst5~0_combout $end
$var wire 1 ; inst|inst|inst2|inst4|25~1_combout $end
$var wire 1 < inst5|inst4|inst1|inst5~0_combout $end
$var wire 1 = inst|inst|inst2|inst4|25~0_combout $end
$var wire 1 > inst|inst5|inst2|inst4|25~4_combout $end
$var wire 1 ? inst|inst5|inst2|inst4|25~5_combout $end
$var wire 1 @ inst|inst5|inst2|inst4|25~6_combout $end
$var wire 1 A inst|inst5|inst2|inst3|25~6_combout $end
$var wire 1 B inst|inst5|inst2|inst3|25~7_combout $end
$var wire 1 C inst|inst5|inst2|inst3|25~4_combout $end
$var wire 1 D inst|inst5|inst2|inst3|25~5_combout $end
$var wire 1 E inst|inst5|inst2|inst2|25~6_combout $end
$var wire 1 F inst|inst5|inst2|inst2|25~7_combout $end
$var wire 1 G inst|inst5|inst2|inst2|25~4_combout $end
$var wire 1 H inst|inst5|inst2|inst2|25~5_combout $end
$var wire 1 I inst|inst5|inst2|inst|25~1_combout $end
$var wire 1 J inst|inst5|inst2|inst|25~0_combout $end
$var wire 1 K inst|inst5|inst2|inst|25~2_combout $end
$var wire 1 L inst|inst5|inst5|inst4|25~2_combout $end
$var wire 1 M inst|inst5|inst5|inst4|25~3_combout $end
$var wire 1 N inst|inst5|inst5|inst4|25~4_combout $end
$var wire 1 O inst|inst5|inst5|inst3|25~0_combout $end
$var wire 1 P inst|inst5|inst5|inst3|25~1_combout $end
$var wire 1 Q inst|inst5|inst5|inst3|25~2_combout $end
$var wire 1 R inst|inst5|inst5|inst2|25~2_combout $end
$var wire 1 S inst|inst5|inst5|inst2|25~3_combout $end
$var wire 1 T inst|inst5|inst5|inst2|25~4_combout $end
$var wire 1 U inst|inst5|inst5|inst|25~3_combout $end
$var wire 1 V inst|inst5|inst5|inst|25~4_combout $end
$var wire 1 W s~combout [3] $end
$var wire 1 X s~combout [2] $end
$var wire 1 Y s~combout [1] $end
$var wire 1 Z s~combout [0] $end
$var wire 1 [ b~combout [7] $end
$var wire 1 \ b~combout [6] $end
$var wire 1 ] b~combout [5] $end
$var wire 1 ^ b~combout [4] $end
$var wire 1 _ b~combout [3] $end
$var wire 1 ` b~combout [2] $end
$var wire 1 a b~combout [1] $end
$var wire 1 b b~combout [0] $end
$var wire 1 c a~combout [7] $end
$var wire 1 d a~combout [6] $end
$var wire 1 e a~combout [5] $end
$var wire 1 f a~combout [4] $end
$var wire 1 g a~combout [3] $end
$var wire 1 h a~combout [2] $end
$var wire 1 i a~combout [1] $end
$var wire 1 j a~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010 !
b11001100 "
b0 #
0+
0*
0)
1(
0'
0&
0%
1$
x,
0-
1.
x/
10
11
12
03
14
15
06
07
08
09
1:
0;
0<
0=
0>
0?
1@
1A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
1M
1N
1O
0P
0Q
0R
0S
0T
0U
0V
0Z
0Y
0X
0W
0b
0a
1`
1_
0^
0]
1\
1[
0j
1i
0h
1g
0f
1e
0d
1c
$end
#40000
b1 #
1Z
0,
1R
1P
1L
1J
1F
1B
1S
1Q
1H
1D
1T
1)
1&
1%
1*
#110000
b11 #
b10 #
0Z
1Y
1,
0R
0P
0L
0J
0F
0B
1;
0S
1K
1S
0M
0K
0H
0D
1G
1C
1>
0T
1'
1T
0N
1H
1D
1?
0'
0&
0%
0*
0@
1*
0(
1&
1%
0$
#180000
b11 #
1Z
0,
1P
1J
1F
0E
1B
0A
1=
04
13
1K
0H
0D
0G
0C
0>
1@
1H
1D
0?
1'
0&
0%
1$
0@
1&
1%
0$
#240000
b1 #
b0 #
0Z
0Y
1,
0P
0J
0F
1E
0B
1A
0=
0;
14
03
0S
1M
0K
0Q
0H
0D
1@
0T
1N
0'
0)
0&
0%
1$
0*
1(
#1000000
