{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1451919864653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451919864653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 04 16:04:24 2016 " "Processing started: Mon Jan 04 16:04:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451919864653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1451919864653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1451919864653 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1451919864887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCreg-pcreg_arch " "Found design unit 1: PCreg-pcreg_arch" {  } { { "PCreg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/PCreg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865339 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCreg " "Found entity 1: PCreg" {  } { { "PCreg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/PCreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-CacheArch " "Found design unit 1: Cache-CacheArch" {  } { { "Cache.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/Cache.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "Cache.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/Cache.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-reg_file_arch " "Found design unit 1: reg_file-reg_file_arch" {  } { { "reg_file.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/reg_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-reg_arch " "Found design unit 1: reg-reg_arch" {  } { { "reg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_32-decoder_32_arch " "Found design unit 1: decoder_32-decoder_32_arch" {  } { { "decoder.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_32 " "Found entity 1: decoder_32" {  } { { "decoder.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mx_32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MX_32_1-MX_32_1_arch " "Found design unit 1: MX_32_1-MX_32_1_arch" {  } { { "MX_32_1.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/MX_32_1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""} { "Info" "ISGN_ENTITY_NAME" "1 MX_32_1 " "Found entity 1: MX_32_1" {  } { { "MX_32_1.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/MX_32_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file custom_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_types " "Found design unit 1: custom_types" {  } { { "custom_types.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/custom_types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_predictor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_predictor-branch_predictor_arch " "Found design unit 1: branch_predictor-branch_predictor_arch" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/branch_predictor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/branch_predictor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-fetch_arch " "Found design unit 1: fetch-fetch_arch" {  } { { "fetch.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/fetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-processor_arch " "Found design unit 1: processor-processor_arch" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stick-stick_arch " "Found design unit 1: stick-stick_arch" {  } { { "stick.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/stick.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""} { "Info" "ISGN_ENTITY_NAME" "1 stick " "Found entity 1: stick" {  } { { "stick.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/stick.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "control_unit.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/control_unit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mx_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MX_4_1-MX_4_1_arch " "Found design unit 1: MX_4_1-MX_4_1_arch" {  } { { "MX_4_1.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/MX_4_1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""} { "Info" "ISGN_ENTITY_NAME" "1 MX_4_1 " "Found entity 1: MX_4_1" {  } { { "MX_4_1.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/MX_4_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-execute_arch " "Found design unit 1: execute-execute_arch" {  } { { "execute.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/execute.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/execute.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mx_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MX_2_1-MX_2_1_arch " "Found design unit 1: MX_2_1-MX_2_1_arch" {  } { { "MX_2_1.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/MX_2_1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""} { "Info" "ISGN_ENTITY_NAME" "1 MX_2_1 " "Found entity 1: MX_2_1" {  } { { "MX_2_1.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/MX_2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPreg-spreg_arch " "Found design unit 1: SPreg-spreg_arch" {  } { { "SPreg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/SPreg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPreg " "Found entity 1: SPreg" {  } { { "SPreg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/SPreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_8-decoder_8_arch " "Found design unit 1: decoder_8-decoder_8_arch" {  } { { "decoder8.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/decoder8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_8 " "Found entity 1: decoder_8" {  } { { "decoder8.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/decoder8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mx_8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MX_8_1-MX_8_1_arch " "Found design unit 1: MX_8_1-MX_8_1_arch" {  } { { "MX_8_1.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/MX_8_1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""} { "Info" "ISGN_ENTITY_NAME" "1 MX_8_1 " "Found entity 1: MX_8_1" {  } { { "MX_8_1.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/MX_8_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ras.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ras.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAS-RAS_arch " "Found design unit 1: RAS-RAS_arch" {  } { { "RAS.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/RAS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAS " "Found entity 1: RAS" {  } { { "RAS.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/RAS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ras_reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ras_reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ras_reg_file-ras_reg_file_arch " "Found design unit 1: ras_reg_file-ras_reg_file_arch" {  } { { "RAS_reg_file.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/RAS_reg_file.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAS_reg_file " "Found entity 1: RAS_reg_file" {  } { { "RAS_reg_file.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/RAS_reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ras_spreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ras_spreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAS_SPreg-ras_spreg_arch " "Found design unit 1: RAS_SPreg-ras_spreg_arch" {  } { { "RAS_SPreg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/RAS_SPreg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAS_SPreg " "Found entity 1: RAS_SPreg" {  } { { "RAS_SPreg.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/RAS_SPreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-decode_arch " "Found design unit 1: decode-decode_arch" {  } { { "decode.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/decode.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ras_clc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ras_clc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAS_CLC-ras_clc_arch " "Found design unit 1: RAS_CLC-ras_clc_arch" {  } { { "RAS_CLC.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/RAS_CLC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAS_CLC " "Found entity 1: RAS_CLC" {  } { { "RAS_CLC.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/RAS_CLC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_64-decoder_64_arch " "Found design unit 1: decoder_64-decoder_64_arch" {  } { { "decoder_64.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/decoder_64.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_64 " "Found entity 1: decoder_64" {  } { { "decoder_64.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/decoder_64.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stickid_exe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stickid_exe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stick_ID_EXE-stick_ID_EXE_arch " "Found design unit 1: stick_ID_EXE-stick_ID_EXE_arch" {  } { { "stickID_EXE.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/stickID_EXE.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""} { "Info" "ISGN_ENTITY_NAME" "1 stick_ID_EXE " "Found entity 1: stick_ID_EXE" {  } { { "stickID_EXE.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/stickID_EXE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stickexe_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stickexe_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stick_EXE_MEM-stick_EXE_MEM_arch " "Found design unit 1: stick_EXE_MEM-stick_EXE_MEM_arch" {  } { { "stickEXE_MEM.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/stickEXE_MEM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""} { "Info" "ISGN_ENTITY_NAME" "1 stick_EXE_MEM " "Found entity 1: stick_EXE_MEM" {  } { { "stickEXE_MEM.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/stickEXE_MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451919865386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1451919865417 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CACHE_rd_data processor.vhd(232) " "VHDL Signal Declaration warning at processor.vhd(232): used implicit default value for signal \"CACHE_rd_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 232 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865417 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CACHE_wr processor.vhd(232) " "VHDL Signal Declaration warning at processor.vhd(232): used implicit default value for signal \"CACHE_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 232 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865417 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CACHE_data_in processor.vhd(233) " "VHDL Signal Declaration warning at processor.vhd(233): used implicit default value for signal \"CACHE_data_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 233 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865417 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FETCH_update_entry processor.vhd(234) " "VHDL Signal Declaration warning at processor.vhd(234): used implicit default value for signal \"FETCH_update_entry\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 234 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865417 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FETCH_prediction_was_success processor.vhd(234) " "VHDL Signal Declaration warning at processor.vhd(234): used implicit default value for signal \"FETCH_prediction_was_success\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 234 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865417 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FETCH_update_entry_pc processor.vhd(235) " "VHDL Signal Declaration warning at processor.vhd(235): used implicit default value for signal \"FETCH_update_entry_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 235 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865417 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FETCH_update_entry_jmp_address processor.vhd(235) " "VHDL Signal Declaration warning at processor.vhd(235): used implicit default value for signal \"FETCH_update_entry_jmp_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 235 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865417 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXE_MEM_signal_out processor.vhd(243) " "Verilog HDL or VHDL warning at processor.vhd(243): object \"EXE_MEM_signal_out\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_WB_write processor.vhd(246) " "VHDL Signal Declaration warning at processor.vhd(246): used implicit default value for signal \"ID_WB_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 246 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_has_SR1 processor.vhd(248) " "Verilog HDL or VHDL warning at processor.vhd(248): object \"ID_has_SR1\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_has_SR2 processor.vhd(248) " "Verilog HDL or VHDL warning at processor.vhd(248): object \"ID_has_SR2\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_WB_data processor.vhd(250) " "VHDL Signal Declaration warning at processor.vhd(250): used implicit default value for signal \"ID_WB_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 250 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_WB_rdst processor.vhd(251) " "VHDL Signal Declaration warning at processor.vhd(251): used implicit default value for signal \"ID_WB_rdst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 251 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fwd_MEM_A processor.vhd(254) " "VHDL Signal Declaration warning at processor.vhd(254): used implicit default value for signal \"fwd_MEM_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 254 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fwd_MEM_B processor.vhd(254) " "VHDL Signal Declaration warning at processor.vhd(254): used implicit default value for signal \"fwd_MEM_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 254 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fwd_WB_A processor.vhd(254) " "VHDL Signal Declaration warning at processor.vhd(254): used implicit default value for signal \"fwd_WB_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 254 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fwd_WB_B processor.vhd(254) " "VHDL Signal Declaration warning at processor.vhd(254): used implicit default value for signal \"fwd_WB_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 254 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "forward_A_MEM processor.vhd(255) " "VHDL Signal Declaration warning at processor.vhd(255): used implicit default value for signal \"forward_A_MEM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 255 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "forward_B_MEM processor.vhd(255) " "VHDL Signal Declaration warning at processor.vhd(255): used implicit default value for signal \"forward_B_MEM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 255 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "forward_A_WB processor.vhd(255) " "VHDL Signal Declaration warning at processor.vhd(255): used implicit default value for signal \"forward_A_WB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 255 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "forward_B_WB processor.vhd(255) " "VHDL Signal Declaration warning at processor.vhd(255): used implicit default value for signal \"forward_B_WB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 255 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1451919865433 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MX_4_1 MX_4_1:PC_MUX " "Elaborating entity \"MX_4_1\" for hierarchy \"MX_4_1:PC_MUX\"" {  } { { "processor.vhd" "PC_MUX" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919865495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Cache:CACHE_ENTITY " "Elaborating entity \"Cache\" for hierarchy \"Cache:CACHE_ENTITY\"" {  } { { "processor.vhd" "CACHE_ENTITY" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919865511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "whitespace Cache.vhd(27) " "Verilog HDL or VHDL warning at Cache.vhd(27): object \"whitespace\" assigned a value but never read" {  } { { "Cache.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/Cache.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1451919865511 "|processor|Cache:CACHE_ENTITY"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "m syn_textio.vhd(213) " "VHDL Variable Declaration warning at syn_textio.vhd(213): used initial value expression for variable \"m\" because variable was never assigned a value" {  } { { "synopsys/ieee/syn_textio.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_textio.vhd" 213 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1451919865511 "|processor|Cache:CACHE_ENTITY"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "whitespace Cache.vhd(70) " "VHDL Variable Declaration warning at Cache.vhd(70): used initial value expression for variable \"whitespace\" because variable was never assigned a value" {  } { { "Cache.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/Cache.vhd" 70 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1451919865511 "|processor|Cache:CACHE_ENTITY"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "bv syn_textio.vhd(378) " "VHDL Variable Declaration warning at syn_textio.vhd(378): used initial value expression for variable \"bv\" because variable was never assigned a value" {  } { { "synopsys/ieee/syn_textio.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_textio.vhd" 378 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1451919865511 "|processor|Cache:CACHE_ENTITY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCreg PCreg:PC_REG " "Elaborating entity \"PCreg\" for hierarchy \"PCreg:PC_REG\"" {  } { { "processor.vhd" "PC_REG" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919865511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:FETCH_PHASE " "Elaborating entity \"fetch\" for hierarchy \"fetch:FETCH_PHASE\"" {  } { { "processor.vhd" "FETCH_PHASE" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919865511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor fetch:FETCH_PHASE\|branch_predictor:PREDICTOR " "Elaborating entity \"branch_predictor\" for hierarchy \"fetch:FETCH_PHASE\|branch_predictor:PREDICTOR\"" {  } { { "fetch.vhd" "PREDICTOR" { Text "C:/Users/Filip/Desktop/Pipeline/fetch.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919865526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stick stick:IF_ID_stick " "Elaborating entity \"stick\" for hierarchy \"stick:IF_ID_stick\"" {  } { { "processor.vhd" "IF_ID_stick" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "processor.vhd" "CU" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAS control_unit:CU\|RAS:RASunit " "Elaborating entity \"RAS\" for hierarchy \"control_unit:CU\|RAS:RASunit\"" {  } { { "control_unit.vhd" "RASunit" { Text "C:/Users/Filip/Desktop/Pipeline/control_unit.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAS_CLC control_unit:CU\|RAS:RASunit\|RAS_CLC:CLC " "Elaborating entity \"RAS_CLC\" for hierarchy \"control_unit:CU\|RAS:RASunit\|RAS_CLC:CLC\"" {  } { { "RAS.vhd" "CLC" { Text "C:/Users/Filip/Desktop/Pipeline/RAS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAS_SPreg control_unit:CU\|RAS:RASunit\|RAS_SPreg:SP " "Elaborating entity \"RAS_SPreg\" for hierarchy \"control_unit:CU\|RAS:RASunit\|RAS_SPreg:SP\"" {  } { { "RAS.vhd" "SP" { Text "C:/Users/Filip/Desktop/Pipeline/RAS.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAS_reg_file control_unit:CU\|RAS:RASunit\|RAS_reg_file:stek " "Elaborating entity \"RAS_reg_file\" for hierarchy \"control_unit:CU\|RAS:RASunit\|RAS_reg_file:stek\"" {  } { { "RAS.vhd" "stek" { Text "C:/Users/Filip/Desktop/Pipeline/RAS.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_8 control_unit:CU\|RAS:RASunit\|RAS_reg_file:stek\|decoder_8:DECODER " "Elaborating entity \"decoder_8\" for hierarchy \"control_unit:CU\|RAS:RASunit\|RAS_reg_file:stek\|decoder_8:DECODER\"" {  } { { "RAS_reg_file.vhd" "DECODER" { Text "C:/Users/Filip/Desktop/Pipeline/RAS_reg_file.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg control_unit:CU\|RAS:RASunit\|RAS_reg_file:stek\|reg:\\GEN_REG:0:REGX " "Elaborating entity \"reg\" for hierarchy \"control_unit:CU\|RAS:RASunit\|RAS_reg_file:stek\|reg:\\GEN_REG:0:REGX\"" {  } { { "RAS_reg_file.vhd" "\\GEN_REG:0:REGX" { Text "C:/Users/Filip/Desktop/Pipeline/RAS_reg_file.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MX_8_1 control_unit:CU\|RAS:RASunit\|RAS_reg_file:stek\|MX_8_1:MX " "Elaborating entity \"MX_8_1\" for hierarchy \"control_unit:CU\|RAS:RASunit\|RAS_reg_file:stek\|MX_8_1:MX\"" {  } { { "RAS_reg_file.vhd" "MX" { Text "C:/Users/Filip/Desktop/Pipeline/RAS_reg_file.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:DECODE_PHASE " "Elaborating entity \"decode\" for hierarchy \"decode:DECODE_PHASE\"" {  } { { "processor.vhd" "DECODE_PHASE" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_64 decode:DECODE_PHASE\|decoder_64:OCDECODER " "Elaborating entity \"decoder_64\" for hierarchy \"decode:DECODE_PHASE\|decoder_64:OCDECODER\"" {  } { { "decode.vhd" "OCDECODER" { Text "C:/Users/Filip/Desktop/Pipeline/decode.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file decode:DECODE_PHASE\|reg_file:REGFILE " "Elaborating entity \"reg_file\" for hierarchy \"decode:DECODE_PHASE\|reg_file:REGFILE\"" {  } { { "decode.vhd" "REGFILE" { Text "C:/Users/Filip/Desktop/Pipeline/decode.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_32 decode:DECODE_PHASE\|reg_file:REGFILE\|decoder_32:DECODER " "Elaborating entity \"decoder_32\" for hierarchy \"decode:DECODE_PHASE\|reg_file:REGFILE\|decoder_32:DECODER\"" {  } { { "reg_file.vhd" "DECODER" { Text "C:/Users/Filip/Desktop/Pipeline/reg_file.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MX_32_1 decode:DECODE_PHASE\|reg_file:REGFILE\|MX_32_1:MX1 " "Elaborating entity \"MX_32_1\" for hierarchy \"decode:DECODE_PHASE\|reg_file:REGFILE\|MX_32_1:MX1\"" {  } { { "reg_file.vhd" "MX1" { Text "C:/Users/Filip/Desktop/Pipeline/reg_file.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stick_ID_EXE stick_ID_EXE:ID_EXE_stick " "Elaborating entity \"stick_ID_EXE\" for hierarchy \"stick_ID_EXE:ID_EXE_stick\"" {  } { { "processor.vhd" "ID_EXE_stick" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:EXECUTE_PHASE " "Elaborating entity \"execute\" for hierarchy \"execute:EXECUTE_PHASE\"" {  } { { "processor.vhd" "EXECUTE_PHASE" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPreg execute:EXECUTE_PHASE\|SPreg:SP_REG " "Elaborating entity \"SPreg\" for hierarchy \"execute:EXECUTE_PHASE\|SPreg:SP_REG\"" {  } { { "execute.vhd" "SP_REG" { Text "C:/Users/Filip/Desktop/Pipeline/execute.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute:EXECUTE_PHASE\|alu:ALU_ENTITY " "Elaborating entity \"alu\" for hierarchy \"execute:EXECUTE_PHASE\|alu:ALU_ENTITY\"" {  } { { "execute.vhd" "ALU_ENTITY" { Text "C:/Users/Filip/Desktop/Pipeline/execute.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MX_2_1 execute:EXECUTE_PHASE\|MX_2_1:JMP_MUX " "Elaborating entity \"MX_2_1\" for hierarchy \"execute:EXECUTE_PHASE\|MX_2_1:JMP_MUX\"" {  } { { "execute.vhd" "JMP_MUX" { Text "C:/Users/Filip/Desktop/Pipeline/execute.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stick_EXE_MEM stick_EXE_MEM:EXE_MEM_stick " "Elaborating entity \"stick_EXE_MEM\" for hierarchy \"stick_EXE_MEM:EXE_MEM_stick\"" {  } { { "processor.vhd" "EXE_MEM_stick" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451919866462 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1451919867232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1451919867466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451919867466 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451919867481 "|processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processor.vhd" "" { Text "C:/Users/Filip/Desktop/Pipeline/processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451919867481 "|processor|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1451919867481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1451919867497 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1451919867497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1451919867497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451919867497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 04 16:04:27 2016 " "Processing ended: Mon Jan 04 16:04:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451919867497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451919867497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451919867497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1451919867497 ""}
