# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do FinalProject_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/ECE_385/FinalProject {C:/ECE_385/FinalProject/vga_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:21 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE_385/FinalProject" C:/ECE_385/FinalProject/vga_clk.v 
# -- Compiling module vga_clk
# 
# Top level modules:
# 	vga_clk
# End time: 13:26:21 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE_385/FinalProject {C:/ECE_385/FinalProject/audio_interface_plat.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:21 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE_385/FinalProject" C:/ECE_385/FinalProject/audio_interface_plat.v 
# -- Compiling module audio_interface_plat
# 
# Top level modules:
# 	audio_interface_plat
# End time: 13:26:21 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE_385/FinalProject/db {C:/ECE_385/FinalProject/db/vga_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:21 on Nov 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE_385/FinalProject/db" C:/ECE_385/FinalProject/db/vga_clk_altpll.v 
# -- Compiling module vga_clk_altpll
# 
# Top level modules:
# 	vga_clk_altpll
# End time: 13:26:21 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject {C:/ECE_385/FinalProject/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:21 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject" C:/ECE_385/FinalProject/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 13:26:21 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject {C:/ECE_385/FinalProject/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:21 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject" C:/ECE_385/FinalProject/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 13:26:22 on Nov 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject {C:/ECE_385/FinalProject/Final_Project_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:22 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject" C:/ECE_385/FinalProject/Final_Project_top.sv 
# -- Compiling module Final_Project_top
# 
# Top level modules:
# 	Final_Project_top
# End time: 13:26:22 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject {C:/ECE_385/FinalProject/KeyMapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:22 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject" C:/ECE_385/FinalProject/KeyMapper.sv 
# -- Compiling module KeyMapper
# 
# Top level modules:
# 	KeyMapper
# End time: 13:26:22 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject {C:/ECE_385/FinalProject/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:22 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject" C:/ECE_385/FinalProject/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 13:26:22 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject {C:/ECE_385/FinalProject/pulse.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:22 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject" C:/ECE_385/FinalProject/pulse.sv 
# -- Compiling module pulse
# 
# Top level modules:
# 	pulse
# End time: 13:26:22 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject {C:/ECE_385/FinalProject/wavetable_synthesizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:22 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject" C:/ECE_385/FinalProject/wavetable_synthesizer.sv 
# -- Compiling module wavetable_synthesizer
# 
# Top level modules:
# 	wavetable_synthesizer
# End time: 13:26:22 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECE_385/FinalProject/audio_interface.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:22 on Nov 19,2019
# vcom -reportprogress 300 -93 -work work C:/ECE_385/FinalProject/audio_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity audio_interface
# -- Compiling architecture Behavorial of audio_interface
# End time: 13:26:22 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib nios_system
# ** Warning: (vlib-34) Library already exists at "nios_system".
# vmap nios_system nios_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_system nios_system 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject {C:/ECE_385/FinalProject/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:22 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject" C:/ECE_385/FinalProject/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:26:22 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs=""+acc"" testbench 
# Start time: 13:26:23 on Nov 19,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.Final_Project_top
# Loading work.vga_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.controller
# Loading work.audio_interface_plat
# Loading work.wavetable_synthesizer
# Loading work.KeyMapper
# Loading work.sync
# Loading work.pulse
# Loading work.HexDriver
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.audio_interface(behavorial)
# ** Warning: (vsim-8822) C:/ECE_385/FinalProject/audio_interface_plat.v(13): [TFMPC] - Missing Verilog connection for formal VHDL port 'AUD_ADCDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/plat/audio_transmit/A1 File: C:/ECE_385/FinalProject/audio_interface.vhd
# ** Warning: (vsim-8822) C:/ECE_385/FinalProject/audio_interface_plat.v(13): [TFMPC] - Missing Verilog connection for formal VHDL port 'AUD_ADCLRCK'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/plat/audio_transmit/A1 File: C:/ECE_385/FinalProject/audio_interface.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /testbench/plat/audio_transmit/A1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /testbench/plat/audio_transmit/A1
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.plat.vga_clk_instance.altpll_component.cycloneiii_pll.pll3
add wave -position end  sim:/testbench/plat/sine_synth1/phase
add wave -position end  sim:/testbench/plat/sine_synth1/out
# Break key hit
# Simulation stop requested.
restart -f
# ** Warning: (vsim-8822) C:/ECE_385/FinalProject/audio_interface_plat.v(13): [TFMPC] - Missing Verilog connection for formal VHDL port 'AUD_ADCDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/plat/audio_transmit/A1 File: C:/ECE_385/FinalProject/audio_interface.vhd
# ** Warning: (vsim-8822) C:/ECE_385/FinalProject/audio_interface_plat.v(13): [TFMPC] - Missing Verilog connection for formal VHDL port 'AUD_ADCLRCK'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/plat/audio_transmit/A1 File: C:/ECE_385/FinalProject/audio_interface.vhd
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /testbench/plat/audio_transmit/A1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /testbench/plat/audio_transmit/A1
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.plat.vga_clk_instance.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Break in Module MF_cycloneiii_pll at /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v line 16978
# End time: 13:31:50 on Nov 19,2019, Elapsed time: 0:05:27
# Errors: 0, Warnings: 8
