`timescale 1ns / 1ps 
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Wu Yuzhang
//
// Design Name: RISCV-Pipline CPU
// Module Name: BranchDecisionMaking
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Decide whether to branch
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½å’Œæ¥å£è¯´ï¿??
//BranchDecisionMakingæ¥å—ä¸¤ä¸ªæ“ä½œæ•°ï¼Œæ ¹æ®BranchTypeEçš„ä¸åŒï¼Œè¿›è¡Œä¸åŒçš„åˆ¤æ–­ï¼Œå½“åˆ†æ”¯åº”è¯¥takenæ—¶ï¼Œä»¤BranchE=1'b1
//BranchTypeEçš„ç±»å‹å®šä¹‰åœ¨Parameters.vï¿??
//æ¨èæ ¼å¼ï¿??
//case()
//    `BEQ: ???
//      .......
//    default:                            BranchE<=1'b0;  //NOBRANCH
//endcase
//å®éªŒè¦æ±‚
//è¡¥å…¨æ¨¡å—

`include "Parameters.v"
module BranchDecisionMaking(
           input wire [2: 0] BranchTypeE,
           input wire [31: 0] Operand1, Operand2,
           output reg BranchE
       );
wire signed [31: 0] Operand1_S = $signed(Operand1);
wire signed [31: 0] Operand2_S = $signed(Operand2);
always @( * ) begin
    case (BranchTypeE)
        BEQ:
            BranchE <= (Operand1 == Operand2) ? 1'b1 : 1'b0;
        BNE:
            BranchE <= (Operand1 == Operand2) ? 1'b0 : 1'b1;
        BLT:
            BranchE <= (Operand1_S < Operand2_S ) ? 1'b1 : 1'b0;
        BLTU:
            BranchE <= (Operand1 < Operand2) ? 1'b1 : 1'b0;
        BGE:
            BranchE <= (Operand1_S >= Operand2_S ) ? 1'b1 : 1'b0;
        BGEU:
            BranchE <= (Operand1 >= Operand2) ? 1'b1 : 1'b0;
        default:
            BranchE <= 1'b0;  //NOBRANCH
    endcase
end


endmodule

