Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Mon May 28 15:58:50 2018
| Host             : Jack-GL552VW running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 11.578 |
| Dynamic (W)              | 11.402 |
| Device Static (W)        | 0.177  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 27.1   |
| Junction Temperature (C) | 82.9   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.569 |      580 |       --- |             --- |
|   LUT as Logic |     1.345 |      333 |     20800 |            1.60 |
|   CARRY4       |     0.176 |       46 |      8150 |            0.56 |
|   BUFG         |     0.022 |        2 |        32 |            6.25 |
|   Register     |     0.021 |       65 |     41600 |            0.16 |
|   F7/F8 Muxes  |     0.005 |       18 |     32600 |            0.06 |
|   Others       |     0.000 |       58 |       --- |             --- |
| Signals        |     1.945 |      644 |       --- |             --- |
| Block RAM      |     1.698 |     26.5 |        50 |           53.00 |
| DSPs           |     1.590 |        2 |        90 |            2.22 |
| I/O            |     4.600 |       16 |       106 |           15.09 |
| Static Power   |     0.177 |          |           |                 |
| Total          |    11.578 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.746 |       6.654 |      0.092 |
| Vccaux    |       1.800 |     0.190 |       0.168 |      0.021 |
| Vcco33    |       3.300 |     1.302 |       1.301 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.158 |       0.151 |      0.007 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top                                          |    11.402 |
|   blk_mem_gen_0_inst                         |     2.110 |
|     U0                                       |     2.110 |
|       inst_blk_mem_gen                       |     2.110 |
|         gnbram.gnativebmg.native_blk_mem_gen |     2.110 |
|           valid.cstr                         |     2.110 |
|             bindec_a.bindec_inst_a           |     0.033 |
|             has_mux_a.A                      |     0.291 |
|             ramloop[0].ram.r                 |     0.467 |
|               prim_init.ram                  |     0.467 |
|             ramloop[10].ram.r                |     0.011 |
|               prim_init.ram                  |     0.011 |
|             ramloop[11].ram.r                |     0.012 |
|               prim_init.ram                  |     0.012 |
|             ramloop[12].ram.r                |     0.005 |
|               prim_init.ram                  |     0.005 |
|             ramloop[13].ram.r                |     0.029 |
|               prim_init.ram                  |     0.029 |
|             ramloop[14].ram.r                |     0.011 |
|               prim_init.ram                  |     0.011 |
|             ramloop[15].ram.r                |     0.009 |
|               prim_init.ram                  |     0.009 |
|             ramloop[16].ram.r                |     0.003 |
|               prim_init.ram                  |     0.003 |
|             ramloop[17].ram.r                |     0.011 |
|               prim_init.ram                  |     0.011 |
|             ramloop[18].ram.r                |     0.005 |
|               prim_init.ram                  |     0.005 |
|             ramloop[19].ram.r                |     0.003 |
|               prim_init.ram                  |     0.003 |
|             ramloop[1].ram.r                 |     0.026 |
|               prim_init.ram                  |     0.026 |
|             ramloop[20].ram.r                |     0.001 |
|               prim_init.ram                  |     0.001 |
|             ramloop[21].ram.r                |     0.031 |
|               prim_init.ram                  |     0.031 |
|             ramloop[22].ram.r                |     0.013 |
|               prim_init.ram                  |     0.013 |
|             ramloop[23].ram.r                |     0.010 |
|               prim_init.ram                  |     0.010 |
|             ramloop[2].ram.r                 |     0.460 |
|               prim_init.ram                  |     0.460 |
|             ramloop[3].ram.r                 |     0.045 |
|               prim_init.ram                  |     0.045 |
|             ramloop[4].ram.r                 |     0.465 |
|               prim_init.ram                  |     0.465 |
|             ramloop[5].ram.r                 |     0.079 |
|               prim_init.ram                  |     0.079 |
|             ramloop[6].ram.r                 |     0.028 |
|               prim_init.ram                  |     0.028 |
|             ramloop[7].ram.r                 |     0.026 |
|               prim_init.ram                  |     0.026 |
|             ramloop[8].ram.r                 |     0.009 |
|               prim_init.ram                  |     0.009 |
|             ramloop[9].ram.r                 |     0.025 |
|               prim_init.ram                  |     0.025 |
|   clk_wiz_0_inst                             |     0.080 |
|   mem_addr_gen_inst                          |     3.434 |
|   vga_inst                                   |     0.997 |
+----------------------------------------------+-----------+


