Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May  8 00:03:25 2022
| Host         : md3hhm5c running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Uhr_timing_summary_routed.rpt -pb Uhr_timing_summary_routed.pb -rpx Uhr_timing_summary_routed.rpx -warn_on_violation
| Design       : Uhr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    260         
LUTAR-1    Warning           LUT drives async reset alert   22          
TIMING-18  Warning           Missing input or output delay  1           
TIMING-20  Warning           Non-clocked latch              11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (416)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (717)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (416)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: hours (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: minutes (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: clock_divider/zaehler_10kHz/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clock_divider/zaehler_1Hz/C_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: segment7/b_reg[0]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment7/b_reg[0]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: segment7/b_reg[0]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment7/b_reg[1]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: segment7/b_reg[1]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment7/b_reg[1]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: segment7/b_reg[2]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: segment7/b_reg[2]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_hor_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_min_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_min_mod7/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_sek_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_sek_mod7/C_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (717)
--------------------------------------------------
 There are 717 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.382        0.000                      0                   65        0.106        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.382        0.000                      0                   65        0.106        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.862ns (38.851%)  route 2.931ns (61.149%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.826     6.509    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.633 r  clock_divider/zaehler_10kHz/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.633    clock_divider/zaehler_10kHz/counter0_carry_i_5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.166 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.284    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.558 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=2, routed)           1.220     8.778    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.358     9.136 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.885    10.020    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y101        FDRE (Setup_fdre_C_R)       -0.653    14.403    clock_divider/zaehler_10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.862ns (38.851%)  route 2.931ns (61.149%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.826     6.509    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.633 r  clock_divider/zaehler_10kHz/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.633    clock_divider/zaehler_10kHz/counter0_carry_i_5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.166 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.284    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.558 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=2, routed)           1.220     8.778    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.358     9.136 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.885    10.020    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[25]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y101        FDRE (Setup_fdre_C_R)       -0.653    14.403    clock_divider/zaehler_10kHz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.862ns (38.851%)  route 2.931ns (61.149%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.826     6.509    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.633 r  clock_divider/zaehler_10kHz/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.633    clock_divider/zaehler_10kHz/counter0_carry_i_5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.166 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.284    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.558 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=2, routed)           1.220     8.778    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.358     9.136 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.885    10.020    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[26]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y101        FDRE (Setup_fdre_C_R)       -0.653    14.403    clock_divider/zaehler_10kHz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.862ns (38.851%)  route 2.931ns (61.149%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.826     6.509    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.633 r  clock_divider/zaehler_10kHz/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.633    clock_divider/zaehler_10kHz/counter0_carry_i_5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.166 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.284    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.558 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=2, routed)           1.220     8.778    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.358     9.136 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.885    10.020    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y101        FDRE (Setup_fdre_C_R)       -0.653    14.403    clock_divider/zaehler_10kHz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.862ns (39.151%)  route 2.894ns (60.849%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.826     6.509    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.633 r  clock_divider/zaehler_10kHz/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.633    clock_divider/zaehler_10kHz/counter0_carry_i_5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.166 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.284    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.558 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=2, routed)           1.220     8.778    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.358     9.136 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.848     9.984    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[20]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.653    14.403    clock_divider/zaehler_10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.862ns (39.151%)  route 2.894ns (60.849%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.826     6.509    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.633 r  clock_divider/zaehler_10kHz/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.633    clock_divider/zaehler_10kHz/counter0_carry_i_5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.166 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.284    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.558 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=2, routed)           1.220     8.778    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.358     9.136 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.848     9.984    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.653    14.403    clock_divider/zaehler_10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.862ns (39.151%)  route 2.894ns (60.849%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.826     6.509    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.633 r  clock_divider/zaehler_10kHz/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.633    clock_divider/zaehler_10kHz/counter0_carry_i_5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.166 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.284    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.558 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=2, routed)           1.220     8.778    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.358     9.136 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.848     9.984    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[22]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.653    14.403    clock_divider/zaehler_10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.862ns (39.151%)  route 2.894ns (60.849%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.826     6.509    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.633 r  clock_divider/zaehler_10kHz/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.633    clock_divider/zaehler_10kHz/counter0_carry_i_5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.166 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.284    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.558 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=2, routed)           1.220     8.778    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.358     9.136 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.848     9.984    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.653    14.403    clock_divider/zaehler_10kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.862ns (39.225%)  route 2.885ns (60.775%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.826     6.509    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.633 r  clock_divider/zaehler_10kHz/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.633    clock_divider/zaehler_10kHz/counter0_carry_i_5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.166 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.284    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.558 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=2, routed)           1.220     8.778    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.358     9.136 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.839     9.975    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[28]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y102        FDRE (Setup_fdre_C_R)       -0.653    14.403    clock_divider/zaehler_10kHz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.862ns (39.225%)  route 2.885ns (60.775%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.826     6.509    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.633 r  clock_divider/zaehler_10kHz/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.633    clock_divider/zaehler_10kHz/counter0_carry_i_5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.166 r  clock_divider/zaehler_10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.166    clock_divider/zaehler_10kHz/counter0_carry_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  clock_divider/zaehler_10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.284    clock_divider/zaehler_10kHz/counter0_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  clock_divider/zaehler_10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    clock_divider/zaehler_10kHz/counter0_carry__1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.558 r  clock_divider/zaehler_10kHz/counter0_carry__2/CO[1]
                         net (fo=2, routed)           1.220     8.778    clock_divider/zaehler_10kHz/counter0_carry__2_n_2
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.358     9.136 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.839     9.975    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489    14.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[29]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X55Y102        FDRE (Setup_fdre_C_R)       -0.653    14.403    clock_divider/zaehler_10kHz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.745    clock_divider/zaehler_10kHz/counter_reg[19]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.959    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_7
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[20]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clock_divider/zaehler_10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.745    clock_divider/zaehler_10kHz/counter_reg[19]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.970    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_5
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clock_divider/zaehler_10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.745    clock_divider/zaehler_10kHz/counter_reg[19]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.995 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.995    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_6
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clock_divider/zaehler_10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.745    clock_divider/zaehler_10kHz/counter_reg[19]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.995 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.995    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_4
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clock_divider/zaehler_10kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.745    clock_divider/zaehler_10kHz/counter_reg[19]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.944    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_7
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clock_divider/zaehler_10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.745    clock_divider/zaehler_10kHz/counter_reg[19]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.944    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_5
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clock_divider/zaehler_10kHz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.745    clock_divider/zaehler_10kHz/counter_reg[19]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.944    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_6
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clock_divider/zaehler_10kHz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.745    clock_divider/zaehler_10kHz/counter_reg[19]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.944    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_4
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clock_divider/zaehler_10kHz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.305%)  route 0.120ns (21.695%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.745    clock_divider/zaehler_10kHz/counter_reg[19]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.944    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  clock_divider/zaehler_10kHz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    clock_divider/zaehler_10kHz/counter_reg[28]_i_1_n_7
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[28]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.105     1.853    clock_divider/zaehler_10kHz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.444ns (78.728%)  route 0.120ns (21.272%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clock_divider/zaehler_10kHz/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.745    clock_divider/zaehler_10kHz/counter_reg[19]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.944    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  clock_divider/zaehler_10kHz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    clock_divider/zaehler_10kHz/counter_reg[28]_i_1_n_5
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.994    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.105     1.853    clock_divider/zaehler_10kHz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clock_divider/zaehler_10kHz/C_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y95    clock_divider/zaehler_10kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y97    clock_divider/zaehler_10kHz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y97    clock_divider/zaehler_10kHz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y98    clock_divider/zaehler_10kHz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y98    clock_divider/zaehler_10kHz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y98    clock_divider/zaehler_10kHz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y98    clock_divider/zaehler_10kHz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y99    clock_divider/zaehler_10kHz/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_divider/zaehler_10kHz/C_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_divider/zaehler_10kHz/C_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    clock_divider/zaehler_10kHz/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    clock_divider/zaehler_10kHz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    clock_divider/zaehler_10kHz/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    clock_divider/zaehler_10kHz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    clock_divider/zaehler_10kHz/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    clock_divider/zaehler_10kHz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y98    clock_divider/zaehler_10kHz/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y98    clock_divider/zaehler_10kHz/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_divider/zaehler_10kHz/C_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clock_divider/zaehler_10kHz/C_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    clock_divider/zaehler_10kHz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    clock_divider/zaehler_10kHz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    clock_divider/zaehler_10kHz/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    clock_divider/zaehler_10kHz/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    clock_divider/zaehler_10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y97    clock_divider/zaehler_10kHz/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y98    clock_divider/zaehler_10kHz/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y98    clock_divider/zaehler_10kHz/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           733 Endpoints
Min Delay           733 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment7/Position_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg7_pos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.527ns  (logic 4.216ns (49.448%)  route 4.311ns (50.552%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDPE                         0.000     0.000 r  segment7/Position_reg[2]_P/C
    SLICE_X42Y87         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  segment7/Position_reg[2]_P/Q
                         net (fo=1, routed)           0.764     1.282    segment7/Position_reg[2]_P_n_0
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.124     1.406 r  segment7/seg7_pos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.547     4.953    seg7_pos_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.527 r  seg7_pos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.527    seg7_pos[2]
    T9                                                                r  seg7_pos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg7_pos[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.427ns  (logic 4.236ns (50.271%)  route 4.191ns (49.729%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         LDCE                         0.000     0.000 r  segment7/Position_reg[7]_LDC/G
    SLICE_X40Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segment7/Position_reg[7]_LDC/Q
                         net (fo=1, routed)           0.510     1.069    segment7/Position_reg[7]_LDC_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.124     1.193 r  segment7/seg7_pos_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.681     4.874    seg7_pos_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.427 r  seg7_pos_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.427    seg7_pos[7]
    U13                                                               r  seg7_pos[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg7_pos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 4.219ns (50.932%)  route 4.064ns (49.068%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         LDCE                         0.000     0.000 r  segment7/Position_reg[1]_LDC/G
    SLICE_X43Y90         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segment7/Position_reg[1]_LDC/Q
                         net (fo=1, routed)           0.950     1.509    segment7/Position_reg[1]_LDC_n_0
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.124     1.633 r  segment7/seg7_pos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.114     4.747    seg7_pos_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     8.283 r  seg7_pos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.283    seg7_pos[1]
    J18                                                               r  seg7_pos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg7_pos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 4.285ns (52.815%)  route 3.828ns (47.185%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  segment7/Position_reg[0]_LDC/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  segment7/Position_reg[0]_LDC/Q
                         net (fo=1, routed)           0.830     1.455    segment7/Position_reg[0]_LDC_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124     1.579 r  segment7/seg7_pos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.998     4.577    seg7_pos_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     8.112 r  seg7_pos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.112    seg7_pos[0]
    J17                                                               r  seg7_pos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg7_pos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 4.235ns (52.320%)  route 3.859ns (47.680%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         LDCE                         0.000     0.000 r  segment7/Position_reg[5]_LDC/G
    SLICE_X37Y88         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segment7/Position_reg[5]_LDC/Q
                         net (fo=1, routed)           0.827     1.386    segment7/Position_reg[5]_LDC_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.124     1.510 r  segment7/seg7_pos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.032     4.542    seg7_pos_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     8.094 r  seg7_pos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.094    seg7_pos[5]
    T14                                                               r  seg7_pos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg7_pos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.963ns  (logic 4.301ns (54.014%)  route 3.662ns (45.986%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         LDCE                         0.000     0.000 r  segment7/Position_reg[3]_LDC/G
    SLICE_X38Y89         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  segment7/Position_reg[3]_LDC/Q
                         net (fo=1, routed)           0.571     1.196    segment7/Position_reg[3]_LDC_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I1_O)        0.124     1.320 r  segment7/seg7_pos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.091     4.411    seg7_pos_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.963 r  seg7_pos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.963    seg7_pos[3]
    J14                                                               r  seg7_pos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg7_pos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 4.201ns (52.923%)  route 3.737ns (47.077%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         LDCE                         0.000     0.000 r  segment7/Position_reg[6]_LDC/G
    SLICE_X43Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  segment7/Position_reg[6]_LDC/Q
                         net (fo=1, routed)           0.812     1.371    segment7/Position_reg[6]_LDC_n_0
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.124     1.495 r  segment7/seg7_pos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.924     4.420    seg7_pos_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     7.937 r  seg7_pos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.937    seg7_pos[6]
    K2                                                                r  seg7_pos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Number_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.910ns  (logic 4.033ns (50.985%)  route 3.877ns (49.015%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE                         0.000     0.000 r  segment7/Number_out_reg[0]/C
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment7/Number_out_reg[0]/Q
                         net (fo=1, routed)           3.877     4.333    seg7_output_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.910 r  seg7_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.910    seg7_output[0]
    T10                                                               r  seg7_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Number_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 4.011ns (50.954%)  route 3.861ns (49.046%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE                         0.000     0.000 r  segment7/Number_out_reg[1]/C
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment7/Number_out_reg[1]/Q
                         net (fo=1, routed)           3.861     4.317    seg7_output_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.873 r  seg7_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.873    seg7_output[1]
    R10                                                               r  seg7_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[4]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg7_pos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.818ns  (logic 4.130ns (52.825%)  route 3.688ns (47.175%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE                         0.000     0.000 r  segment7/Position_reg[4]_P/C
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  segment7/Position_reg[4]_P/Q
                         net (fo=1, routed)           0.797     1.253    segment7/Position_reg[4]_P_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.124     1.377 r  segment7/seg7_pos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.891     4.268    seg7_pos_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550     7.818 r  seg7_pos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.818    seg7_pos[4]
    P14                                                               r  seg7_pos[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment7/b_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            segment7/b_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDPE                         0.000     0.000 r  segment7/b_reg[0]_P/C
    SLICE_X43Y88         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  segment7/b_reg[0]_P/Q
                         net (fo=5, routed)           0.167     0.308    segment7/b_reg[0]_P_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.042     0.350 r  segment7/b[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.350    segment7/b1[0]
    SLICE_X43Y88         FDPE                                         r  segment7/b_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_sek_mod10/C_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_sek_mod10/C_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE                         0.000     0.000 r  uhrzaehler/zaehler_sek_mod10/C_out_reg/C
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_sek_mod10/C_out_reg/Q
                         net (fo=2, routed)           0.168     0.309    uhrzaehler/zaehler_sek_mod10/C_out_reg_0
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  uhrzaehler/zaehler_sek_mod10/C_out_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    uhrzaehler/zaehler_sek_mod10/C_out_i_1__1_n_0
    SLICE_X51Y98         FDRE                                         r  uhrzaehler/zaehler_sek_mod10/C_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[3]/C
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider/zaehler_1Hz/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    clock_divider/zaehler_1Hz/counter_reg_n_0_[3]
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  clock_divider/zaehler_1Hz/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     0.357    clock_divider/zaehler_1Hz/counter_reg[0]_i_2__0_n_4
    SLICE_X55Y84         FDRE                                         r  clock_divider/zaehler_1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_sek_mod7/C_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_sek_mod7/C_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE                         0.000     0.000 r  uhrzaehler/zaehler_sek_mod7/C_out_reg/C
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_sek_mod7/C_out_reg/Q
                         net (fo=2, routed)           0.173     0.314    uhrzaehler/zaehler_sek_mod7/carrys_s_1
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.359 r  uhrzaehler/zaehler_sek_mod7/C_out_i_1__2/O
                         net (fo=1, routed)           0.000     0.359    uhrzaehler/zaehler_sek_mod7/C_out_i_1__2_n_0
    SLICE_X52Y96         FDRE                                         r  uhrzaehler/zaehler_sek_mod7/C_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[2]/C
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider/zaehler_1Hz/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    clock_divider/zaehler_1Hz/counter_reg_n_0_[2]
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  clock_divider/zaehler_1Hz/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     0.361    clock_divider/zaehler_1Hz/counter_reg[0]_i_2__0_n_5
    SLICE_X55Y84         FDRE                                         r  clock_divider/zaehler_1Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[31]/C
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider/zaehler_1Hz/counter_reg[31]/Q
                         net (fo=3, routed)           0.118     0.259    clock_divider/zaehler_1Hz/counter_reg[31]
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  clock_divider/zaehler_1Hz/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.367    clock_divider/zaehler_1Hz/counter_reg[28]_i_1__0_n_4
    SLICE_X55Y91         FDRE                                         r  clock_divider/zaehler_1Hz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_min_mod10/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_min_mod10/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE                         0.000     0.000 r  uhrzaehler/zaehler_min_mod10/counter_reg[27]/C
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_min_mod10/counter_reg[27]/Q
                         net (fo=3, routed)           0.118     0.259    uhrzaehler/zaehler_min_mod10/counter_reg[27]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  uhrzaehler/zaehler_min_mod10/counter_reg[24]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.367    uhrzaehler/zaehler_min_mod10/counter_reg[24]_i_1__3_n_4
    SLICE_X51Y96         FDRE                                         r  uhrzaehler/zaehler_min_mod10/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[19]/C
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider/zaehler_1Hz/counter_reg[19]/Q
                         net (fo=3, routed)           0.119     0.260    clock_divider/zaehler_1Hz/counter_reg[19]
    SLICE_X55Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clock_divider/zaehler_1Hz/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clock_divider/zaehler_1Hz/counter_reg[16]_i_1__0_n_4
    SLICE_X55Y88         FDRE                                         r  clock_divider/zaehler_1Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[23]/C
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider/zaehler_1Hz/counter_reg[23]/Q
                         net (fo=3, routed)           0.119     0.260    clock_divider/zaehler_1Hz/counter_reg[23]
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clock_divider/zaehler_1Hz/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clock_divider/zaehler_1Hz/counter_reg[20]_i_1__0_n_4
    SLICE_X55Y89         FDRE                                         r  clock_divider/zaehler_1Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uhrzaehler/zaehler_min_mod10/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uhrzaehler/zaehler_min_mod10/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE                         0.000     0.000 r  uhrzaehler/zaehler_min_mod10/counter_reg[15]/C
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uhrzaehler/zaehler_min_mod10/counter_reg[15]/Q
                         net (fo=3, routed)           0.119     0.260    uhrzaehler/zaehler_min_mod10/counter_reg[15]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  uhrzaehler/zaehler_min_mod10/counter_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.368    uhrzaehler/zaehler_min_mod10/counter_reg[12]_i_1__3_n_4
    SLICE_X51Y93         FDRE                                         r  uhrzaehler/zaehler_min_mod10/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 1.619ns (23.762%)  route 5.196ns (76.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=45, routed)          4.311     5.779    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.152     5.931 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.885     6.815    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489     4.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 1.619ns (23.762%)  route 5.196ns (76.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=45, routed)          4.311     5.779    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.152     5.931 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.885     6.815    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489     4.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 1.619ns (23.762%)  route 5.196ns (76.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=45, routed)          4.311     5.779    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.152     5.931 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.885     6.815    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489     4.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.815ns  (logic 1.619ns (23.762%)  route 5.196ns (76.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=45, routed)          4.311     5.779    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.152     5.931 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.885     6.815    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489     4.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.779ns  (logic 1.619ns (23.891%)  route 5.159ns (76.109%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=45, routed)          4.311     5.779    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.152     5.931 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.848     6.779    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489     4.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.779ns  (logic 1.619ns (23.891%)  route 5.159ns (76.109%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=45, routed)          4.311     5.779    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.152     5.931 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.848     6.779    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489     4.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.779ns  (logic 1.619ns (23.891%)  route 5.159ns (76.109%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=45, routed)          4.311     5.779    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.152     5.931 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.848     6.779    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489     4.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.779ns  (logic 1.619ns (23.891%)  route 5.159ns (76.109%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=45, routed)          4.311     5.779    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.152     5.931 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.848     6.779    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489     4.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.770ns  (logic 1.619ns (23.922%)  route 5.150ns (76.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=45, routed)          4.311     5.779    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.152     5.931 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.839     6.770    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489     4.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.770ns  (logic 1.619ns (23.922%)  route 5.150ns (76.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=45, routed)          4.311     5.779    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.152     5.931 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.839     6.770    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.489     4.911    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y102        FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/C_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.159ns  (logic 0.280ns (12.986%)  route 1.879ns (87.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=45, routed)          1.879     2.114    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.159 r  clock_divider/zaehler_10kHz/C_out_i_1/O
                         net (fo=1, routed)           0.000     2.159    clock_divider/zaehler_10kHz/C_out_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_divider/zaehler_10kHz/C_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clock_divider/zaehler_10kHz/C_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.377ns  (logic 0.280ns (11.797%)  route 2.096ns (88.203%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=45, routed)          1.872     2.108    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.153 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.224     2.377    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.377ns  (logic 0.280ns (11.797%)  route 2.096ns (88.203%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=45, routed)          1.872     2.108    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.153 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.224     2.377    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.377ns  (logic 0.280ns (11.797%)  route 2.096ns (88.203%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=45, routed)          1.872     2.108    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.153 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.224     2.377    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.377ns  (logic 0.280ns (11.797%)  route 2.096ns (88.203%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=45, routed)          1.872     2.108    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.153 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.224     2.377    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.384ns  (logic 0.280ns (11.760%)  route 2.104ns (88.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=45, routed)          1.872     2.108    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.153 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.232     2.384    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.384ns  (logic 0.280ns (11.760%)  route 2.104ns (88.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=45, routed)          1.872     2.108    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.153 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.232     2.384    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.384ns  (logic 0.280ns (11.760%)  route 2.104ns (88.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=45, routed)          1.872     2.108    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.153 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.232     2.384    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.384ns  (logic 0.280ns (11.760%)  route 2.104ns (88.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=45, routed)          1.872     2.108    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.153 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.232     2.384    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.389ns  (logic 0.280ns (11.738%)  route 2.108ns (88.262%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=45, routed)          1.872     2.108    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.045     2.153 r  clock_divider/zaehler_10kHz/counter[0]_i_1/O
                         net (fo=32, routed)          0.236     2.389    clock_divider/zaehler_10kHz/counter[0]_i_1_n_0
    SLICE_X55Y97         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  clock_divider/zaehler_10kHz/counter_reg[10]/C





