$date
	Thu May 22 14:56:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cpu $end
$var wire 16 ! r0 [15:0] $end
$var wire 16 " r1 [15:0] $end
$var wire 16 # r2 [15:0] $end
$var wire 16 $ r3 [15:0] $end
$var wire 16 % r4 [15:0] $end
$var wire 16 & r5 [15:0] $end
$var wire 16 ' r6 [15:0] $end
$var wire 16 ( r7 [15:0] $end
$var parameter 32 ) DATA_WIDTH $end
$var parameter 32 * WIDTH $end
$var reg 1 + clk $end
$var reg 1 , reset $end
$var integer 32 - i [31:0] $end
$scope module DUT $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 . zero_flag $end
$var wire 16 / wb_write_data [15:0] $end
$var wire 1 0 wb_reg_write $end
$var wire 16 1 wb_read_data [15:0] $end
$var wire 3 2 wb_rd [2:0] $end
$var wire 1 3 wb_mem_to_reg $end
$var wire 16 4 wb_alu_result [15:0] $end
$var wire 1 5 reg_write $end
$var wire 12 6 pc_next [11:0] $end
$var wire 12 7 pc_current [11:0] $end
$var wire 16 8 mem_write_data [15:0] $end
$var wire 1 9 mem_write $end
$var wire 1 : mem_reg_write $end
$var wire 16 ; mem_read_data [15:0] $end
$var wire 1 < mem_read $end
$var wire 3 = mem_rd [2:0] $end
$var wire 12 > mem_pc [11:0] $end
$var wire 1 ? mem_mem_write $end
$var wire 1 @ mem_mem_read $end
$var wire 1 A mem_branch $end
$var wire 16 B mem_alu_result [15:0] $end
$var wire 12 C instr [11:0] $end
$var wire 12 D if_id_pc [11:0] $end
$var wire 12 E if_id_instr [11:0] $end
$var wire 3 F id_rt [2:0] $end
$var wire 3 G id_rs [2:0] $end
$var wire 16 H id_reg_data2 [15:0] $end
$var wire 16 I id_reg_data1 [15:0] $end
$var wire 3 J id_rd [2:0] $end
$var wire 3 K id_opcode [2:0] $end
$var wire 16 L id_imm_ext [15:0] $end
$var wire 6 M id_imm6 [5:0] $end
$var wire 3 N id_ex_rt [2:0] $end
$var wire 3 O id_ex_rs [2:0] $end
$var wire 1 P id_ex_reg_write $end
$var wire 16 Q id_ex_reg_data2 [15:0] $end
$var wire 16 R id_ex_reg_data1 [15:0] $end
$var wire 3 S id_ex_rd [2:0] $end
$var wire 12 T id_ex_pc [11:0] $end
$var wire 1 U id_ex_mem_write $end
$var wire 1 V id_ex_mem_read $end
$var wire 16 W id_ex_imm_ext [15:0] $end
$var wire 1 X id_ex_branch $end
$var wire 1 Y id_ex_alu_src $end
$var wire 2 Z id_ex_alu_op [1:0] $end
$var wire 16 [ ex_operand2 [15:0] $end
$var wire 16 \ ex_alu_result [15:0] $end
$var wire 1 ] branch $end
$var wire 1 ^ alu_src $end
$var wire 2 _ alu_op [1:0] $end
$var parameter 32 ` DATA_WIDTH $end
$var parameter 32 a DMEM_DEPTH $end
$var parameter 32 b IMEM_DEPTH $end
$var parameter 32 c REGADDR_W $end
$var parameter 32 d WIDTH $end
$scope module ALU $end
$var wire 16 e b [15:0] $end
$var wire 1 . zero $end
$var wire 2 f alu_op [1:0] $end
$var wire 16 g a [15:0] $end
$var parameter 32 h DATA_WIDTH $end
$var reg 16 i result [15:0] $end
$upscope $end
$scope module CONTROL $end
$var wire 3 j opcode [2:0] $end
$var reg 2 k alu_op [1:0] $end
$var reg 1 ^ alu_src $end
$var reg 1 ] branch $end
$var reg 1 l ldpc $end
$var reg 1 < mem_read $end
$var reg 1 9 mem_write $end
$var reg 1 5 reg_write $end
$upscope $end
$scope module DMEM $end
$var wire 8 m addr [7:0] $end
$var wire 1 + clk $end
$var wire 16 n write_data [15:0] $end
$var wire 16 o read_data [15:0] $end
$var wire 1 ? mem_write $end
$var wire 1 @ mem_read $end
$var parameter 32 p ADDR_WIDTH $end
$var parameter 32 q DATA_WIDTH $end
$var parameter 160 r MEMFILE $end
$upscope $end
$scope module EX_MEM $end
$var wire 1 + clk $end
$var wire 16 s ex_alu_result [15:0] $end
$var wire 1 , reset $end
$var wire 1 P ex_reg_write $end
$var wire 16 t ex_read_data2 [15:0] $end
$var wire 3 u ex_rd [2:0] $end
$var wire 12 v ex_pc [11:0] $end
$var wire 1 U ex_mem_write $end
$var wire 1 V ex_mem_read $end
$var wire 1 X ex_branch $end
$var parameter 32 w DATA_WIDTH $end
$var parameter 32 x PC_WIDTH $end
$var parameter 32 y REGADDR_WIDTH $end
$var reg 16 z mem_alu_result [15:0] $end
$var reg 1 A mem_branch $end
$var reg 1 @ mem_mem_read $end
$var reg 1 ? mem_mem_write $end
$var reg 12 { mem_pc [11:0] $end
$var reg 3 | mem_rd [2:0] $end
$var reg 1 : mem_reg_write $end
$var reg 16 } mem_write_data [15:0] $end
$upscope $end
$scope module ID_EX $end
$var wire 1 + clk $end
$var wire 1 ~ flush $end
$var wire 2 !" id_alu_op [1:0] $end
$var wire 1 ^ id_alu_src $end
$var wire 1 ] id_branch $end
$var wire 1 < id_mem_read $end
$var wire 1 9 id_mem_write $end
$var wire 3 "" id_rd [2:0] $end
$var wire 1 5 id_reg_write $end
$var wire 3 #" id_rs [2:0] $end
$var wire 3 $" id_rt [2:0] $end
$var wire 1 , reset $end
$var wire 16 %" id_read_data2 [15:0] $end
$var wire 16 &" id_read_data1 [15:0] $end
$var wire 12 '" id_pc [11:0] $end
$var wire 16 (" id_imm [15:0] $end
$var parameter 32 )" DATA_WIDTH $end
$var parameter 32 *" PC_WIDTH $end
$var parameter 32 +" REGADDR_WIDTH $end
$var reg 2 ," ex_alu_op [1:0] $end
$var reg 1 Y ex_alu_src $end
$var reg 1 X ex_branch $end
$var reg 16 -" ex_imm [15:0] $end
$var reg 1 V ex_mem_read $end
$var reg 1 U ex_mem_write $end
$var reg 12 ." ex_pc [11:0] $end
$var reg 3 /" ex_rd [2:0] $end
$var reg 16 0" ex_read_data1 [15:0] $end
$var reg 16 1" ex_read_data2 [15:0] $end
$var reg 1 P ex_reg_write $end
$var reg 3 2" ex_rs [2:0] $end
$var reg 3 3" ex_rt [2:0] $end
$upscope $end
$scope module ID_REGFILE $end
$var wire 1 + clk $end
$var wire 16 4" read_data1 [15:0] $end
$var wire 16 5" read_data2 [15:0] $end
$var wire 3 6" read_reg1 [2:0] $end
$var wire 3 7" read_reg2 [2:0] $end
$var wire 1 , reset $end
$var wire 16 8" write_data [15:0] $end
$var wire 3 9" write_reg [2:0] $end
$var wire 1 0 reg_write $end
$var parameter 32 :" DATA_WIDTH $end
$var parameter 35 ;" NUM_REGS $end
$var parameter 32 <" REGADDR_WIDTH $end
$scope begin $unm_blk_30 $end
$var integer 32 =" i [31:0] $end
$upscope $end
$upscope $end
$scope module IF_ID $end
$var wire 1 + clk $end
$var wire 1 >" flush $end
$var wire 1 , reset $end
$var wire 1 ?" stall $end
$var wire 12 @" if_pc [11:0] $end
$var wire 12 A" if_instr [11:0] $end
$var parameter 32 B" INSTR_WIDTH $end
$var parameter 32 C" PC_WIDTH $end
$var reg 12 D" id_instr [11:0] $end
$var reg 12 E" id_pc [11:0] $end
$upscope $end
$scope module IMEM $end
$var wire 8 F" addr [7:0] $end
$var wire 12 G" instr [11:0] $end
$var parameter 32 H" ADDR_WIDTH $end
$var parameter 32 I" DATA_WIDTH $end
$var parameter 168 J" MEMFILE $end
$upscope $end
$scope module IMM_GEN $end
$var wire 6 K" imm_in [5:0] $end
$var wire 16 L" imm_out [15:0] $end
$var parameter 32 M" IN_WIDTH $end
$var parameter 32 N" OUT_WIDTH $end
$upscope $end
$scope module MEM_WB $end
$var wire 1 + clk $end
$var wire 16 O" mem_alu_result [15:0] $end
$var wire 1 @ mem_mem_read $end
$var wire 3 P" mem_rd [2:0] $end
$var wire 16 Q" mem_read_data [15:0] $end
$var wire 1 : mem_reg_write $end
$var wire 1 , reset $end
$var parameter 32 R" DATA_WIDTH $end
$var parameter 32 S" REGADDR_WIDTH $end
$var reg 16 T" wb_alu_result [15:0] $end
$var reg 1 3 wb_mem_to_reg $end
$var reg 3 U" wb_rd [2:0] $end
$var reg 16 V" wb_read_data [15:0] $end
$var reg 1 0 wb_reg_write $end
$upscope $end
$scope module PC $end
$var wire 1 + clk $end
$var wire 12 W" pc_in [11:0] $end
$var wire 1 X" pc_write $end
$var wire 1 , reset $end
$var parameter 32 Y" WIDTH $end
$var reg 12 Z" pc_out [11:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100 Y"
b11 S"
b10000 R"
b10000 N"
b110 M"
b1011100010111000101111010010010100010001001101001011110110100101101110011100110111010001110010010111110110100101101110011010010111010000101110011010000110010101111000 J"
b1100 I"
b1000 H"
b1100 C"
b1100 B"
b11 <"
b1000 ;"
b10000 :"
b11 +"
b1100 *"
b10000 )"
b11 y
b1100 x
b10000 w
b10111000101110001011110100100101000100010011010010111101100100011000010111010001100001010111110110100101101110011010010111010000101110011010000110010101111000 r
b10000 q
b1000 p
b10000 h
b1100 d
b11 c
b100000000 b
b100000000 a
b10000 `
b1100 *
b10000 )
$end
#0
$dumpvars
b0 Z"
1X"
b1 W"
b0 V"
b0 U"
b0 T"
bz Q"
b0 P"
b0 O"
b0 L"
b0 K"
b10001001001 G"
b0 F"
b0 E"
b0 D"
b10001001001 A"
b0 @"
0?"
0>"
b1000 ="
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
0~
b0 }
b0 |
b0 {
b0 z
b0 v
b0 u
b0 t
b0 s
bz o
b0 n
b0 m
0l
b0 k
b0 j
b0 i
b0 g
b0 f
b0 e
b0 _
0^
0]
b0 \
b0 [
b0 Z
0Y
0X
b0 W
0V
0U
b0 T
b0 S
b0 R
b0 Q
0P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b10001001001 C
b0 B
0A
0@
0?
b0 >
b0 =
0<
bz ;
0:
09
b0 8
b0 7
b1 6
15
b0 4
03
b0 2
b0 1
00
b0 /
1.
bx -
1,
0+
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1000
0,
#5000
b10 _
b10 k
b10 !"
1^
15
b1001 L
b1001 ("
b1001 L"
b1001 M
b1001 K"
b1 F
b1 $"
b1 7"
b1 G
b1 #"
b1 6"
b1 J
b1 ""
b10 K
b10 j
b111000000000 C
b111000000000 A"
b111000000000 G"
b1 F"
bz 1
bz V"
1P
b10001001001 E
b10001001001 D"
b10 6
b10 W"
b1 7
b1 @"
b1 Z"
1+
#10000
0+
#15000
b0 _
b0 k
b0 !"
0^
05
0.
b1001 \
b1001 i
b1001 s
b10 F"
b0 L
b0 ("
b0 L"
b0 M
b0 K"
b0 F
b0 $"
b0 7"
b0 G
b0 #"
b0 6"
b0 J
b0 ""
b111 K
b111 j
b1001 [
b1001 e
b11 6
b11 W"
b10 7
b10 @"
b10 Z"
b111000000000 E
b111000000000 D"
b1 D
b1 '"
b1 E"
b1 S
b1 u
b1 /"
b1 N
b1 3"
b1 O
b1 2"
b1001 W
b1001 -"
1Y
b10 Z
b10 f
b10 ,"
1:
1+
#20000
0+
#25000
1.
b0 \
b0 i
b0 s
b1001 m
b0 [
b0 e
b10010111100 C
b10010111100 A"
b10010111100 G"
b11 F"
10
b1 =
b1 |
b1 P"
b1001 B
b1001 z
b1001 O"
b0 S
b0 u
b0 /"
b0 N
b0 3"
b0 O
b0 2"
b0 W
b0 -"
b1 T
b1 v
b1 ."
0Y
b0 Z
b0 f
b0 ,"
0P
b10 D
b10 '"
b10 E"
b100 6
b100 W"
b11 7
b11 @"
b11 Z"
1+
#30000
0+
#35000
b10 _
b10 k
b10 !"
1^
15
b111000000000 C
b111000000000 A"
b111000000000 G"
b100 F"
b1111111111111100 L
b1111111111111100 ("
b1111111111111100 L"
b111100 M
b111100 K"
b100 F
b100 $"
b100 7"
b111 G
b111 #"
b111 6"
b10 J
b10 ""
b10 K
b10 j
b0 m
b1001 /
b1001 8"
b101 6
b101 W"
b100 7
b100 @"
b100 Z"
b10010111100 E
b10010111100 D"
b11 D
b11 '"
b11 E"
b10 T
b10 v
b10 ."
b0 =
b0 |
b0 P"
b0 B
b0 z
b0 O"
b1 >
b1 {
0:
b1 2
b1 9"
b1 U"
b1001 4
b1001 T"
1+
#40000
0+
#45000
0.
b1111111111111100 \
b1111111111111100 i
b1111111111111100 s
b0 _
b0 k
b0 !"
0^
05
b0 /
b0 8"
b1111111111111100 [
b1111111111111100 e
b0 L
b0 ("
b0 L"
b0 M
b0 K"
b0 F
b0 $"
b0 7"
b0 G
b0 #"
b0 6"
b0 J
b0 ""
b111 K
b111 j
b101 F"
b0 2
b0 9"
b0 U"
b0 4
b0 T"
00
b10 >
b10 {
b10 S
b10 u
b10 /"
b100 N
b100 3"
b111 O
b111 2"
b1111111111111100 W
b1111111111111100 -"
b11 T
b11 v
b11 ."
1Y
b10 Z
b10 f
b10 ,"
1P
b111000000000 E
b111000000000 D"
b100 D
b100 '"
b100 E"
b110 6
b110 W"
b101 7
b101 @"
b101 Z"
b1001 "
1+
#50000
0+
#55000
1.
b0 \
b0 i
b0 s
b110 F"
b0 [
b0 e
b11111100 m
b111 6
b111 W"
b110 7
b110 @"
b110 Z"
b101 D
b101 '"
b101 E"
b0 S
b0 u
b0 /"
b0 N
b0 3"
b0 O
b0 2"
b0 W
b0 -"
b100 T
b100 v
b100 ."
0Y
b0 Z
b0 f
b0 ,"
0P
b10 =
b10 |
b10 P"
b1111111111111100 B
b1111111111111100 z
b1111111111111100 O"
b11 >
b11 {
1:
1+
#60000
0+
#65000
b1111111111111100 /
b1111111111111100 8"
b0 m
b111 F"
b10 2
b10 9"
b10 U"
b1111111111111100 4
b1111111111111100 T"
10
b0 =
b0 |
b0 P"
b0 B
b0 z
b0 O"
b100 >
b100 {
0:
b101 T
b101 v
b101 ."
b110 D
b110 '"
b110 E"
b1000 6
b1000 W"
b111 7
b111 @"
b111 Z"
1+
#70000
0+
#75000
b11001010 C
b11001010 A"
b11001010 G"
b1000 F"
b0 /
b0 8"
b1111111111111100 #
b1001 6
b1001 W"
b1000 7
b1000 @"
b1000 Z"
b111 D
b111 '"
b111 E"
b110 T
b110 v
b110 ."
b101 >
b101 {
b0 2
b0 9"
b0 U"
b0 4
b0 T"
00
1+
#80000
0+
#85000
15
b1010 L
b1010 ("
b1010 L"
b1010 M
b1010 K"
b1111111111111100 H
b1111111111111100 %"
b1111111111111100 5"
b10 F
b10 $"
b10 7"
b1001 I
b1001 &"
b1001 4"
b1 G
b1 #"
b1 6"
b11 J
b11 ""
b0 K
b0 j
b111000000000 C
b111000000000 A"
b111000000000 G"
b1001 F"
b110 >
b110 {
b111 T
b111 v
b111 ."
b11001010 E
b11001010 D"
b1000 D
b1000 '"
b1000 E"
b1010 6
b1010 W"
b1001 7
b1001 @"
b1001 Z"
1+
#90000
0+
#95000
05
b1010 F"
b0 L
b0 ("
b0 L"
b0 M
b0 K"
b0 H
b0 %"
b0 5"
b0 F
b0 $"
b0 7"
b0 I
b0 &"
b0 4"
b0 G
b0 #"
b0 6"
b0 J
b0 ""
b111 K
b111 j
b1111111111111100 [
b1111111111111100 e
0.
b101 \
b101 i
b101 s
b1011 6
b1011 W"
b1010 7
b1010 @"
b1010 Z"
b111000000000 E
b111000000000 D"
b1001 D
b1001 '"
b1001 E"
b11 S
b11 u
b11 /"
b10 N
b10 3"
b1 O
b1 2"
b1010 W
b1010 -"
b1111111111111100 Q
b1111111111111100 t
b1111111111111100 1"
b1001 R
b1001 g
b1001 0"
b1000 T
b1000 v
b1000 ."
1P
b111 >
b111 {
1+
#100000
0+
#105000
1.
b101 m
b0 [
b0 e
b0 \
b0 i
b0 s
b1011 F"
b11 =
b11 |
b11 P"
b1111111111111100 8
b1111111111111100 n
b1111111111111100 }
b101 B
b101 z
b101 O"
b1000 >
b1000 {
1:
b0 S
b0 u
b0 /"
b0 N
b0 3"
b0 O
b0 2"
b0 W
b0 -"
b0 Q
b0 t
b0 1"
b0 R
b0 g
b0 0"
b1001 T
b1001 v
b1001 ."
0P
b1010 D
b1010 '"
b1010 E"
b1100 6
b1100 W"
b1011 7
b1011 @"
b1011 Z"
1+
#110000
0+
#115000
b1100 F"
b0 m
b101 /
b101 8"
b1101 6
b1101 W"
b1100 7
b1100 @"
b1100 Z"
b1011 D
b1011 '"
b1011 E"
b1010 T
b1010 v
b1010 ."
b0 =
b0 |
b0 P"
b0 8
b0 n
b0 }
b0 B
b0 z
b0 O"
b1001 >
b1001 {
0:
b11 2
b11 9"
b11 U"
b101 4
b101 T"
10
1+
#120000
0+
#125000
b0 /
b0 8"
b11100001010 C
b11100001010 A"
b11100001010 G"
b1101 F"
b0 2
b0 9"
b0 U"
b0 4
b0 T"
00
b1010 >
b1010 {
b1011 T
b1011 v
b1011 ."
b1100 D
b1100 '"
b1100 E"
b1110 6
b1110 W"
b1101 7
b1101 @"
b1101 Z"
b101 $
1+
#130000
0+
#135000
b1 _
b1 k
b1 !"
15
b111000000000 C
b111000000000 A"
b111000000000 G"
b1110 F"
b1010 L
b1010 ("
b1010 L"
b1010 M
b1010 K"
b1111111111111100 H
b1111111111111100 %"
b1111111111111100 5"
b10 F
b10 $"
b10 7"
b1001 I
b1001 &"
b1001 4"
b1 G
b1 #"
b1 6"
b100 J
b100 ""
b11 K
b11 j
b1111 6
b1111 W"
b1110 7
b1110 @"
b1110 Z"
b11100001010 E
b11100001010 D"
b1101 D
b1101 '"
b1101 E"
b1100 T
b1100 v
b1100 ."
b1011 >
b1011 {
1+
#140000
0+
#145000
b0 _
b0 k
b0 !"
05
b1111111111111100 [
b1111111111111100 e
0.
b1111111111110101 \
b1111111111110101 i
b1111111111110101 s
b0 L
b0 ("
b0 L"
b0 M
b0 K"
b0 H
b0 %"
b0 5"
b0 F
b0 $"
b0 7"
b0 I
b0 &"
b0 4"
b0 G
b0 #"
b0 6"
b0 J
b0 ""
b111 K
b111 j
b1111 F"
b1100 >
b1100 {
b100 S
b100 u
b100 /"
b10 N
b10 3"
b1 O
b1 2"
b1010 W
b1010 -"
b1111111111111100 Q
b1111111111111100 t
b1111111111111100 1"
b1001 R
b1001 g
b1001 0"
b1101 T
b1101 v
b1101 ."
b1 Z
b1 f
b1 ,"
1P
b111000000000 E
b111000000000 D"
b1110 D
b1110 '"
b1110 E"
b10000 6
b10000 W"
b1111 7
b1111 @"
b1111 Z"
1+
#150000
0+
#155000
1.
b10000 F"
b0 [
b0 e
b0 \
b0 i
b0 s
b11110101 m
b10001 6
b10001 W"
b10000 7
b10000 @"
b10000 Z"
b1111 D
b1111 '"
b1111 E"
b0 S
b0 u
b0 /"
b0 N
b0 3"
b0 O
b0 2"
b0 W
b0 -"
b0 Q
b0 t
b0 1"
b0 R
b0 g
b0 0"
b1110 T
b1110 v
b1110 ."
b0 Z
b0 f
b0 ,"
0P
b100 =
b100 |
b100 P"
b1111111111111100 8
b1111111111111100 n
b1111111111111100 }
b1111111111110101 B
b1111111111110101 z
b1111111111110101 O"
b1101 >
b1101 {
1:
1+
#160000
0+
#165000
b1111111111110101 /
b1111111111110101 8"
b0 m
b10001 F"
b100 2
b100 9"
b100 U"
b1111111111110101 4
b1111111111110101 T"
10
b0 =
b0 |
b0 P"
b0 8
b0 n
b0 }
b0 B
b0 z
b0 O"
b1110 >
b1110 {
0:
b1111 T
b1111 v
b1111 ."
b10000 D
b10000 '"
b10000 E"
b10010 6
b10010 W"
b10001 7
b10001 @"
b10001 Z"
1+
#170000
0+
#175000
b1101001010 C
b1101001010 A"
b1101001010 G"
b10010 F"
b0 /
b0 8"
b1111111111110101 %
b10011 6
b10011 W"
b10010 7
b10010 @"
b10010 Z"
b10001 D
b10001 '"
b10001 E"
b10000 T
b10000 v
b10000 ."
b1111 >
b1111 {
b0 2
b0 9"
b0 U"
b0 4
b0 T"
00
1+
#180000
0+
#185000
b11 _
b11 k
b11 !"
15
b1010 L
b1010 ("
b1010 L"
b1010 M
b1010 K"
b1111111111111100 H
b1111111111111100 %"
b1111111111111100 5"
b10 F
b10 $"
b10 7"
b1001 I
b1001 &"
b1001 4"
b1 G
b1 #"
b1 6"
b101 J
b101 ""
b1 K
b1 j
b111000000000 C
b111000000000 A"
b111000000000 G"
b10011 F"
b10000 >
b10000 {
b10001 T
b10001 v
b10001 ."
b1101001010 E
b1101001010 D"
b10010 D
b10010 '"
b10010 E"
b10100 6
b10100 W"
b10011 7
b10011 @"
b10011 Z"
1+
#190000
0+
#195000
b0 _
b0 k
b0 !"
05
b10100 F"
b0 L
b0 ("
b0 L"
b0 M
b0 K"
b0 H
b0 %"
b0 5"
b0 F
b0 $"
b0 7"
b0 I
b0 &"
b0 4"
b0 G
b0 #"
b0 6"
b0 J
b0 ""
b111 K
b111 j
b1111111111111100 [
b1111111111111100 e
0.
b1101 \
b1101 i
b1101 s
b10101 6
b10101 W"
b10100 7
b10100 @"
b10100 Z"
b111000000000 E
b111000000000 D"
b10011 D
b10011 '"
b10011 E"
b101 S
b101 u
b101 /"
b10 N
b10 3"
b1 O
b1 2"
b1010 W
b1010 -"
b1111111111111100 Q
b1111111111111100 t
b1111111111111100 1"
b1001 R
b1001 g
b1001 0"
b10010 T
b10010 v
b10010 ."
b11 Z
b11 f
b11 ,"
1P
b10001 >
b10001 {
1+
#200000
0+
#205000
1.
b1101 m
b0 [
b0 e
b0 \
b0 i
b0 s
b10101 F"
b101 =
b101 |
b101 P"
b1111111111111100 8
b1111111111111100 n
b1111111111111100 }
b1101 B
b1101 z
b1101 O"
b10010 >
b10010 {
1:
b0 S
b0 u
b0 /"
b0 N
b0 3"
b0 O
b0 2"
b0 W
b0 -"
b0 Q
b0 t
b0 1"
b0 R
b0 g
b0 0"
b10011 T
b10011 v
b10011 ."
b0 Z
b0 f
b0 ,"
0P
b10100 D
b10100 '"
b10100 E"
b10110 6
b10110 W"
b10101 7
b10101 @"
b10101 Z"
1+
#210000
0+
#215000
b10110 F"
b0 m
b1101 /
b1101 8"
b10111 6
b10111 W"
b10110 7
b10110 @"
b10110 Z"
b10101 D
b10101 '"
b10101 E"
b10100 T
b10100 v
b10100 ."
b0 =
b0 |
b0 P"
b0 8
b0 n
b0 }
b0 B
b0 z
b0 O"
b10011 >
b10011 {
0:
b101 2
b101 9"
b101 U"
b1101 4
b1101 T"
10
1+
#220000
0+
#225000
b0 /
b0 8"
b110011100 C
b110011100 A"
b110011100 G"
b10111 F"
b0 2
b0 9"
b0 U"
b0 4
b0 T"
00
b10100 >
b10100 {
b10101 T
b10101 v
b10101 ."
b10110 D
b10110 '"
b10110 E"
b11000 6
b11000 W"
b10111 7
b10111 @"
b10111 Z"
b1101 &
1+
#230000
0+
#235000
15
b111000000000 C
b111000000000 A"
b111000000000 G"
b11000 F"
b11100 L
b11100 ("
b11100 L"
b11100 M
b11100 K"
b1111111111110101 H
b1111111111110101 %"
b1111111111110101 5"
b100 F
b100 $"
b100 7"
b101 I
b101 &"
b101 4"
b11 G
b11 #"
b11 6"
b110 J
b110 ""
b0 K
b0 j
b11001 6
b11001 W"
b11000 7
b11000 @"
b11000 Z"
b110011100 E
b110011100 D"
b10111 D
b10111 '"
b10111 E"
b10110 T
b10110 v
b10110 ."
b10101 >
b10101 {
1+
#240000
0+
#245000
05
b1111111111110101 [
b1111111111110101 e
0.
b1111111111111010 \
b1111111111111010 i
b1111111111111010 s
b0 L
b0 ("
b0 L"
b0 M
b0 K"
b0 H
b0 %"
b0 5"
b0 F
b0 $"
b0 7"
b0 I
b0 &"
b0 4"
b0 G
b0 #"
b0 6"
b0 J
b0 ""
b111 K
b111 j
b11001 F"
b10110 >
b10110 {
b110 S
b110 u
b110 /"
b100 N
b100 3"
b11 O
b11 2"
b11100 W
b11100 -"
b1111111111110101 Q
b1111111111110101 t
b1111111111110101 1"
b101 R
b101 g
b101 0"
b10111 T
b10111 v
b10111 ."
1P
b111000000000 E
b111000000000 D"
b11000 D
b11000 '"
b11000 E"
b11010 6
b11010 W"
b11001 7
b11001 @"
b11001 Z"
1+
#250000
0+
#255000
1.
b11010 F"
b0 [
b0 e
b0 \
b0 i
b0 s
b11111010 m
b11011 6
b11011 W"
b11010 7
b11010 @"
b11010 Z"
b11001 D
b11001 '"
b11001 E"
b0 S
b0 u
b0 /"
b0 N
b0 3"
b0 O
b0 2"
b0 W
b0 -"
b0 Q
b0 t
b0 1"
b0 R
b0 g
b0 0"
b11000 T
b11000 v
b11000 ."
0P
b110 =
b110 |
b110 P"
b1111111111110101 8
b1111111111110101 n
b1111111111110101 }
b1111111111111010 B
b1111111111111010 z
b1111111111111010 O"
b10111 >
b10111 {
1:
1+
#260000
0+
#265000
b1111111111111010 /
b1111111111111010 8"
b0 m
b11011 F"
b110 2
b110 9"
b110 U"
b1111111111111010 4
b1111111111111010 T"
10
b0 =
b0 |
b0 P"
b0 8
b0 n
b0 }
b0 B
b0 z
b0 O"
b11000 >
b11000 {
0:
b11001 T
b11001 v
b11001 ."
b11010 D
b11010 '"
b11010 E"
b11100 6
b11100 W"
b11011 7
b11011 @"
b11011 Z"
1+
#270000
0+
#275000
b111110101 C
b111110101 A"
b111110101 G"
b11100 F"
b0 /
b0 8"
b1111111111111010 '
b11101 6
b11101 W"
b11100 7
b11100 @"
b11100 Z"
b11011 D
b11011 '"
b11011 E"
b11010 T
b11010 v
b11010 ."
b11001 >
b11001 {
b0 2
b0 9"
b0 U"
b0 4
b0 T"
00
1+
#280000
0+
#285000
15
b1111111111110101 L
b1111111111110101 ("
b1111111111110101 L"
b110101 M
b110101 K"
b1101 H
b1101 %"
b1101 5"
b101 F
b101 $"
b101 7"
b1111111111111010 I
b1111111111111010 &"
b1111111111111010 4"
b110 G
b110 #"
b110 6"
b111 J
b111 ""
b0 K
b0 j
b111000000000 C
b111000000000 A"
b111000000000 G"
b11101 F"
b11010 >
b11010 {
b11011 T
b11011 v
b11011 ."
b111110101 E
b111110101 D"
b11100 D
b11100 '"
b11100 E"
b11110 6
b11110 W"
b11101 7
b11101 @"
b11101 Z"
1+
#290000
0+
#295000
05
b11110 F"
b0 L
b0 ("
b0 L"
b0 M
b0 K"
b0 H
b0 %"
b0 5"
b0 F
b0 $"
b0 7"
b0 I
b0 &"
b0 4"
b0 G
b0 #"
b0 6"
b0 J
b0 ""
b111 K
b111 j
b1101 [
b1101 e
0.
b111 \
b111 i
b111 s
b11111 6
b11111 W"
b11110 7
b11110 @"
b11110 Z"
b111000000000 E
b111000000000 D"
b11101 D
b11101 '"
b11101 E"
b111 S
b111 u
b111 /"
b101 N
b101 3"
b110 O
b110 2"
b1111111111110101 W
b1111111111110101 -"
b1101 Q
b1101 t
b1101 1"
b1111111111111010 R
b1111111111111010 g
b1111111111111010 0"
b11100 T
b11100 v
b11100 ."
1P
b11011 >
b11011 {
1+
#300000
0+
#305000
1.
b111 m
b0 [
b0 e
b0 \
b0 i
b0 s
b11111 F"
b111 =
b111 |
b111 P"
b1101 8
b1101 n
b1101 }
b111 B
b111 z
b111 O"
b11100 >
b11100 {
1:
b0 S
b0 u
b0 /"
b0 N
b0 3"
b0 O
b0 2"
b0 W
b0 -"
b0 Q
b0 t
b0 1"
b0 R
b0 g
b0 0"
b11101 T
b11101 v
b11101 ."
0P
b11110 D
b11110 '"
b11110 E"
b100000 6
b100000 W"
b11111 7
b11111 @"
b11111 Z"
1+
#310000
0+
#315000
b100000 F"
b0 m
b111 /
b111 8"
b100001 6
b100001 W"
b100000 7
b100000 @"
b100000 Z"
b11111 D
b11111 '"
b11111 E"
b11110 T
b11110 v
b11110 ."
b0 =
b0 |
b0 P"
b0 8
b0 n
b0 }
b0 B
b0 z
b0 O"
b11101 >
b11101 {
0:
b111 2
b111 9"
b111 U"
b111 4
b111 T"
10
1+
#320000
0+
#325000
b0 /
b0 8"
b100001 F"
b0 2
b0 9"
b0 U"
b0 4
b0 T"
00
b11110 >
b11110 {
b11111 T
b11111 v
b11111 ."
b100000 D
b100000 '"
b100000 E"
b100010 6
b100010 W"
b100001 7
b100001 @"
b100001 Z"
b111 (
1+
#330000
0+
#335000
b100010 F"
b100011 6
b100011 W"
b100010 7
b100010 @"
b100010 Z"
b100001 D
b100001 '"
b100001 E"
b100000 T
b100000 v
b100000 ."
b11111 >
b11111 {
1+
#340000
0+
#345000
bx C
bx A"
bx G"
b100011 F"
b100000 >
b100000 {
b100001 T
b100001 v
b100001 ."
b100010 D
b100010 '"
b100010 E"
b100100 6
b100100 W"
b100011 7
b100011 @"
b100011 Z"
1+
#350000
0+
#355000
b100100 F"
bx L
bx ("
bx L"
bx M
bx K"
bx H
bx %"
bx 5"
bx F
bx $"
bx 7"
bx I
bx &"
bx 4"
bx G
bx #"
bx 6"
bx J
bx ""
bx K
bx j
b100101 6
b100101 W"
b100100 7
b100100 @"
b100100 Z"
bx E
bx D"
b100011 D
b100011 '"
b100011 E"
b100010 T
b100010 v
b100010 ."
b100001 >
b100001 {
1+
#360000
0+
#365000
bx [
bx e
x.
bx \
bx i
bx s
b100101 F"
b100010 >
b100010 {
bx S
bx u
bx /"
bx N
bx 3"
bx O
bx 2"
bx W
bx -"
bx Q
bx t
bx 1"
bx R
bx g
bx 0"
b100011 T
b100011 v
b100011 ."
b100100 D
b100100 '"
b100100 E"
b100110 6
b100110 W"
b100101 7
b100101 @"
b100101 Z"
1+
#370000
0+
#375000
b100110 F"
bx m
b100111 6
b100111 W"
b100110 7
b100110 @"
b100110 Z"
b100101 D
b100101 '"
b100101 E"
b100100 T
b100100 v
b100100 ."
bx =
bx |
bx P"
bx 8
bx n
bx }
bx B
bx z
bx O"
b100011 >
b100011 {
1+
#380000
0+
#385000
bx /
bx 8"
b100111 F"
bx 2
bx 9"
bx U"
bx 4
bx T"
b100100 >
b100100 {
b100101 T
b100101 v
b100101 ."
b100110 D
b100110 '"
b100110 E"
b101000 6
b101000 W"
b100111 7
b100111 @"
b100111 Z"
1+
#390000
0+
#395000
b101000 F"
b101001 6
b101001 W"
b101000 7
b101000 @"
b101000 Z"
b100111 D
b100111 '"
b100111 E"
b100110 T
b100110 v
b100110 ."
b100101 >
b100101 {
1+
#400000
0+
#401000
