1. How to verify post layout
      Timing vs Power on Register and SRAM data read write.
3. Grant proposal
4. Basic Shift Register verilog to test case
5. Research on DFT: 
   Testing not just working but also performance like delay, power etc.
   What extra circuit and pins should be included for testable tapeout.
   **Vocabulary needed**:
   Built-in Self Test (BIST), Scan-chain?   

