Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 13 23:03:31 2025
| Host         : changxuan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_cpu_top_control_sets_placed.rpt
| Design       : riscv_cpu_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    45 |
|    Minimum number of control sets                        |    45 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    45 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           14 |
| No           | No                    | Yes                    |              22 |           10 |
| No           | Yes                   | No                     |              84 |           24 |
| Yes          | No                    | No                     |              23 |            7 |
| Yes          | No                    | Yes                    |             912 |          634 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------+--------------------------------+------------------+----------------+
|       Clock Signal      |              Enable Signal             |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------------------+--------------------------------+------------------+----------------+
|  seg_display/my_div/CLK |                                        |                                |                2 |              2 |
|  clk_IBUF_BUFG          | up_debounce/curr_an_reg[0][0]          | rv32i_cpu/rv32i_reg_file/rst_n |                1 |              4 |
|  clk_IBUF_BUFG          | right_debounce/state[3]_i_1__2_n_0     |                                |                1 |              4 |
|  clk_IBUF_BUFG          | up_debounce/state[3]_i_1_n_0           |                                |                2 |              4 |
|  clk_IBUF_BUFG          | up_debounce/E[0]                       | rv32i_cpu/rv32i_reg_file/rst_n |                1 |              4 |
|  clk_IBUF_BUFG          | up_debounce/curr_an_reg[1][0]          | rv32i_cpu/rv32i_reg_file/rst_n |                1 |              4 |
|  clk_IBUF_BUFG          | up_debounce/curr_an_reg[0]_0[0]        | rv32i_cpu/rv32i_reg_file/rst_n |                1 |              4 |
|  clk_IBUF_BUFG          | down_debounce/state[3]_i_1__0_n_0      |                                |                1 |              4 |
|  clk_IBUF_BUFG          | left_debounce/state[3]_i_1__1_n_0      |                                |                1 |              4 |
|  clk_1MHz_BUFG          |                                        | rv32i_cpu/rv32i_reg_file/rst_n |                3 |              7 |
|  clk_IBUF_BUFG          | rst_n_IBUF                             |                                |                2 |              7 |
|  clk_IBUF_BUFG          |                                        | rv32i_cpu/rv32i_reg_file/rst_n |                7 |             15 |
|  clk_IBUF_BUFG          |                                        | right_debounce/clear           |                6 |             21 |
|  clk_IBUF_BUFG          |                                        | up_debounce/clear              |                6 |             21 |
|  clk_IBUF_BUFG          |                                        | down_debounce/clear            |                6 |             21 |
|  clk_IBUF_BUFG          |                                        | left_debounce/clear            |                6 |             21 |
|  clk_IBUF_BUFG          |                                        |                                |               12 |             28 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_18[0] | rv32i_cpu/rv32i_reg_file/rst_n |               21 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_10[0] | rv32i_cpu/rv32i_reg_file/rst_n |               24 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_24[0] | rv32i_cpu/rv32i_reg_file/rst_n |               20 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_3[0]  | rv32i_cpu/rv32i_reg_file/rst_n |               23 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_5[0]  | rv32i_cpu/rv32i_reg_file/rst_n |               22 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_2[0]  | rv32i_cpu/rv32i_reg_file/rst_n |               24 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_9[0]  | rv32i_cpu/rv32i_reg_file/rst_n |               24 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_4[0]  | rv32i_cpu/rv32i_reg_file/rst_n |               22 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_35[0] | rv32i_cpu/rv32i_reg_file/rst_n |               17 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_6[0]  | rv32i_cpu/rv32i_reg_file/rst_n |               22 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_8[0]  | rv32i_cpu/rv32i_reg_file/rst_n |               24 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_16    | rv32i_cpu/rv32i_reg_file/rst_n |               18 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/E[0]            | rv32i_cpu/rv32i_reg_file/rst_n |               26 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_11[0] | rv32i_cpu/rv32i_reg_file/rst_n |               23 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_15[0] | rv32i_cpu/rv32i_reg_file/rst_n |               26 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_14[0] | rv32i_cpu/rv32i_reg_file/rst_n |               22 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_20[0] | rv32i_cpu/rv32i_reg_file/rst_n |               24 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_13[0] | rv32i_cpu/rv32i_reg_file/rst_n |               22 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_21[0] | rv32i_cpu/rv32i_reg_file/rst_n |               24 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_22[0] | rv32i_cpu/rv32i_reg_file/rst_n |               22 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_23[0] | rv32i_cpu/rv32i_reg_file/rst_n |               19 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_12[0] | rv32i_cpu/rv32i_reg_file/rst_n |               19 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_7[0]  | rv32i_cpu/rv32i_reg_file/rst_n |               24 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_17[0] | rv32i_cpu/rv32i_reg_file/rst_n |               24 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_19[0] | rv32i_cpu/rv32i_reg_file/rst_n |               19 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_26[0] | rv32i_cpu/rv32i_reg_file/rst_n |               24 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_25[0] | rv32i_cpu/rv32i_reg_file/rst_n |               25 |             32 |
|  clk_1MHz_BUFG          | rv32i_cpu/rv32i_pc_reg/pc_reg[2]_1[0]  | rv32i_cpu/rv32i_reg_file/rst_n |               26 |             32 |
+-------------------------+----------------------------------------+--------------------------------+------------------+----------------+


