/*
 * Copyright (C) 2020 iWave System Technologies Pvt Ltd.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "fsl-imx8mn.dtsi"

/ {
	model = "iW-RainboW-G37M-i.MX8MN-SODIMM";
	compatible = "fsl,imx8mn-iwg37m", "fsl,imx8mn";

	aliases {
                serial3 = &uart4;
                mmc0 = &usdhc3;
                mmc1 = &usdhc2;
                mmc2 = &usdhc1;
        };

	chosen {
		bootargs = "console=ttymxc3,115200 earlycon=ec_imx6q,0x30a60000,115200";
		stdout-path = &uart4;
	};

	memory@40000000 { /* RAM: 1GB Memory support */
        	device_type = "memory";
        	reg = <0x0 0x40000000 0 0x40000000>;
	};

	reserved-memory { /* RAM: 1GB Memory support */
        	#address-cells = <2>;
        	#size-cells = <2>;
        	ranges;

		/* global autoconfigured region for contiguous allocations */
        	linux,cma {
                	compatible = "shared-dma-pool";
                	reusable;
                	size = <0 0x14000000>;
                	alloc-ranges = <0 0x40000000 0 0x30000000>;
                	linux,cma-default;
        	};
	};

	rpmsg_reserved: rpmsg@0xb8000000 {
		no-map;
		reg = <0 0x78000000 0 0x400000>;
	};

	uart4: serial@30a60000 {
		compatible = "fsl,imx8mm-uart",
			"fsl,imx6q-uart", "fsl,imx21-uart";
		reg = <0x0 0x30a60000 0x0 0x10000>;
		interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-parent = <&gpc>;
		clocks = <&clk IMX8MN_CLK_UART4_ROOT>,
			<&clk IMX8MN_CLK_UART4_ROOT>;
		clock-names = "ipg", "per";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart4>;
		status = "okay";
	};

	reg_usdhc1_vmmc: regulator-usdhc1 { /* USDHC1: SOM Micro SD: 3.3V Fixed Regulator */
		compatible = "regulator-fixed";
		regulator-name = "VMMC_SD1_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	reg_usdhc2_vmmc: regulator-usdhc2 { /* USDHC2: Carrier Micro SD: 3.3V Fixed Regulator */
		compatible = "regulator-fixed";
		regulator-name = "VMMC_SD2_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		enable-active-high;
		startup-delay-us = <100>;
		off-on-delay-us = <12000>;
	};
};

&iomuxc {
	pinctrl-names = "default";

	imx8mn-iwg37m {

		pinctrl_flexspi0: flexspi0grp { /* QSPI: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_NAND_ALE__QSPI_A_SCLK 		0x1c4
				MX8MN_IOMUXC_NAND_CE0_B__QSPI_A_SS0_B 		0x84
				MX8MN_IOMUXC_NAND_DQS__QSPI_A_DQS 		0x40000084
				MX8MN_IOMUXC_NAND_DATA00__QSPI_A_DATA0 		0x84
				MX8MN_IOMUXC_NAND_DATA01__QSPI_A_DATA1 		0x84
				MX8MN_IOMUXC_NAND_DATA02__QSPI_A_DATA2 		0x84
				MX8MN_IOMUXC_NAND_DATA03__QSPI_A_DATA3 		0x84
			>;
		};

		pinctrl_i2c1: i2c1grp { /* I2C1: PMIC I2C IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_I2C1_SCL__I2C1_SCL			0x400001c3
				MX8MN_IOMUXC_I2C1_SDA__I2C1_SDA			0x400001c3
			>;
		};

		pinctrl_i2c3: i2c3grp { /* I2C3: PMIC I2C IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_I2C3_SCL__I2C3_SCL			0x400001c3
				MX8MN_IOMUXC_I2C3_SDA__I2C3_SDA			0x400001c3
			>;
		};

		pinctrl_pmic: pmicirq { /* PMIC: PMIC IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_NAND_DQS__GPIO3_IO14		0x41
			>;
		};

		pinctrl_uart4: uart3grp { /* UART4: Debug UART IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_UART4_RXD__UART4_DCE_RX    	0x49
				MX8MN_IOMUXC_UART4_TXD__UART4_DCE_TX		0x49
			>;
		};

		pinctrl_usdhc1_gpio: usdhc1grpgpio {
			fsl,pins = <    
				MX8MN_IOMUXC_SD1_STROBE__GPIO2_IO11       	0x41
			>;
		};

		pinctrl_usdhc1: usdhc1grp { /* USDHC1: SOM Micro SD/WiFi: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_SD1_CLK__USDHC1_CLK		0x190
				MX8MN_IOMUXC_SD1_CMD__USDHC1_CMD		0x1d0
				MX8MN_IOMUXC_SD1_DATA0__USDHC1_DATA0    	0x1d0
				MX8MN_IOMUXC_SD1_DATA1__USDHC1_DATA1		0x1d0
				MX8MN_IOMUXC_SD1_DATA2__USDHC1_DATA2    	0x1d0
				MX8MN_IOMUXC_SD1_DATA3__USDHC1_DATA3		0x1d0
				MX8MN_IOMUXC_GPIO1_IO03__GPIO1_IO3		0x16
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD1_CLK__USDHC1_CLK        	0x194
				MX8MN_IOMUXC_SD1_CMD__USDHC1_CMD        	0x1d4
				MX8MN_IOMUXC_SD1_DATA0__USDHC1_DATA0    	0x1d4
				MX8MN_IOMUXC_SD1_DATA1__USDHC1_DATA1    	0x1d4
				MX8MN_IOMUXC_SD1_DATA2__USDHC1_DATA2    	0x1d4
				MX8MN_IOMUXC_SD1_DATA3__USDHC1_DATA3    	0x1d4
				MX8MN_IOMUXC_GPIO1_IO03__GPIO1_IO3      	0x16
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD1_CLK__USDHC1_CLK        	0x196
				MX8MN_IOMUXC_SD1_CMD__USDHC1_CMD        	0x1d6
				MX8MN_IOMUXC_SD1_DATA0__USDHC1_DATA0    	0x1d6
				MX8MN_IOMUXC_SD1_DATA1__USDHC1_DATA1    	0x1d6
				MX8MN_IOMUXC_SD1_DATA2__USDHC1_DATA2    	0x1d6
				MX8MN_IOMUXC_SD1_DATA3__USDHC1_DATA3    	0x1d6
				MX8MN_IOMUXC_GPIO1_IO03__GPIO1_IO3      	0x16
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2grpgpio {
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CD_B__GPIO2_IO12		0x41
			>;
		};

		pinctrl_usdhc2: usdhc2grp { /* USDHC2: Carrier Micro SD: IOMUX Pin Configuration */
			fsl,pins = <
			MX8MN_IOMUXC_SD2_CLK__USDHC2_CLK			0x190
				MX8MN_IOMUXC_SD2_CMD__USDHC2_CMD		0x1d0
				MX8MN_IOMUXC_SD2_DATA0__USDHC2_DATA0		0x1d0
				MX8MN_IOMUXC_SD2_DATA1__USDHC2_DATA1		0x1d0
				MX8MN_IOMUXC_SD2_DATA2__USDHC2_DATA2		0x1d0
				MX8MN_IOMUXC_SD2_DATA3__USDHC2_DATA3		0x1d0
				MX8MN_IOMUXC_GPIO1_IO04__USDHC2_VSELECT		0x1d0
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CLK__USDHC2_CLK		0x194
				MX8MN_IOMUXC_SD2_CMD__USDHC2_CMD		0x1d4
				MX8MN_IOMUXC_SD2_DATA0__USDHC2_DATA0		0x1d4
				MX8MN_IOMUXC_SD2_DATA1__USDHC2_DATA1		0x1d4
				MX8MN_IOMUXC_SD2_DATA2__USDHC2_DATA2		0x1d4
				MX8MN_IOMUXC_SD2_DATA3__USDHC2_DATA3		0x1d4
				MX8MN_IOMUXC_GPIO1_IO04__USDHC2_VSELECT		0x1d0
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CLK__USDHC2_CLK		0x196
				MX8MN_IOMUXC_SD2_CMD__USDHC2_CMD		0x1d6
				MX8MN_IOMUXC_SD2_DATA0__USDHC2_DATA0		0x1d6
				MX8MN_IOMUXC_SD2_DATA1__USDHC2_DATA1		0x1d6
				MX8MN_IOMUXC_SD2_DATA2__USDHC2_DATA2		0x1d6
				MX8MN_IOMUXC_SD2_DATA3__USDHC2_DATA3		0x1d6
				MX8MN_IOMUXC_GPIO1_IO04__USDHC2_VSELECT		0x1d0
			>;
		};

		pinctrl_usdhc3: usdhc3grp { /* USDHC3: EMMC: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B__USDHC3_CLK		0x40000190
				MX8MN_IOMUXC_NAND_WP_B__USDHC3_CMD		0x1d0
				MX8MN_IOMUXC_NAND_DATA04__USDHC3_DATA0		0x1d0
				MX8MN_IOMUXC_NAND_DATA05__USDHC3_DATA1		0x1d0
				MX8MN_IOMUXC_NAND_DATA06__USDHC3_DATA2		0x1d0
				MX8MN_IOMUXC_NAND_DATA07__USDHC3_DATA3		0x1d0
				MX8MN_IOMUXC_NAND_RE_B__USDHC3_DATA4		0x1d0
				MX8MN_IOMUXC_NAND_CE2_B__USDHC3_DATA5		0x1d0
				MX8MN_IOMUXC_NAND_CE3_B__USDHC3_DATA6		0x1d0
				MX8MN_IOMUXC_NAND_CLE__USDHC3_DATA7		0x1d0
				MX8MN_IOMUXC_NAND_READY_B__USDHC3_RESET_B	0x1d0
				MX8MN_IOMUXC_NAND_CE1_B__USDHC3_STROBE 		0x190
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B__USDHC3_CLK		0x40000194
				MX8MN_IOMUXC_NAND_WP_B__USDHC3_CMD		0x1d4
				MX8MN_IOMUXC_NAND_DATA04__USDHC3_DATA0		0x1d4
				MX8MN_IOMUXC_NAND_DATA05__USDHC3_DATA1		0x1d4
				MX8MN_IOMUXC_NAND_DATA06__USDHC3_DATA2		0x1d4
				MX8MN_IOMUXC_NAND_DATA07__USDHC3_DATA3		0x1d4
				MX8MN_IOMUXC_NAND_RE_B__USDHC3_DATA4		0x1d4
				MX8MN_IOMUXC_NAND_CE2_B__USDHC3_DATA5		0x1d4
				MX8MN_IOMUXC_NAND_CE3_B__USDHC3_DATA6		0x1d4
				MX8MN_IOMUXC_NAND_CLE__USDHC3_DATA7		0x1d4
				MX8MN_IOMUXC_NAND_READY_B__USDHC3_RESET_B       0x1d4
				MX8MN_IOMUXC_NAND_CE1_B__USDHC3_STROBE 		0x194
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B__USDHC3_CLK		0x40000196
				MX8MN_IOMUXC_NAND_WP_B__USDHC3_CMD		0x1d6
				MX8MN_IOMUXC_NAND_DATA04__USDHC3_DATA0		0x1d6
				MX8MN_IOMUXC_NAND_DATA05__USDHC3_DATA1		0x1d6
				MX8MN_IOMUXC_NAND_DATA06__USDHC3_DATA2		0x1d6
				MX8MN_IOMUXC_NAND_DATA07__USDHC3_DATA3		0x1d6
				MX8MN_IOMUXC_NAND_RE_B__USDHC3_DATA4		0x1d6
				MX8MN_IOMUXC_NAND_CE2_B__USDHC3_DATA5		0x1d6
				MX8MN_IOMUXC_NAND_CE3_B__USDHC3_DATA6		0x1d6
				MX8MN_IOMUXC_NAND_CLE__USDHC3_DATA7		0x1d6
				MX8MN_IOMUXC_NAND_READY_B__USDHC3_RESET_B       0x1d6
				MX8MN_IOMUXC_NAND_CE1_B__USDHC3_STROBE 		0x196
			>;
		};

	};
};

&i2c1 { /* I2C: I2C1 Bus */
	clock-frequency = <400000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: bd71837@4b {
		reg = <0x4b>;
		compatible = "rohm,bd71847";
		pinctrl-0 = <&pinctrl_pmic>;
		gpio_intr = <&gpio3 14 GPIO_ACTIVE_LOW>;

		gpo {
			rohm,drv = <0x0C>;	/* 0b0000_1100 all gpos with cmos output mode */
		};

		regulators {
			#address-cells = <1>;
			#size-cells = <0>;

			bd71837,pmic-buck2-uses-i2c-dvs;
			bd71837,pmic-buck2-dvs-voltage = <1000000>, <900000>, <0>; /* VDD_ARM: Run-Idle */

			buck1_reg: regulator@0 {
				reg = <0>;
				regulator-compatible = "buck1";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck2_reg: regulator@1 {
				reg = <1>;
				regulator-compatible = "buck2";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck3_reg: regulator@2 {
				reg = <2>;
				regulator-compatible = "buck3";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
			};

			buck4_reg: regulator@3 {
				reg = <3>;
				regulator-compatible = "buck4";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
			};

			buck5_reg: regulator@4 {
				reg = <4>;
				regulator-compatible = "buck5";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1350000>;
			};

			buck6_reg: regulator@5 {
				reg = <5>;
				regulator-compatible = "buck6";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck7_reg: regulator@6 {
				reg = <6>;
				regulator-compatible = "buck7";
				regulator-min-microvolt = <1605000>;
				regulator-max-microvolt = <1995000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck8_reg: regulator@7 {
				reg = <7>;
				regulator-compatible = "buck8";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1_reg: regulator@8 {
				reg = <8>;
				regulator-compatible = "ldo1";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2_reg: regulator@9 {
				reg = <9>;
				regulator-compatible = "ldo2";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3_reg: regulator@10 {
				reg = <10>;
				regulator-compatible = "ldo3";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4_reg: regulator@11 {
				reg = <11>;
				regulator-compatible = "ldo4";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
			};

			ldo5_reg: regulator@12 {
				reg = <12>;
				regulator-compatible = "ldo5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			ldo6_reg: regulator@13 {
				reg = <13>;
				regulator-compatible = "ldo6";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo7_reg: regulator@14 {
				reg = <14>;
				regulator-compatible = "ldo7";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};
		};
	};
};

&i2c3 { /* I2C: I2C3 Bus */
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};

&flexspi0 { /* QSPI: SPI */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi0>;
	status = "disabled";

	flash0: n25q256a@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spi-flash";
		spi-max-frequency = <29000000>;
		spi-nor,ddr-quad-read-dummy = <8>;
	};
};

&usdhc1 { /* On SOM MSD (Optional) */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <4>;
	vmmc-supply = <&reg_usdhc1_vmmc>;
	cd-gpios = <&gpio2 11 1>;
	status = "disabled";
};

&usdhc2 { /* Carrier MSD */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	bus-width = <4>;
	no-1-8-v;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};

&usdhc3 { /* eMMC */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&A53_0 { /* A53 CPU */
	operating-points = <
		/* kHz    uV */
		1500000 1000000
		1400000 950000
		1200000 850000
	>;
	arm-supply = <&buck2_reg>;
};

