// Generated by stratus_hls 19.12-s100  (91710.131054)
// Mon Apr 25 10:50:20 2022
// from ../DFT_compute.cpp

`timescale 1ps / 1ps

      
module DFT_compute(i_clk, i_rst, i_real_busy, i_real_vld, i_real_data_man, i_real_data_exp, i_real_data_sign, o_dft_real_busy, o_dft_real_vld, o_dft_real_data_man, o_dft_real_data_exp, o_dft_real_data_sign, o_dft_imag_busy, o_dft_imag_vld, o_dft_imag_data_man, o_dft_imag_data_exp, o_dft_imag_data_sign);

      input i_clk;
      input i_rst;
      input i_real_vld;
      input [22:0] i_real_data_man;
      input [7:0] i_real_data_exp;
      input i_real_data_sign;
      input o_dft_real_busy;
      input o_dft_imag_busy;
      output i_real_busy;
      output o_dft_real_vld;
      output [22:0] o_dft_real_data_man;
      reg [22:0] o_dft_real_data_man;
      output [7:0] o_dft_real_data_exp;
      reg [7:0] o_dft_real_data_exp;
      output o_dft_real_data_sign;
      reg o_dft_real_data_sign;
      output o_dft_imag_vld;
      output [22:0] o_dft_imag_data_man;
      reg [22:0] o_dft_imag_data_man;
      output [7:0] o_dft_imag_data_exp;
      reg [7:0] o_dft_imag_data_exp;
      output o_dft_imag_data_sign;
      reg o_dft_imag_data_sign;
      reg o_dft_imag_m_req_m_prev_trig_req;
      reg o_dft_imag_m_unacked_req;
      wire DFT_compute_Xor_1Ux1U_1U_1_8_out1;
      wire DFT_compute_Or_1Ux1U_1U_4_9_out1;
      reg o_dft_real_m_req_m_prev_trig_req;
      reg o_dft_real_m_unacked_req;
      wire DFT_compute_Xor_1Ux1U_1U_1_4_out1;
      wire DFT_compute_Or_1Ux1U_1U_4_5_out1;
      reg DFT_compute_N_Muxb_1_2_0_4_1_out1;
      reg i_real_m_unvalidated_req;
      wire DFT_compute_gen_busy_r_1_2_gnew_req;
      wire DFT_compute_gen_busy_r_1_2_gdiv;
      wire DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next;
      reg[6:0] global_state_next;
      /*signed*/reg[1:0] u_4123;
      /*signed*/reg[2:0] u_4122;
      /*signed*/reg[3:0] u_4121;
      wire[5:0] t_5;
      wire[23:0] DFT_compute_entirecomputation_4_14_fcizManp1_i2;
      /*signed*/wire[4:0] u_4120;
      reg[22:0] u_4119;
      wire DFT_compute_entirecomputation_4_14_amtmp067;
      wire[31:0] t_4;
      /*signed*/wire[6:0] t_3;
      /*signed*/reg[5:0] DFT_compute_entirecomputation_4_14_fcil_i2;
      /*signed*/wire[6:0] t_2;
      /*signed*/wire[4:0] DFT_compute_entirecomputation_4_14_fciu_i2_slice;
      wire DFT_compute_entirecomputation_4_14_amtmp068;
      wire[22:0] DFT_compute_entirecomputation_4_14_fcirzMan_i2;
      wire DFT_compute_entirecomputation_alt9_4_50_ftemp_I_sign;
      wire[7:0] DFT_compute_entirecomputation_alt9_4_50_ftemp_I_exp;
      wire[22:0] DFT_compute_entirecomputation_alt9_4_50_ftemp_I_man;
      wire DFT_compute_entirecomputation_alt9_4_50_focbsign_i0_i0;
      wire DFT_compute_entirecomputation_alt9_4_47_ftemp_I_sign;
      wire[7:0] DFT_compute_entirecomputation_alt9_4_47_ftemp_I_exp;
      wire[22:0] DFT_compute_entirecomputation_alt9_4_47_ftemp_I_man;
      wire DFT_compute_entirecomputation_alt9_4_47_focbsign_i0_i0;
      wire DFT_compute_entirecomputation_alt9_4_47_in1;
      wire[7:0] DFT_compute_entirecomputation_alt7_4_37_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt7_4_37_u_f_821_man;
      wire DFT_compute_entirecomputation_alt7_4_37_focbsign_i0;
      reg[1:0] gs_ctrl43;
      reg gs_ctrl40;
      reg[31:0] DFT_compute_entirecomputation_alt3_4_28_in1;
      reg gs_ctrl39;
      reg[7:0] DFT_compute_entirecomputation_alt5_4_27_in1;
      reg gs_ctrl38;
      reg[7:0] DFT_compute_Add_8Ux1U_8U_4_22_in2;
      reg gs_ctrl37;
      reg[1:0] gs_ctrl34;
      reg[1:0] gs_ctrl32;
      reg[2:0] gs_ctrl31;
      reg[2:0] gs_ctrl28;
      reg[2:0] gs_ctrl27;
      wire[7:0] DFT_compute_entirecomputation_4_14_fDFTpts;
      wire[7:0] DFT_compute_entirecomputation_4_14_fnumBF;
      reg[7:0] DFT_compute_entirecomputation_4_14_fcf_i4_exp;
      reg[22:0] DFT_compute_entirecomputation_4_14_fcf_i4_man;
      reg[1:0] DFT_compute_entirecomputation_4_14_in1;
      reg gs_ctrl26;
      reg[2:0] DFT_compute_LessThan_3Ux4U_1U_4_12_in1_slice;
      reg[2:0] DFT_compute_LessThan_3Ux4U_1U_4_12_in2;
      reg gs_ctrl24;
      reg[1:0] gs_ctrl23;
      reg[3:0] gs_ctrl22;
      reg[1:0] gs_ctrl21;
      reg[3:0] gs_ctrl20;
      reg[1:0] gs_ctrl15;
      reg[3:0] gs_ctrl14;
      reg[1:0] gs_ctrl13;
      reg[3:0] gs_ctrl12;
      reg[1:0] gs_ctrl11;
      reg[3:0] gs_ctrl10;
      reg[1:0] gs_ctrl3;
      reg[3:0] gs_ctrl2;
      wire[31:0] DFT_compute_entirecomputation_alt6_4_53_out1;
      reg[2:0] gs_ctrl1;
      reg[3:0] gs_ctrl0;
      reg[7:0] s_reg_149;
      reg s_reg_148;
      wire[32:0] DFT_compute_entirecomputation_alt9_4_50_out1;
      wire DFT_compute_LessThan_3Ux4U_1U_4_12_out1;
      reg s_reg_147;
      reg s_reg_146;
      reg[7:0] s_reg_145;
      wire[32:0] DFT_compute_entirecomputation_alt9_4_47_out1;
      reg[31:0] s_reg_144;
      reg[31:0] s_reg_143;
      reg[31:0] s_reg_142;
      wire[7:0] DFT_compute_Add_8Ux1U_8U_4_22_out1;
      reg[31:0] s_reg_140;
      reg[31:0] s_reg_139;
      reg[22:0] s_reg_137;
      reg[7:0] s_reg_136;
      reg s_reg_135;
      reg[7:0] s_reg_134;
      reg[7:0] s_reg_133;
      wire[2:0] DFT_compute_Add_2Ux1U_3U_4_15_out1;
      reg[2:0] s_reg_132;
      reg[7:0] s_reg_131;
      wire[7:0] DFT_compute_entirecomputation_alt5_4_27_out1;
      reg[2:0] s_reg_130_slice;
      wire[2:0] DFT_compute_gen_busy_r_1_2_out1;
      wire DFT_compute_And_1Ux1U_1U_1_6_out1;
      wire DFT_compute_And_1Ux1U_1U_1_10_out1;
      wire DFT_compute_Not_1U_1U_1_11_out1;
      reg o_dft_imag_m_req_m_trig_req;
      wire DFT_compute_Not_1U_1U_1_7_out1;
      reg o_dft_real_m_req_m_trig_req;
      reg i_real_m_busy_req_0;
      wire[31:0] DFT_compute_entirecomputation_alt6_4_45_out1;
      wire[31:0] DFT_compute_entirecomputation_alt8_4_42_out1;
      wire[31:0] DFT_compute_entirecomputation_alt7_4_37_out1;
      wire[7:0] DFT_compute_Add_8Ux8U_8U_4_60_out1;
      wire DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1;
      wire[47:0] DFT_compute_entirecomputation_4_14_out1;
      wire[3:0] DFT_compute_Add_3Ux1U_4U_4_13_out1;
      wire[31:0] DFT_compute_entirecomputation_alt6_4_41_out1;
      wire[31:0] DFT_compute_entirecomputation_alt6_4_36_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_28_out1;
      wire[39:0] DFT_compute_entirecomputation_alt4_4_25_out1;
      wire DFT_compute_LessThan_8Ux8U_1U_4_61_out1;
      reg[7:0] s_reg_141;
      wire[35:0] DFT_compute_entirecomputation_alt1_4_18_out1;
      reg[6:0] global_state;
      reg stall0;
      reg DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_sign;
      reg[7:0] DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_exp;
      reg[22:0] DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_man;
      reg DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_sign;
      reg[7:0] DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_exp;
      reg[22:0] DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_man;
      wire[31:0] DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x;
      reg DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_sign;
      reg[7:0] DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_exp;
      reg[22:0] DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_man;
      wire[36:0] DFT_compute_cynw_cm_float_cos_E8_M23_0_20_x;
      wire DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_sign;
      wire[7:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_exp;
      wire[22:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_man;
      wire DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_sign;
      wire[7:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_exp;
      wire[22:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_man;
      reg DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept;
      wire[31:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_x;
      reg DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_sign;
      reg[7:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_exp;
      reg[22:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_man;
      reg DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_sign;
      reg[7:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_exp;
      reg[22:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_man;
      wire[31:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_29_x;
      reg[22:0] s_reg_138;
      wire[36:0] DFT_compute_cynw_cm_float_sin_E8_M23_0_24_x;
      reg[7:0] temp_imag_exp_DIN;
      reg temp_imag_exp_CE;
      reg temp_imag_exp_RW;
      reg[2:0] temp_imag_exp_in1;
      wire[7:0] temp_imag_exp_out1;
      reg[22:0] temp_imag_man_DIN;
      reg temp_imag_man_CE;
      reg temp_imag_man_RW;
      reg[2:0] temp_imag_man_in1;
      wire[22:0] temp_imag_man_out1;
      reg temp_imag_sign_DIN;
      reg temp_imag_sign_CE;
      reg temp_imag_sign_RW;
      reg[2:0] temp_imag_sign_in1;
      wire temp_imag_sign_out1;
      reg[7:0] temp_real_exp_DIN;
      reg temp_real_exp_CE;
      reg temp_real_exp_RW;
      reg[2:0] temp_real_exp_in1;
      wire[7:0] temp_real_exp_out1;
      reg[22:0] temp_real_man_DIN;
      reg temp_real_man_CE;
      reg temp_real_man_RW;
      reg[2:0] temp_real_man_in1;
      wire[22:0] temp_real_man_out1;
      reg temp_real_sign_DIN;
      reg temp_real_sign_CE;
      reg temp_real_sign_RW;
      reg[2:0] temp_real_sign_in1;
      wire temp_real_sign_out1;

         DFT_compute_RAM_8X1_1 temp_real_sign(
                                 .DIN( temp_real_sign_DIN ),
                                 .CE( temp_real_sign_CE ),
                                 .RW( temp_real_sign_RW ),
                                 .in1( temp_real_sign_in1 ),
                                 .out1( temp_real_sign_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_RAM_8X23_3 temp_real_man(
                                  .DIN( temp_real_man_DIN ),
                                  .CE( temp_real_man_CE ),
                                  .RW( temp_real_man_RW ),
                                  .in1( temp_real_man_in1 ),
                                  .out1( temp_real_man_out1 ),
                                  .clk( i_clk )
                                );

         DFT_compute_RAM_8X8_2 temp_real_exp(
                                 .DIN( temp_real_exp_DIN ),
                                 .CE( temp_real_exp_CE ),
                                 .RW( temp_real_exp_RW ),
                                 .in1( temp_real_exp_in1 ),
                                 .out1( temp_real_exp_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_RAM_8X1_1 temp_imag_sign(
                                 .DIN( temp_imag_sign_DIN ),
                                 .CE( temp_imag_sign_CE ),
                                 .RW( temp_imag_sign_RW ),
                                 .in1( temp_imag_sign_in1 ),
                                 .out1( temp_imag_sign_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_RAM_8X23_3 temp_imag_man(
                                  .DIN( temp_imag_man_DIN ),
                                  .CE( temp_imag_man_CE ),
                                  .RW( temp_imag_man_RW ),
                                  .in1( temp_imag_man_in1 ),
                                  .out1( temp_imag_man_out1 ),
                                  .clk( i_clk )
                                );

         DFT_compute_RAM_8X8_2 temp_imag_exp(
                                 .DIN( temp_imag_exp_DIN ),
                                 .CE( temp_imag_exp_CE ),
                                 .RW( temp_imag_exp_RW ),
                                 .in1( temp_imag_exp_in1 ),
                                 .out1( temp_imag_exp_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_cynw_cm_float_sin_E8_M23_0 DFT_compute_cynw_cm_float_sin_E8_M23_0_24(
                                                  .a_sign( o_dft_imag_data_sign ),
                                                  .a_exp( o_dft_imag_data_exp ),
                                                  .a_man( s_reg_138 ),
                                                  .x( DFT_compute_cynw_cm_float_sin_E8_M23_0_24_x )
                                                );

         DFT_compute_cynw_cm_float_mul_E8_M23_1 DFT_compute_cynw_cm_float_mul_E8_M23_1_29(
                                                  .a_sign( DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_sign ),
                                                  .a_exp( DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_exp ),
                                                  .a_man( DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_man ),
                                                  .b_sign( DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_sign ),
                                                  .b_exp( DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_exp ),
                                                  .b_man( DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_man ),
                                                  .x( DFT_compute_cynw_cm_float_mul_E8_M23_1_29_x )
                                                );

         DFT_compute_cynw_cm_float_div_ieee_E8_M23_0 DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16(
                                                       .clk( i_clk ),
                                                       .a_sign( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_sign ),
                                                       .a_exp( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_exp ),
                                                       .a_man( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_man ),
                                                       .b_sign( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_sign ),
                                                       .b_exp( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_exp ),
                                                       .b_man( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_man ),
                                                       .accept( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept ),
                                                       .x( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_x )
                                                     );

         DFT_compute_cynw_cm_float_cos_E8_M23_0 DFT_compute_cynw_cm_float_cos_E8_M23_0_20(
                                                  .a_sign( DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_sign ),
                                                  .a_exp( DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_exp ),
                                                  .a_man( DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_man ),
                                                  .x( DFT_compute_cynw_cm_float_cos_E8_M23_0_20_x )
                                                );

         DFT_compute_cynw_cm_float_add2_E8_M23_0 DFT_compute_cynw_cm_float_add2_E8_M23_0_19(
                                                   .a_sign( DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_sign ),
                                                   .a_exp( DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_exp ),
                                                   .a_man( DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_man ),
                                                   .b_sign( DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_sign ),
                                                   .b_exp( DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_exp ),
                                                   .b_man( DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_man ),
                                                   .x( DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x )
                                                 );

         // resource: mux_1bx3i0c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_data_sign
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd002, 7'd023, 7'd058, 7'd061, 7'd064, 7'd067, 7'd070, 7'd073, 7'd076, 7'd079:                      begin
                        o_dft_imag_data_sign <= temp_imag_sign_out1;
                     end
                     
                     7'd044:                      begin
                        /* state64 */
                        o_dft_imag_data_sign <= DFT_compute_entirecomputation_alt1_4_18_out1[3];
                     end
                     
                     7'd045:                      begin
                        if (DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && 5'd00 == s_reg_141[7:3]) begin
                           /* state66 */
                           o_dft_imag_data_sign <= DFT_compute_entirecomputation_alt4_4_25_out1[39];
                        end
                     end
                     
                     7'd046:                      begin
                        o_dft_imag_data_sign <= DFT_compute_entirecomputation_alt4_4_25_out1[39];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_8bx3i0c
         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_o_dft_imag_data_exp
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd004, 7'd023, 7'd058, 7'd061, 7'd064, 7'd067, 7'd070, 7'd073, 7'd076, 7'd079:                      begin
                        o_dft_imag_data_exp <= temp_imag_exp_out1;
                     end
                     
                     7'd044:                      begin
                        o_dft_imag_data_exp <= {7'b0000000, DFT_compute_entirecomputation_alt1_4_18_out1[2]};
                     end
                     
                     7'd045:                      begin
                        if (DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && 5'd00 == s_reg_141[7:3]) begin
                           o_dft_imag_data_exp <= DFT_compute_entirecomputation_alt4_4_25_out1[38:31];
                        end
                     end
                     
                     7'd046:                      begin
                        o_dft_imag_data_exp <= DFT_compute_entirecomputation_alt4_4_25_out1[38:31];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_23bx5i0c
         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_o_dft_imag_data_man
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd004, 7'd023, 7'd053, 7'd058, 7'd061, 7'd064, 7'd067, 7'd070, 7'd073, 7'd076, 7'd079:                      begin
                        o_dft_imag_data_man <= temp_imag_man_out1;
                     end
                     
                     7'd048:                      begin
                        o_dft_imag_data_man <= DFT_compute_entirecomputation_alt3_4_28_out1[22:0];
                     end
                     
                     7'd050:                      begin
                        o_dft_imag_data_man <= DFT_compute_entirecomputation_alt6_4_36_out1[22:0];
                     end
                     
                     7'd051:                      begin
                        o_dft_imag_data_man <= DFT_compute_entirecomputation_alt6_4_41_out1[22:0];
                     end
                     
                     7'd052:                      begin
                        o_dft_imag_data_man <= temp_real_man_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx6i0c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_data_sign
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd019, 7'd023, 7'd052, 7'd058, 7'd061, 7'd064, 7'd067, 7'd070, 7'd073, 7'd076, 7'd079:                      begin
                        o_dft_real_data_sign <= temp_real_sign_out1;
                     end
                     
                     7'd026:                      begin
                        if (DFT_compute_Add_3Ux1U_4U_4_13_out1[3]) begin
                           o_dft_real_data_sign <= DFT_compute_entirecomputation_4_14_out1[31];
                        end
                     end
                     
                     7'd035:                      begin
                        if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                           o_dft_real_data_sign <= DFT_compute_entirecomputation_4_14_out1[31];
                        end
                     end
                     
                     7'd045:                      begin
                        if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                           o_dft_real_data_sign <= DFT_compute_entirecomputation_4_14_out1[31];
                        end
                     end
                     
                     7'd047:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt3_4_28_out1[31];
                     end
                     
                     7'd050:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt6_4_36_out1[31];
                     end
                     
                     7'd051:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt6_4_41_out1[31];
                     end
                     
                     7'd053:                      begin
                        o_dft_real_data_sign <= temp_imag_sign_out1;
                     end
                     
                     7'd057:                      begin
                        if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1)) begin
                           o_dft_real_data_sign <= DFT_compute_entirecomputation_4_14_out1[31];
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_8bx8i0c
         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_o_dft_real_data_exp
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd019, 7'd023, 7'd052, 7'd058, 7'd061, 7'd064, 7'd067, 7'd070, 7'd073, 7'd076, 7'd079:                      begin
                        o_dft_real_data_exp <= temp_real_exp_out1;
                     end
                     
                     7'd026:                      begin
                        if (DFT_compute_Add_3Ux1U_4U_4_13_out1[3]) begin
                           o_dft_real_data_exp <= DFT_compute_entirecomputation_4_14_out1[30:23];
                        end
                     end
                     
                     7'd035:                      begin
                        if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                           o_dft_real_data_exp <= DFT_compute_entirecomputation_4_14_out1[30:23];
                        end
                     end
                     
                     7'd044:                      begin
                        o_dft_real_data_exp <= {7'b0000000, DFT_compute_entirecomputation_alt1_4_18_out1[0]};
                     end
                     
                     7'd045:                      begin
                        if (DFT_compute_LessThan_8Ux8U_1U_4_61_out1) begin
                           /* state62 */
                           o_dft_real_data_exp <= s_reg_141;
                        end
                        else begin
                           if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                              o_dft_real_data_exp <= DFT_compute_entirecomputation_4_14_out1[30:23];
                           end
                        end
                     end
                     
                     7'd047:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt3_4_28_out1[30:23];
                     end
                     
                     7'd050:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt6_4_36_out1[30:23];
                     end
                     
                     7'd051:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt6_4_41_out1[30:23];
                     end
                     
                     7'd053:                      begin
                        o_dft_real_data_exp <= temp_imag_exp_out1;
                     end
                     
                     7'd057:                      begin
                        if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3]) begin
                           if (DFT_compute_LessThan_8Ux8U_1U_4_61_out1) begin
                              /* state61 */
                              o_dft_real_data_exp <= s_reg_141;
                           end
                           else begin
                              if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                                 o_dft_real_data_exp <= DFT_compute_entirecomputation_4_14_out1[30:23];
                              end
                           end
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_23bx6i0c
         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_o_dft_real_data_man
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd019, 7'd023, 7'd058, 7'd061, 7'd064, 7'd067, 7'd070, 7'd073, 7'd076, 7'd079:                      begin
                        o_dft_real_data_man <= temp_real_man_out1;
                     end
                     
                     7'd026:                      begin
                        if (DFT_compute_Add_3Ux1U_4U_4_13_out1[3]) begin
                           o_dft_real_data_man <= DFT_compute_entirecomputation_4_14_out1[22:0];
                        end
                     end
                     
                     7'd035:                      begin
                        if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                           o_dft_real_data_man <= DFT_compute_entirecomputation_4_14_out1[22:0];
                        end
                     end
                     
                     7'd045:                      begin
                        if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                           o_dft_real_data_man <= DFT_compute_entirecomputation_4_14_out1[22:0];
                        end
                     end
                     
                     7'd047:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt3_4_28_out1[22:0];
                     end
                     
                     7'd050:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt7_4_37_out1[23:1];
                     end
                     
                     7'd051:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt8_4_42_out1[23:1];
                     end
                     
                     7'd052:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt6_4_45_out1[22:0];
                     end
                     
                     7'd057:                      begin
                        if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1)) begin
                           o_dft_real_data_man <= DFT_compute_entirecomputation_4_14_out1[22:0];
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_ss_1
         always @(posedge i_clk)
          begin :drive_i_real_m_busy_req_0
            if (i_rst == 1'b0) begin
               i_real_m_busy_req_0 <= 1'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        7'd002, 7'd004, 7'd006, 7'd008, 7'd010, 7'd012, 7'd014, 7'd016:                         begin
                           i_real_m_busy_req_0 <= 1'd0;
                        end
                        
                        7'd003, 7'd005, 7'd007, 7'd009, 7'd011, 7'd013, 7'd015, 7'd017:                         begin
                           i_real_m_busy_req_0 <= 1'd1;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_m_req_m_trig_req
            if (i_rst == 1'b0) begin
               o_dft_real_m_req_m_trig_req <= 1'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        7'd058, 7'd061, 7'd064, 7'd067, 7'd070, 7'd073, 7'd076, 7'd079:                         begin
                           o_dft_real_m_req_m_trig_req <= DFT_compute_Not_1U_1U_1_7_out1;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_m_req_m_trig_req
            if (i_rst == 1'b0) begin
               o_dft_imag_m_req_m_trig_req <= 1'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        7'd059, 7'd062, 7'd065, 7'd068, 7'd071, 7'd074, 7'd077, 7'd080:                         begin
                           o_dft_imag_m_req_m_trig_req <= DFT_compute_Not_1U_1U_1_11_out1;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx4i1c
         always @(DFT_compute_gen_busy_r_1_2_out1[0] or DFT_compute_And_1Ux1U_1U_1_6_out1 or DFT_compute_And_1Ux1U_1U_1_10_out1 or global_state)
          begin :drive_stall0
            case (global_state) 

               7'd003, 7'd005, 7'd007, 7'd009, 7'd011, 7'd013, 7'd015, 7'd017:                begin
                  stall0 = DFT_compute_gen_busy_r_1_2_out1[0];
               end
               
               7'd059, 7'd062, 7'd065, 7'd068, 7'd071, 7'd074, 7'd077, 7'd080:                begin
                  stall0 = DFT_compute_And_1Ux1U_1U_1_6_out1;
               end
               
               7'd060, 7'd063, 7'd066, 7'd069, 7'd072, 7'd075, 7'd078, 7'd081:                begin
                  stall0 = DFT_compute_And_1Ux1U_1U_1_10_out1;
               end
               
               default:                begin
                  stall0 = 1'b0;
               end
               
            endcase

         end

         // resource: mux_3bx3i1c
         // resource: regr_en_3
         always @(posedge i_clk)
          begin :drive_s_reg_130_slice
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd022:                      begin
                        s_reg_130_slice <= 3'd3;
                     end
                     
                     7'd026:                      begin
                        s_reg_130_slice <= DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0];
                     end
                     
                     7'd046, 7'd057:                      begin
                        s_reg_130_slice <= DFT_compute_entirecomputation_alt5_4_27_out1[2:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_8bx4i1c
         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_131
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd022:                      begin
                        s_reg_131 <= 8'd006;
                     end
                     
                     7'd026:                      begin
                        s_reg_131 <= {{{5'd00, DFT_compute_Add_3Ux1U_4U_4_13_out1[0]}, DFT_compute_Add_3Ux1U_4U_4_13_out1[1]}, DFT_compute_Add_3Ux1U_4U_4_13_out1[2]};
                     end
                     
                     7'd046:                      begin
                        s_reg_131 <= DFT_compute_entirecomputation_alt4_4_25_out1[7:0];
                     end
                     
                     7'd057:                      begin
                        s_reg_131 <= DFT_compute_Add_8Ux8U_8U_4_60_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_3bx2i1c
         // resource: regr_en_3
         always @(posedge i_clk)
          begin :drive_s_reg_132
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd026:                      begin
                        if (DFT_compute_Add_3Ux1U_4U_4_13_out1[3]) begin
                           s_reg_132 <= 3'd1;
                        end
                     end
                     
                     7'd034, 7'd043:                      begin
                        s_reg_132 <= DFT_compute_Add_2Ux1U_3U_4_15_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_133
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd026:                      begin
                        if (DFT_compute_Add_3Ux1U_4U_4_13_out1[3] && 8'd000 != DFT_compute_entirecomputation_4_14_out1[39:32]) begin
                           s_reg_133 <= DFT_compute_entirecomputation_4_14_out1[39:32];
                        end
                     end
                     
                     7'd035:                      begin
                        if (8'd000 != DFT_compute_entirecomputation_4_14_out1[39:32]) begin
                           s_reg_133 <= DFT_compute_entirecomputation_4_14_out1[39:32];
                        end
                     end
                     
                     7'd045:                      begin
                        if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && 8'd000 != DFT_compute_entirecomputation_4_14_out1[39:32]) begin
                           s_reg_133 <= DFT_compute_entirecomputation_4_14_out1[39:32];
                        end
                     end
                     
                     7'd057:                      begin
                        if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && 8'd000 != DFT_compute_entirecomputation_4_14_out1[39:32])) begin
                           s_reg_133 <= DFT_compute_entirecomputation_4_14_out1[39:32];
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_134
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd026:                      begin
                        if (DFT_compute_Add_3Ux1U_4U_4_13_out1[3] && 8'd000 != DFT_compute_entirecomputation_4_14_out1[39:32]) begin
                           s_reg_134 <= DFT_compute_entirecomputation_4_14_out1[47:40];
                        end
                     end
                     
                     7'd035:                      begin
                        if (8'd000 != DFT_compute_entirecomputation_4_14_out1[39:32]) begin
                           s_reg_134 <= DFT_compute_entirecomputation_4_14_out1[47:40];
                        end
                     end
                     
                     7'd045:                      begin
                        if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && 8'd000 != DFT_compute_entirecomputation_4_14_out1[39:32]) begin
                           s_reg_134 <= DFT_compute_entirecomputation_4_14_out1[47:40];
                        end
                     end
                     
                     7'd057:                      begin
                        if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && 8'd000 != DFT_compute_entirecomputation_4_14_out1[39:32])) begin
                           s_reg_134 <= DFT_compute_entirecomputation_4_14_out1[47:40];
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_135
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd044:                      begin
                        s_reg_135 <= DFT_compute_entirecomputation_alt1_4_18_out1[35];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_136
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd044:                      begin
                        s_reg_136 <= DFT_compute_entirecomputation_alt1_4_18_out1[34:27];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_s_reg_137
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd044:                      begin
                        s_reg_137 <= DFT_compute_entirecomputation_alt1_4_18_out1[26:4];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_23bx2i0c
         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_s_reg_138
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd044:                      begin
                        s_reg_138 <= {22'b0000000000000000000000, DFT_compute_entirecomputation_alt1_4_18_out1[1]};
                     end
                     
                     7'd045, 7'd046:                      begin
                        s_reg_138 <= DFT_compute_entirecomputation_alt4_4_25_out1[30:8];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_32bx2i0c
         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_139
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd044, 7'd045:                      begin
                        s_reg_139 <= DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x;
                     end
                     
                     7'd046:                      begin
                        s_reg_139 <= DFT_compute_cynw_cm_float_sin_E8_M23_0_24_x[31:0];
                     end
                     
                     7'd057:                      begin
                        if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3]) begin
                           s_reg_139 <= DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x;
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_140
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd044, 7'd045:                      begin
                        s_reg_140 <= DFT_compute_cynw_cm_float_cos_E8_M23_0_20_x[31:0];
                     end
                     
                     7'd057:                      begin
                        if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3]) begin
                           s_reg_140 <= DFT_compute_cynw_cm_float_cos_E8_M23_0_20_x[31:0];
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_141
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd044, 7'd045:                      begin
                        s_reg_141 <= DFT_compute_Add_8Ux1U_8U_4_22_out1;
                     end
                     
                     7'd057:                      begin
                        if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3]) begin
                           s_reg_141 <= DFT_compute_Add_8Ux1U_8U_4_22_out1;
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_32bx2i0c
         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_142
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd047, 7'd050:                      begin
                        s_reg_142 <= DFT_compute_cynw_cm_float_mul_E8_M23_1_29_x;
                     end
                     
                     7'd051:                      begin
                        s_reg_142 <= DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_143
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd048:                      begin
                        s_reg_143 <= DFT_compute_cynw_cm_float_mul_E8_M23_1_29_x;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_32bx2i0c
         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_144
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd049:                      begin
                        s_reg_144 <= DFT_compute_cynw_cm_float_mul_E8_M23_1_29_x;
                     end
                     
                     7'd052:                      begin
                        s_reg_144 <= {9'b000000000, DFT_compute_entirecomputation_alt9_4_47_out1[23:1]};
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_8bx4i0c
         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_145
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd048:                      begin
                        s_reg_145 <= DFT_compute_entirecomputation_alt3_4_28_out1[30:23];
                     end
                     
                     7'd050:                      begin
                        s_reg_145 <= DFT_compute_entirecomputation_alt7_4_37_out1[31:24];
                     end
                     
                     7'd051:                      begin
                        s_reg_145 <= DFT_compute_entirecomputation_alt8_4_42_out1[31:24];
                     end
                     
                     7'd052:                      begin
                        s_reg_145 <= DFT_compute_entirecomputation_alt6_4_45_out1[30:23];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx4i0c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_146
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd048:                      begin
                        s_reg_146 <= DFT_compute_entirecomputation_alt3_4_28_out1[31];
                     end
                     
                     7'd050:                      begin
                        s_reg_146 <= DFT_compute_entirecomputation_alt7_4_37_out1[0];
                     end
                     
                     7'd051:                      begin
                        s_reg_146 <= DFT_compute_entirecomputation_alt8_4_42_out1[0];
                     end
                     
                     7'd052:                      begin
                        s_reg_146 <= DFT_compute_entirecomputation_alt6_4_45_out1[31];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx3i0c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_147
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd022, 7'd026:                      begin
                        s_reg_147 <= DFT_compute_LessThan_3Ux4U_1U_4_12_out1;
                     end
                     
                     7'd052:                      begin
                        s_reg_147 <= DFT_compute_entirecomputation_alt9_4_47_out1[0];
                     end
                     
                     7'd053:                      begin
                        s_reg_147 <= DFT_compute_entirecomputation_alt9_4_50_out1[0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_148
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd052:                      begin
                        s_reg_148 <= DFT_compute_entirecomputation_alt9_4_47_out1[32];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_149
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     7'd052:                      begin
                        s_reg_149 <= DFT_compute_entirecomputation_alt9_4_47_out1[31:24];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_3bx12i8c
         always @(s_reg_131[2:0] or DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0] or DFT_compute_entirecomputation_alt5_4_27_out1[2:0] or DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] or gs_ctrl0 or s_reg_130_slice)
          begin :drive_temp_real_man_in1
            case (gs_ctrl0) 

               4'd01:                begin
                  temp_real_man_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_real_man_in1 = 3'd2;
               end
               
               4'd03:                begin
                  temp_real_man_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_real_man_in1 = 3'd4;
               end
               
               4'd05:                begin
                  temp_real_man_in1 = 3'd5;
               end
               
               4'd06:                begin
                  temp_real_man_in1 = 3'd6;
               end
               
               4'd07:                begin
                  temp_real_man_in1 = 3'd7;
               end
               
               4'd08:                begin
                  temp_real_man_in1 = s_reg_131[2:0];
               end
               
               4'd09:                begin
                  temp_real_man_in1 = s_reg_130_slice;
               end
               
               4'd10:                begin
                  temp_real_man_in1 = DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0];
               end
               
               4'd11:                begin
                  temp_real_man_in1 = DFT_compute_entirecomputation_alt5_4_27_out1[2:0];
               end
               
               4'd12:                begin
                  case (DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3]) 

                     5'd00:                      begin
                        temp_real_man_in1 = DFT_compute_entirecomputation_alt5_4_27_out1[2:0];
                     end
                     
                     default:                      begin
                        temp_real_man_in1 = 3'd0;
                     end
                     
                  endcase

               end
               
               default:                begin
                  /* state4 */
                  temp_real_man_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_23bx6i1c
         always @(o_dft_real_data_man or i_real_data_man or temp_real_man_out1 or DFT_compute_entirecomputation_alt9_4_50_out1[23:1] or DFT_compute_entirecomputation_alt6_4_53_out1[22:0] or gs_ctrl1)
          begin :drive_temp_real_man_DIN
            case (gs_ctrl1) 

               3'd1:                begin
                  temp_real_man_DIN = i_real_data_man;
               end
               
               3'd2:                begin
                  temp_real_man_DIN = temp_real_man_out1;
               end
               
               3'd3:                begin
                  temp_real_man_DIN = o_dft_real_data_man;
               end
               
               3'd4:                begin
                  temp_real_man_DIN = DFT_compute_entirecomputation_alt9_4_50_out1[23:1];
               end
               
               3'd5:                begin
                  temp_real_man_DIN = DFT_compute_entirecomputation_alt6_4_53_out1[22:0];
               end
               
               default:                begin
                  temp_real_man_DIN = 23'd0000000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_147 or DFT_compute_LessThan_3Ux4U_1U_4_12_out1 or DFT_compute_Add_3Ux1U_4U_4_13_out1[3] or DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] or DFT_compute_LessThan_8Ux8U_1U_4_61_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1 or gs_ctrl2)
          begin :drive_temp_real_man_CE
            if (stall0) begin
               temp_real_man_CE = 1'b0;
            end
            else begin
               case (gs_ctrl2) 

                  4'd01:                   begin
                     temp_real_man_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_real_man_CE = 1'b1;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_147) begin
                        temp_real_man_CE = 1'b1;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_147) begin
                        temp_real_man_CE = s_reg_147;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_13_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_real_man_CE = 1'b1;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_real_man_CE = 1'b0;
                     end
                     else begin
                        temp_real_man_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_real_man_CE = 1'b1;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  4'd08:                   begin
                     case (DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3]) 

                        5'd00:                         begin
                           temp_real_man_CE = 1'b1;
                        end
                        
                        default:                         begin
                           if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                              temp_real_man_CE = 1'b1;
                           end
                           else begin
                              temp_real_man_CE = 1'b0;
                           end
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     temp_real_man_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_147 or gs_ctrl3)
          begin :drive_temp_real_man_RW
            if (stall0) begin
               temp_real_man_RW = 1'b0;
            end
            else begin
               case (gs_ctrl3) 

                  2'd1:                   begin
                     temp_real_man_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_147) begin
                        temp_real_man_RW = 1'b1;
                     end
                     else begin
                        temp_real_man_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_man_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx12i8c
         always @(s_reg_131[2:0] or DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0] or DFT_compute_entirecomputation_alt5_4_27_out1[2:0] or DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] or gs_ctrl0 or s_reg_130_slice)
          begin :drive_temp_real_exp_in1
            case (gs_ctrl0) 

               4'd01:                begin
                  temp_real_exp_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_real_exp_in1 = 3'd2;
               end
               
               4'd03:                begin
                  temp_real_exp_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_real_exp_in1 = 3'd4;
               end
               
               4'd05:                begin
                  temp_real_exp_in1 = 3'd5;
               end
               
               4'd06:                begin
                  temp_real_exp_in1 = 3'd6;
               end
               
               4'd07:                begin
                  temp_real_exp_in1 = 3'd7;
               end
               
               4'd08:                begin
                  temp_real_exp_in1 = s_reg_131[2:0];
               end
               
               4'd09:                begin
                  temp_real_exp_in1 = s_reg_130_slice;
               end
               
               4'd10:                begin
                  temp_real_exp_in1 = DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0];
               end
               
               4'd11:                begin
                  temp_real_exp_in1 = DFT_compute_entirecomputation_alt5_4_27_out1[2:0];
               end
               
               4'd12:                begin
                  case (DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3]) 

                     5'd00:                      begin
                        temp_real_exp_in1 = DFT_compute_entirecomputation_alt5_4_27_out1[2:0];
                     end
                     
                     default:                      begin
                        temp_real_exp_in1 = 3'd0;
                     end
                     
                  endcase

               end
               
               default:                begin
                  temp_real_exp_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_8bx6i1c
         always @(o_dft_real_data_exp or i_real_data_exp or temp_real_exp_out1 or DFT_compute_entirecomputation_alt9_4_50_out1[31:24] or DFT_compute_entirecomputation_alt6_4_53_out1[30:23] or gs_ctrl1)
          begin :drive_temp_real_exp_DIN
            case (gs_ctrl1) 

               3'd1:                begin
                  temp_real_exp_DIN = i_real_data_exp;
               end
               
               3'd2:                begin
                  temp_real_exp_DIN = temp_real_exp_out1;
               end
               
               3'd3:                begin
                  temp_real_exp_DIN = o_dft_real_data_exp;
               end
               
               3'd4:                begin
                  temp_real_exp_DIN = DFT_compute_entirecomputation_alt9_4_50_out1[31:24];
               end
               
               3'd5:                begin
                  temp_real_exp_DIN = DFT_compute_entirecomputation_alt6_4_53_out1[30:23];
               end
               
               default:                begin
                  temp_real_exp_DIN = 8'd000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_147 or DFT_compute_LessThan_3Ux4U_1U_4_12_out1 or DFT_compute_Add_3Ux1U_4U_4_13_out1[3] or DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] or DFT_compute_LessThan_8Ux8U_1U_4_61_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1 or gs_ctrl2)
          begin :drive_temp_real_exp_CE
            if (stall0) begin
               temp_real_exp_CE = 1'b0;
            end
            else begin
               case (gs_ctrl2) 

                  4'd01:                   begin
                     temp_real_exp_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_real_exp_CE = 1'b1;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_147) begin
                        temp_real_exp_CE = 1'b1;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_147) begin
                        temp_real_exp_CE = s_reg_147;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_13_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_real_exp_CE = 1'b1;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_real_exp_CE = 1'b0;
                     end
                     else begin
                        temp_real_exp_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_real_exp_CE = 1'b1;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd08:                   begin
                     case (DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3]) 

                        5'd00:                         begin
                           temp_real_exp_CE = 1'b1;
                        end
                        
                        default:                         begin
                           if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                              temp_real_exp_CE = 1'b1;
                           end
                           else begin
                              temp_real_exp_CE = 1'b0;
                           end
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     temp_real_exp_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_147 or gs_ctrl3)
          begin :drive_temp_real_exp_RW
            if (stall0) begin
               temp_real_exp_RW = 1'b0;
            end
            else begin
               case (gs_ctrl3) 

                  2'd1:                   begin
                     temp_real_exp_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_147) begin
                        temp_real_exp_RW = 1'b1;
                     end
                     else begin
                        temp_real_exp_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_exp_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx12i8c
         always @(s_reg_131[2:0] or DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0] or DFT_compute_entirecomputation_alt5_4_27_out1[2:0] or DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] or gs_ctrl0 or s_reg_130_slice)
          begin :drive_temp_real_sign_in1
            case (gs_ctrl0) 

               4'd01:                begin
                  temp_real_sign_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_real_sign_in1 = 3'd2;
               end
               
               4'd03:                begin
                  temp_real_sign_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_real_sign_in1 = 3'd4;
               end
               
               4'd05:                begin
                  temp_real_sign_in1 = 3'd5;
               end
               
               4'd06:                begin
                  temp_real_sign_in1 = 3'd6;
               end
               
               4'd07:                begin
                  temp_real_sign_in1 = 3'd7;
               end
               
               4'd08:                begin
                  temp_real_sign_in1 = s_reg_131[2:0];
               end
               
               4'd09:                begin
                  temp_real_sign_in1 = s_reg_130_slice;
               end
               
               4'd10:                begin
                  temp_real_sign_in1 = DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0];
               end
               
               4'd11:                begin
                  temp_real_sign_in1 = DFT_compute_entirecomputation_alt5_4_27_out1[2:0];
               end
               
               4'd12:                begin
                  case (DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3]) 

                     5'd00:                      begin
                        temp_real_sign_in1 = DFT_compute_entirecomputation_alt5_4_27_out1[2:0];
                     end
                     
                     default:                      begin
                        temp_real_sign_in1 = 3'd0;
                     end
                     
                  endcase

               end
               
               default:                begin
                  temp_real_sign_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_1bx6i1c
         always @(o_dft_real_data_sign or i_real_data_sign or temp_real_sign_out1 or DFT_compute_entirecomputation_alt9_4_50_out1[32] or DFT_compute_entirecomputation_alt6_4_53_out1[31] or gs_ctrl1)
          begin :drive_temp_real_sign_DIN
            case (gs_ctrl1) 

               3'd1:                begin
                  temp_real_sign_DIN = i_real_data_sign;
               end
               
               3'd2:                begin
                  temp_real_sign_DIN = temp_real_sign_out1;
               end
               
               3'd3:                begin
                  temp_real_sign_DIN = o_dft_real_data_sign;
               end
               
               3'd4:                begin
                  temp_real_sign_DIN = DFT_compute_entirecomputation_alt9_4_50_out1[32];
               end
               
               3'd5:                begin
                  temp_real_sign_DIN = DFT_compute_entirecomputation_alt6_4_53_out1[31];
               end
               
               default:                begin
                  temp_real_sign_DIN = 1'b0;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_147 or DFT_compute_LessThan_3Ux4U_1U_4_12_out1 or DFT_compute_Add_3Ux1U_4U_4_13_out1[3] or DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] or DFT_compute_LessThan_8Ux8U_1U_4_61_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1 or gs_ctrl10)
          begin :drive_temp_real_sign_CE
            if (stall0) begin
               temp_real_sign_CE = 1'b0;
            end
            else begin
               case (gs_ctrl10) 

                  4'd01:                   begin
                     temp_real_sign_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_real_sign_CE = 1'b1;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_147) begin
                        temp_real_sign_CE = 1'b1;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_147) begin
                        temp_real_sign_CE = s_reg_147;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_13_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_real_sign_CE = 1'b1;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_real_sign_CE = 1'b0;
                     end
                     else begin
                        temp_real_sign_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_real_sign_CE = 1'b1;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd08:                   begin
                     case (DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3]) 

                        5'd00:                         begin
                           temp_real_sign_CE = 1'b1;
                        end
                        
                        default:                         begin
                           if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                              temp_real_sign_CE = 1'b1;
                           end
                           else begin
                              temp_real_sign_CE = 1'b0;
                           end
                        end
                        
                     endcase

                  end
                  
                  default:                   begin
                     temp_real_sign_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_147 or gs_ctrl11)
          begin :drive_temp_real_sign_RW
            if (stall0) begin
               temp_real_sign_RW = 1'b0;
            end
            else begin
               case (gs_ctrl11) 

                  2'd1:                   begin
                     temp_real_sign_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_147) begin
                        temp_real_sign_RW = 1'b1;
                     end
                     else begin
                        temp_real_sign_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_sign_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx11i8c
         always @(s_reg_131[2:0] or DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0] or gs_ctrl12 or s_reg_130_slice)
          begin :drive_temp_imag_man_in1
            case (gs_ctrl12) 

               4'd01:                begin
                  temp_imag_man_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_imag_man_in1 = 3'd4;
               end
               
               4'd03:                begin
                  temp_imag_man_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_imag_man_in1 = s_reg_131[2:0];
               end
               
               4'd05:                begin
                  temp_imag_man_in1 = s_reg_130_slice;
               end
               
               4'd06:                begin
                  temp_imag_man_in1 = DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0];
               end
               
               4'd07:                begin
                  temp_imag_man_in1 = 3'd2;
               end
               
               4'd08:                begin
                  temp_imag_man_in1 = 3'd5;
               end
               
               4'd09:                begin
                  temp_imag_man_in1 = 3'd6;
               end
               
               4'd10:                begin
                  temp_imag_man_in1 = 3'd7;
               end
               
               default:                begin
                  temp_imag_man_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_23bx4i1c
         always @(o_dft_imag_data_man or temp_imag_man_out1 or DFT_compute_entirecomputation_alt6_4_53_out1[22:0] or gs_ctrl13)
          begin :drive_temp_imag_man_DIN
            case (gs_ctrl13) 

               2'd1:                begin
                  temp_imag_man_DIN = temp_imag_man_out1;
               end
               
               2'd2:                begin
                  temp_imag_man_DIN = o_dft_imag_data_man;
               end
               
               2'd3:                begin
                  temp_imag_man_DIN = DFT_compute_entirecomputation_alt6_4_53_out1[22:0];
               end
               
               default:                begin
                  temp_imag_man_DIN = 23'd0000000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_147 or DFT_compute_LessThan_3Ux4U_1U_4_12_out1 or DFT_compute_Add_3Ux1U_4U_4_13_out1[3] or DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] or DFT_compute_LessThan_8Ux8U_1U_4_61_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1 or gs_ctrl14)
          begin :drive_temp_imag_man_CE
            if (stall0) begin
               temp_imag_man_CE = 1'b0;
            end
            else begin
               case (gs_ctrl14) 

                  4'd01:                   begin
                     temp_imag_man_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_imag_man_CE = 1'b1;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_147) begin
                        temp_imag_man_CE = 1'b1;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_147) begin
                        temp_imag_man_CE = s_reg_147;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_13_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_imag_man_CE = 1'b1;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_imag_man_CE = 1'b0;
                     end
                     else begin
                        temp_imag_man_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_imag_man_CE = 1'b1;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  4'd08:                   begin
                     if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1)) begin
                        temp_imag_man_CE = 1'b1;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_man_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_147 or gs_ctrl15)
          begin :drive_temp_imag_man_RW
            if (stall0) begin
               temp_imag_man_RW = 1'b0;
            end
            else begin
               case (gs_ctrl15) 

                  2'd1:                   begin
                     temp_imag_man_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_147) begin
                        temp_imag_man_RW = 1'b1;
                     end
                     else begin
                        temp_imag_man_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_man_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx11i8c
         always @(s_reg_131[2:0] or DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0] or gs_ctrl12 or s_reg_130_slice)
          begin :drive_temp_imag_exp_in1
            case (gs_ctrl12) 

               4'd01:                begin
                  temp_imag_exp_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_imag_exp_in1 = 3'd4;
               end
               
               4'd03:                begin
                  temp_imag_exp_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_imag_exp_in1 = s_reg_131[2:0];
               end
               
               4'd05:                begin
                  temp_imag_exp_in1 = s_reg_130_slice;
               end
               
               4'd06:                begin
                  temp_imag_exp_in1 = DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0];
               end
               
               4'd07:                begin
                  temp_imag_exp_in1 = 3'd2;
               end
               
               4'd08:                begin
                  temp_imag_exp_in1 = 3'd5;
               end
               
               4'd09:                begin
                  temp_imag_exp_in1 = 3'd6;
               end
               
               4'd10:                begin
                  temp_imag_exp_in1 = 3'd7;
               end
               
               default:                begin
                  temp_imag_exp_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_8bx4i1c
         always @(o_dft_imag_data_exp or temp_imag_exp_out1 or DFT_compute_entirecomputation_alt6_4_53_out1[30:23] or gs_ctrl13)
          begin :drive_temp_imag_exp_DIN
            case (gs_ctrl13) 

               2'd1:                begin
                  temp_imag_exp_DIN = temp_imag_exp_out1;
               end
               
               2'd2:                begin
                  temp_imag_exp_DIN = o_dft_imag_data_exp;
               end
               
               2'd3:                begin
                  temp_imag_exp_DIN = DFT_compute_entirecomputation_alt6_4_53_out1[30:23];
               end
               
               default:                begin
                  temp_imag_exp_DIN = 8'd000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_147 or DFT_compute_LessThan_3Ux4U_1U_4_12_out1 or DFT_compute_Add_3Ux1U_4U_4_13_out1[3] or DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] or DFT_compute_LessThan_8Ux8U_1U_4_61_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1 or gs_ctrl14)
          begin :drive_temp_imag_exp_CE
            if (stall0) begin
               temp_imag_exp_CE = 1'b0;
            end
            else begin
               case (gs_ctrl14) 

                  4'd01:                   begin
                     temp_imag_exp_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_imag_exp_CE = 1'b1;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_147) begin
                        temp_imag_exp_CE = 1'b1;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_147) begin
                        temp_imag_exp_CE = s_reg_147;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_13_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_imag_exp_CE = 1'b1;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_imag_exp_CE = 1'b0;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_imag_exp_CE = 1'b1;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd08:                   begin
                     if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1)) begin
                        temp_imag_exp_CE = 1'b1;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_exp_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_147 or gs_ctrl15)
          begin :drive_temp_imag_exp_RW
            if (stall0) begin
               temp_imag_exp_RW = 1'b0;
            end
            else begin
               case (gs_ctrl15) 

                  2'd1:                   begin
                     temp_imag_exp_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_147) begin
                        temp_imag_exp_RW = 1'b1;
                     end
                     else begin
                        temp_imag_exp_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_exp_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx11i8c
         always @(s_reg_131[2:0] or DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0] or gs_ctrl20 or s_reg_130_slice)
          begin :drive_temp_imag_sign_in1
            case (gs_ctrl20) 

               4'd01:                begin
                  temp_imag_sign_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_imag_sign_in1 = 3'd4;
               end
               
               4'd03:                begin
                  temp_imag_sign_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_imag_sign_in1 = s_reg_131[2:0];
               end
               
               4'd05:                begin
                  temp_imag_sign_in1 = s_reg_130_slice;
               end
               
               4'd06:                begin
                  temp_imag_sign_in1 = DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0];
               end
               
               4'd07:                begin
                  temp_imag_sign_in1 = 3'd2;
               end
               
               4'd08:                begin
                  temp_imag_sign_in1 = 3'd5;
               end
               
               4'd09:                begin
                  temp_imag_sign_in1 = 3'd6;
               end
               
               4'd10:                begin
                  temp_imag_sign_in1 = 3'd7;
               end
               
               default:                begin
                  temp_imag_sign_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_1bx4i1c
         always @(o_dft_imag_data_sign or temp_imag_sign_out1 or DFT_compute_entirecomputation_alt6_4_53_out1[31] or gs_ctrl21)
          begin :drive_temp_imag_sign_DIN
            case (gs_ctrl21) 

               2'd1:                begin
                  temp_imag_sign_DIN = temp_imag_sign_out1;
               end
               
               2'd2:                begin
                  temp_imag_sign_DIN = o_dft_imag_data_sign;
               end
               
               2'd3:                begin
                  temp_imag_sign_DIN = DFT_compute_entirecomputation_alt6_4_53_out1[31];
               end
               
               default:                begin
                  temp_imag_sign_DIN = 1'b0;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_147 or DFT_compute_LessThan_3Ux4U_1U_4_12_out1 or DFT_compute_Add_3Ux1U_4U_4_13_out1[3] or DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] or DFT_compute_LessThan_8Ux8U_1U_4_61_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1 or gs_ctrl22)
          begin :drive_temp_imag_sign_CE
            if (stall0) begin
               temp_imag_sign_CE = 1'b0;
            end
            else begin
               case (gs_ctrl22) 

                  4'd01:                   begin
                     temp_imag_sign_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_imag_sign_CE = 1'b1;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_147) begin
                        temp_imag_sign_CE = 1'b1;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_147) begin
                        temp_imag_sign_CE = s_reg_147;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_13_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_12_out1) begin
                        temp_imag_sign_CE = 1'b1;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_imag_sign_CE = 1'b0;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        temp_imag_sign_CE = 1'b1;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd08:                   begin
                     if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1)) begin
                        temp_imag_sign_CE = 1'b1;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_sign_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_147 or gs_ctrl23)
          begin :drive_temp_imag_sign_RW
            if (stall0) begin
               temp_imag_sign_RW = 1'b0;
            end
            else begin
               case (gs_ctrl23) 

                  2'd1:                   begin
                     temp_imag_sign_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_147) begin
                        temp_imag_sign_RW = 1'b1;
                     end
                     else begin
                        temp_imag_sign_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_sign_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx2i1c
         always @(DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0] or gs_ctrl24)
          begin :drive_DFT_compute_LessThan_3Ux4U_1U_4_12_in2
            if (gs_ctrl24) begin
               DFT_compute_LessThan_3Ux4U_1U_4_12_in2 = DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0];
            end
            else begin
               DFT_compute_LessThan_3Ux4U_1U_4_12_in2 = 3'd3;
            end
         end

         // resource: mux_3bx2i1c
         always @(DFT_compute_Add_3Ux1U_4U_4_13_out1[2:0] or gs_ctrl24)
          begin :drive_DFT_compute_LessThan_3Ux4U_1U_4_12_in1_slice
            if (gs_ctrl24) begin
               DFT_compute_LessThan_3Ux4U_1U_4_12_in1_slice = {{DFT_compute_Add_3Ux1U_4U_4_13_out1[0], DFT_compute_Add_3Ux1U_4U_4_13_out1[1]}, DFT_compute_Add_3Ux1U_4U_4_13_out1[2]};
            end
            else begin
               DFT_compute_LessThan_3Ux4U_1U_4_12_in1_slice = 3'd6;
            end
         end

         // resource: DFT_compute_LessThan_3Ux4U_1U_4  instance: DFT_compute_LessThan_3Ux4U_1U_4_12
         assign DFT_compute_LessThan_3Ux4U_1U_4_12_out1 = {1'b0, DFT_compute_LessThan_3Ux4U_1U_4_12_in2} < {1'b0, DFT_compute_LessThan_3Ux4U_1U_4_12_in1_slice};

         // resource: DFT_compute_Add_3Ux1U_4U_4  instance: DFT_compute_Add_3Ux1U_4U_4_13
         assign DFT_compute_Add_3Ux1U_4U_4_13_out1 = {1'b0, s_reg_130_slice} + 4'd01;

         // resource: mux_2bx2i1c
         always @(s_reg_132[1:0] or gs_ctrl26)
          begin :drive_DFT_compute_entirecomputation_4_14_in1
            if (gs_ctrl26) begin
               DFT_compute_entirecomputation_4_14_in1 = s_reg_132[1:0];
            end
            else begin
               DFT_compute_entirecomputation_4_14_in1 = 2'd1;
            end
         end

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         assign DFT_compute_entirecomputation_4_14_out1 = {DFT_compute_entirecomputation_4_14_fDFTpts, {DFT_compute_entirecomputation_4_14_fnumBF, {1'b0, {DFT_compute_entirecomputation_4_14_fcf_i4_exp, DFT_compute_entirecomputation_4_14_fcf_i4_man}}}};

         // resource: DFT_compute_Add_2Ux1U_3U_4  instance: DFT_compute_Add_2Ux1U_3U_4_15
         assign DFT_compute_Add_2Ux1U_3U_4_15_out1 = {1'b0, s_reg_132[1:0]} + 3'd1;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_sign
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_sign = 1'b1;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_exp
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_exp = 8'd129;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_man
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_a_man = 23'd4788187;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_sign
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_sign = DFT_compute_entirecomputation_4_14_out1[31];

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_exp
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_exp = DFT_compute_entirecomputation_4_14_out1[30:23];

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_man
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_b_man = DFT_compute_entirecomputation_4_14_out1[22:0];

         // resource: mux_1bx2i2c
         always @(DFT_compute_Add_3Ux1U_4U_4_13_out1[3] or DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] or DFT_compute_LessThan_8Ux8U_1U_4_61_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1 or gs_ctrl27)
          begin :drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept
            case (gs_ctrl27) 

               3'd1:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_13_out1[3]) begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept = 1'b1;
                  end
                  else begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept = 1'b0;
                  end
               end
               
               3'd2:                begin
                  if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept = 1'b1;
                  end
                  else begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept = 1'b0;
                  end
               end
               
               3'd3:                begin
                  if (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept = 1'b1;
                  end
                  else begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept = 1'b0;
                  end
               end
               
               3'd4:                begin
                  if (5'd00 != DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_61_out1 && DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1)) begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept = 1'b1;
                  end
                  else begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept = 1'b0;
                  end
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_accept = 1'b0;
               end
               
            endcase

         end

         // resource: DFT_compute_entirecomputation_alt1_4  instance: DFT_compute_entirecomputation_alt1_4_18
         assign DFT_compute_entirecomputation_alt1_4_18_out1 = {DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_x[31], {DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_x[30:23], {DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_16_x[22:0], 4'd00}}};

         // resource: mux_1bx6i0c
         always @(o_dft_imag_data_sign or o_dft_real_data_sign or temp_imag_sign_out1 or temp_real_sign_out1 or DFT_compute_entirecomputation_alt1_4_18_out1[3] or DFT_compute_entirecomputation_alt4_4_25_out1[39] or gs_ctrl28)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_sign
            case (gs_ctrl28) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_sign = DFT_compute_entirecomputation_alt4_4_25_out1[39];
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_sign = o_dft_real_data_sign;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_sign = temp_real_sign_out1;
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_sign = temp_imag_sign_out1;
               end
               
               3'd5:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_sign = o_dft_imag_data_sign;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_sign = DFT_compute_entirecomputation_alt1_4_18_out1[3];
               end
               
            endcase

         end

         // resource: mux_8bx6i0c
         always @(o_dft_imag_data_exp or o_dft_real_data_exp or temp_imag_exp_out1 or temp_real_exp_out1 or DFT_compute_entirecomputation_alt1_4_18_out1[2] or DFT_compute_entirecomputation_alt4_4_25_out1[38:31] or gs_ctrl28)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_exp
            case (gs_ctrl28) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_exp = DFT_compute_entirecomputation_alt4_4_25_out1[38:31];
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_exp = o_dft_real_data_exp;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_exp = temp_real_exp_out1;
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_exp = temp_imag_exp_out1;
               end
               
               3'd5:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_exp = o_dft_imag_data_exp;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_exp = {7'b0000000, DFT_compute_entirecomputation_alt1_4_18_out1[2]};
               end
               
            endcase

         end

         // resource: mux_23bx6i0c
         always @(o_dft_imag_data_man or s_reg_138 or temp_imag_man_out1 or temp_real_man_out1 or DFT_compute_entirecomputation_alt1_4_18_out1[1] or DFT_compute_entirecomputation_alt4_4_25_out1[30:8] or gs_ctrl28)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_man
            case (gs_ctrl28) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_man = DFT_compute_entirecomputation_alt4_4_25_out1[30:8];
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_man = o_dft_imag_data_man;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_man = temp_real_man_out1;
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_man = temp_imag_man_out1;
               end
               
               3'd5:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_man = s_reg_138;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_a_man = {22'b0000000000000000000000, DFT_compute_entirecomputation_alt1_4_18_out1[1]};
               end
               
            endcase

         end

         // resource: mux_1bx5i0c
         always @(s_reg_135 or s_reg_146 or s_reg_147 or s_reg_148 or DFT_compute_entirecomputation_alt1_4_18_out1[35] or gs_ctrl31)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_sign
            case (gs_ctrl31) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_sign = s_reg_135;
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_sign = s_reg_146;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_sign = s_reg_147;
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_sign = s_reg_148;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_sign = DFT_compute_entirecomputation_alt1_4_18_out1[35];
               end
               
            endcase

         end

         // resource: mux_8bx4i0c
         always @(s_reg_136 or s_reg_145 or s_reg_149 or DFT_compute_entirecomputation_alt1_4_18_out1[34:27] or gs_ctrl32)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_exp
            case (gs_ctrl32) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_exp = s_reg_136;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_exp = s_reg_145;
               end
               
               2'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_exp = s_reg_149;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_exp = DFT_compute_entirecomputation_alt1_4_18_out1[34:27];
               end
               
            endcase

         end

         // resource: mux_23bx4i0c
         always @(o_dft_real_data_man or s_reg_137 or s_reg_144[22:0] or DFT_compute_entirecomputation_alt1_4_18_out1[26:4] or gs_ctrl32)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_man
            case (gs_ctrl32) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_man = s_reg_137;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_man = o_dft_real_data_man;
               end
               
               2'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_man = s_reg_144[22:0];
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_0_19_b_man = DFT_compute_entirecomputation_alt1_4_18_out1[26:4];
               end
               
            endcase

         end

         // resource: mux_1bx3i0c
         always @(o_dft_imag_data_sign or DFT_compute_entirecomputation_alt1_4_18_out1[3] or DFT_compute_entirecomputation_alt4_4_25_out1[39] or gs_ctrl34)
          begin :drive_DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_sign
            case (gs_ctrl34) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_sign = DFT_compute_entirecomputation_alt4_4_25_out1[39];
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_sign = o_dft_imag_data_sign;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_sign = DFT_compute_entirecomputation_alt1_4_18_out1[3];
               end
               
            endcase

         end

         // resource: mux_8bx3i0c
         always @(o_dft_imag_data_exp or DFT_compute_entirecomputation_alt1_4_18_out1[2] or DFT_compute_entirecomputation_alt4_4_25_out1[38:31] or gs_ctrl34)
          begin :drive_DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_exp
            case (gs_ctrl34) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_exp = DFT_compute_entirecomputation_alt4_4_25_out1[38:31];
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_exp = o_dft_imag_data_exp;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_exp = {7'b0000000, DFT_compute_entirecomputation_alt1_4_18_out1[2]};
               end
               
            endcase

         end

         // resource: mux_23bx3i0c
         always @(s_reg_138 or DFT_compute_entirecomputation_alt1_4_18_out1[1] or DFT_compute_entirecomputation_alt4_4_25_out1[30:8] or gs_ctrl34)
          begin :drive_DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_man
            case (gs_ctrl34) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_man = DFT_compute_entirecomputation_alt4_4_25_out1[30:8];
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_man = s_reg_138;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_cos_E8_M23_0_20_a_man = {22'b0000000000000000000000, DFT_compute_entirecomputation_alt1_4_18_out1[1]};
               end
               
            endcase

         end

         // resource: mux_8bx2i0c
         always @(s_reg_141 or DFT_compute_entirecomputation_alt1_4_18_out1[0] or gs_ctrl37)
          begin :drive_DFT_compute_Add_8Ux1U_8U_4_22_in2
            if (gs_ctrl37) begin
               DFT_compute_Add_8Ux1U_8U_4_22_in2 = s_reg_141;
            end
            else begin
               DFT_compute_Add_8Ux1U_8U_4_22_in2 = {7'b0000000, DFT_compute_entirecomputation_alt1_4_18_out1[0]};
            end
         end

         // resource: DFT_compute_Add_8Ux1U_8U_4  instance: DFT_compute_Add_8Ux1U_8U_4_22
         assign DFT_compute_Add_8Ux1U_8U_4_22_out1 = DFT_compute_Add_8Ux1U_8U_4_22_in2 + 8'd001;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_25
         assign DFT_compute_entirecomputation_alt4_4_25_out1 = {s_reg_139[31], {s_reg_139[30:23], {s_reg_139[22:0], o_dft_real_data_exp}}};

         // resource: mux_8bx2i0c
         always @(DFT_compute_entirecomputation_alt4_4_25_out1[7:0] or DFT_compute_Add_8Ux8U_8U_4_60_out1 or gs_ctrl38)
          begin :drive_DFT_compute_entirecomputation_alt5_4_27_in1
            if (gs_ctrl38) begin
               /* state116 */
               DFT_compute_entirecomputation_alt5_4_27_in1 = DFT_compute_Add_8Ux8U_8U_4_60_out1;
            end
            else begin
               /* state117 */
               DFT_compute_entirecomputation_alt5_4_27_in1 = DFT_compute_entirecomputation_alt4_4_25_out1[7:0];
            end
         end

         // resource: DFT_compute_entirecomputation_alt5_4  instance: DFT_compute_entirecomputation_alt5_4_27
         assign DFT_compute_entirecomputation_alt5_4_27_out1 = DFT_compute_entirecomputation_alt5_4_27_in1 + s_reg_133;

         // resource: mux_32bx2i0c
         always @(s_reg_139 or s_reg_140 or gs_ctrl39)
          begin :drive_DFT_compute_entirecomputation_alt3_4_28_in1
            if (gs_ctrl39) begin
               DFT_compute_entirecomputation_alt3_4_28_in1 = s_reg_139;
            end
            else begin
               DFT_compute_entirecomputation_alt3_4_28_in1 = s_reg_140;
            end
         end

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_28
         assign DFT_compute_entirecomputation_alt3_4_28_out1 = DFT_compute_entirecomputation_alt3_4_28_in1;

         // resource: mux_1bx2i0c
         always @(temp_imag_sign_out1 or temp_real_sign_out1 or gs_ctrl40)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_sign
            if (gs_ctrl40) begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_sign = temp_imag_sign_out1;
            end
            else begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_sign = temp_real_sign_out1;
            end
         end

         // resource: mux_8bx2i0c
         always @(temp_imag_exp_out1 or temp_real_exp_out1 or gs_ctrl40)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_exp
            if (gs_ctrl40) begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_exp = temp_imag_exp_out1;
            end
            else begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_exp = temp_real_exp_out1;
            end
         end

         // resource: mux_23bx2i0c
         always @(temp_imag_man_out1 or temp_real_man_out1 or gs_ctrl40)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_man
            if (gs_ctrl40) begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_man = temp_imag_man_out1;
            end
            else begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_29_a_man = temp_real_man_out1;
            end
         end

         // resource: mux_1bx3i0c
         always @(o_dft_real_data_sign or s_reg_146 or DFT_compute_entirecomputation_alt3_4_28_out1[31] or gs_ctrl43)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_sign
            case (gs_ctrl43) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_sign = o_dft_real_data_sign;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_sign = s_reg_146;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_sign = DFT_compute_entirecomputation_alt3_4_28_out1[31];
               end
               
            endcase

         end

         // resource: mux_8bx3i0c
         always @(o_dft_real_data_exp or s_reg_145 or DFT_compute_entirecomputation_alt3_4_28_out1[30:23] or gs_ctrl43)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_exp
            case (gs_ctrl43) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_exp = o_dft_real_data_exp;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_exp = s_reg_145;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_exp = DFT_compute_entirecomputation_alt3_4_28_out1[30:23];
               end
               
            endcase

         end

         // resource: mux_23bx3i0c
         always @(o_dft_imag_data_man or o_dft_real_data_man or DFT_compute_entirecomputation_alt3_4_28_out1[22:0] or gs_ctrl43)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_man
            case (gs_ctrl43) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_man = o_dft_real_data_man;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_man = o_dft_imag_data_man;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_29_b_man = DFT_compute_entirecomputation_alt3_4_28_out1[22:0];
               end
               
            endcase

         end

         // resource: DFT_compute_entirecomputation_alt6_4  instance: DFT_compute_entirecomputation_alt6_4_36
         assign DFT_compute_entirecomputation_alt6_4_36_out1 = s_reg_142;

         // resource: DFT_compute_entirecomputation_alt7_4  instance: DFT_compute_entirecomputation_alt7_4_37
         assign DFT_compute_entirecomputation_alt7_4_37_out1 = {DFT_compute_entirecomputation_alt7_4_37_u_f_821_exp, {DFT_compute_entirecomputation_alt7_4_37_u_f_821_man, DFT_compute_entirecomputation_alt7_4_37_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt6_4  instance: DFT_compute_entirecomputation_alt6_4_41
         assign DFT_compute_entirecomputation_alt6_4_41_out1 = s_reg_144;

         // resource: DFT_compute_entirecomputation_alt8_4  instance: DFT_compute_entirecomputation_alt8_4_42
         assign DFT_compute_entirecomputation_alt8_4_42_out1 = {s_reg_142[30:23], {s_reg_142[22:0], s_reg_142[31]}};

         // resource: DFT_compute_entirecomputation_alt6_4  instance: DFT_compute_entirecomputation_alt6_4_45
         assign DFT_compute_entirecomputation_alt6_4_45_out1 = s_reg_142;

         // instance: drive_DFT_compute_entirecomputation_alt9_4_47_in1
         assign DFT_compute_entirecomputation_alt9_4_47_in1 = DFT_compute_entirecomputation_alt6_4_45_out1[31];

         // resource: DFT_compute_entirecomputation_alt9_4  instance: DFT_compute_entirecomputation_alt9_4_47
         assign DFT_compute_entirecomputation_alt9_4_47_out1 = {DFT_compute_entirecomputation_alt9_4_47_ftemp_I_sign, {DFT_compute_entirecomputation_alt9_4_47_ftemp_I_exp, {DFT_compute_entirecomputation_alt9_4_47_ftemp_I_man, DFT_compute_entirecomputation_alt9_4_47_focbsign_i0_i0}}};

         // resource: DFT_compute_entirecomputation_alt9_4  instance: DFT_compute_entirecomputation_alt9_4_50
         assign DFT_compute_entirecomputation_alt9_4_50_out1 = {DFT_compute_entirecomputation_alt9_4_50_ftemp_I_sign, {DFT_compute_entirecomputation_alt9_4_50_ftemp_I_exp, {DFT_compute_entirecomputation_alt9_4_50_ftemp_I_man, DFT_compute_entirecomputation_alt9_4_50_focbsign_i0_i0}}};

         // resource: DFT_compute_entirecomputation_alt6_4  instance: DFT_compute_entirecomputation_alt6_4_53
         assign DFT_compute_entirecomputation_alt6_4_53_out1 = DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x;

         // resource: DFT_compute_Add_8Ux8U_8U_4  instance: DFT_compute_Add_8Ux8U_8U_4_60
         assign DFT_compute_Add_8Ux8U_8U_4_60_out1 = s_reg_131 + s_reg_134;

         // resource: DFT_compute_LessThan_8Ux8U_1U_4  instance: DFT_compute_LessThan_8Ux8U_1U_4_61
         assign DFT_compute_LessThan_8Ux8U_1U_4_61_out1 = s_reg_141 < s_reg_133;

         // resource: DFT_compute_LessThanEQ_4Sx3S_1U_4  instance: DFT_compute_LessThanEQ_4Sx3S_1U_4_62
         assign DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1 = {1'b0, s_reg_132} <= 4'd03;

         // resource: DFT_compute_entirecomputation_alt9_4  instance: DFT_compute_entirecomputation_alt9_4_50
         assign DFT_compute_entirecomputation_alt9_4_50_focbsign_i0_i0 = !s_reg_148;

         // resource: DFT_compute_entirecomputation_alt9_4  instance: DFT_compute_entirecomputation_alt9_4_50
         assign DFT_compute_entirecomputation_alt9_4_50_ftemp_I_man = DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x[22:0];

         // resource: DFT_compute_entirecomputation_alt9_4  instance: DFT_compute_entirecomputation_alt9_4_50
         assign DFT_compute_entirecomputation_alt9_4_50_ftemp_I_exp = DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x[30:23];

         // resource: DFT_compute_entirecomputation_alt9_4  instance: DFT_compute_entirecomputation_alt9_4_50
         assign DFT_compute_entirecomputation_alt9_4_50_ftemp_I_sign = DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x[31];

         // resource: DFT_compute_entirecomputation_alt9_4  instance: DFT_compute_entirecomputation_alt9_4_47
         assign DFT_compute_entirecomputation_alt9_4_47_focbsign_i0_i0 = ~DFT_compute_entirecomputation_alt9_4_47_in1;

         // resource: DFT_compute_entirecomputation_alt9_4  instance: DFT_compute_entirecomputation_alt9_4_47
         assign DFT_compute_entirecomputation_alt9_4_47_ftemp_I_man = DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x[22:0];

         // resource: DFT_compute_entirecomputation_alt9_4  instance: DFT_compute_entirecomputation_alt9_4_47
         assign DFT_compute_entirecomputation_alt9_4_47_ftemp_I_exp = DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x[30:23];

         // resource: DFT_compute_entirecomputation_alt9_4  instance: DFT_compute_entirecomputation_alt9_4_47
         assign DFT_compute_entirecomputation_alt9_4_47_ftemp_I_sign = DFT_compute_cynw_cm_float_add2_E8_M23_0_19_x[31];

         // resource: DFT_compute_entirecomputation_alt7_4  instance: DFT_compute_entirecomputation_alt7_4_37
         assign DFT_compute_entirecomputation_alt7_4_37_focbsign_i0 = !s_reg_143[31];

         // resource: DFT_compute_entirecomputation_alt7_4  instance: DFT_compute_entirecomputation_alt7_4_37
         assign DFT_compute_entirecomputation_alt7_4_37_u_f_821_man = s_reg_143[22:0];

         // resource: DFT_compute_entirecomputation_alt7_4  instance: DFT_compute_entirecomputation_alt7_4_37
         assign DFT_compute_entirecomputation_alt7_4_37_u_f_821_exp = s_reg_143[30:23];

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         always @(DFT_compute_entirecomputation_4_14_fDFTpts or DFT_compute_entirecomputation_4_14_amtmp068 or DFT_compute_entirecomputation_4_14_fcirzMan_i2)
          begin :DFT_compute_entirecomputation_4_14_p14
            if ((|DFT_compute_entirecomputation_4_14_fDFTpts)) begin
               DFT_compute_entirecomputation_4_14_fcf_i4_man = DFT_compute_entirecomputation_4_14_fcirzMan_i2 + {22'b0000000000000000000000, DFT_compute_entirecomputation_4_14_amtmp068};
            end
            else begin
               DFT_compute_entirecomputation_4_14_fcf_i4_man = 23'd0000000;
            end
         end

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         always @(DFT_compute_entirecomputation_4_14_fDFTpts or DFT_compute_entirecomputation_4_14_amtmp068 or DFT_compute_entirecomputation_4_14_fcirzMan_i2 or DFT_compute_entirecomputation_4_14_fciu_i2_slice)
          begin :DFT_compute_entirecomputation_4_14_p13
            if ((|DFT_compute_entirecomputation_4_14_fDFTpts)) begin
               DFT_compute_entirecomputation_4_14_fcf_i4_exp = {{{ 2 {DFT_compute_entirecomputation_4_14_fciu_i2_slice[4]}}, DFT_compute_entirecomputation_4_14_fciu_i2_slice[4]}, DFT_compute_entirecomputation_4_14_fciu_i2_slice} + 8'd127 + {7'b0000000, DFT_compute_entirecomputation_4_14_amtmp068 & (&DFT_compute_entirecomputation_4_14_fcirzMan_i2)};
            end
            else begin
               DFT_compute_entirecomputation_4_14_fcf_i4_exp = 8'd000;
            end
         end

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         assign DFT_compute_entirecomputation_4_14_fnumBF = {7'b0000000, 1'b0 & DFT_compute_entirecomputation_4_14_fDFTpts[0]} + {1'b0, DFT_compute_entirecomputation_4_14_fDFTpts[7:1]};

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         assign DFT_compute_entirecomputation_4_14_fDFTpts = 8'd001 << DFT_compute_entirecomputation_4_14_in1;

         assign t_2 = {DFT_compute_entirecomputation_4_14_fcil_i2[5], DFT_compute_entirecomputation_4_14_fcil_i2} - 7'd002;

         assign t_3 = {DFT_compute_entirecomputation_4_14_fcil_i2[5], DFT_compute_entirecomputation_4_14_fcil_i2} - 7'd001;

         assign t_4 = {24'b000000000000000000000000, DFT_compute_entirecomputation_4_14_fDFTpts} >> {(|t_3[6]), DFT_compute_entirecomputation_4_14_fcil_i2 - 6'd01};

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         assign DFT_compute_entirecomputation_4_14_amtmp068 = DFT_compute_entirecomputation_4_14_amtmp067 & t_4[0] & (DFT_compute_entirecomputation_4_14_amtmp067 & ((DFT_compute_entirecomputation_4_14_fcil_i2[5] ^ DFT_compute_entirecomputation_4_14_fcil_i2 > 6'd01) & (|({24'b000000000000000000000000, DFT_compute_entirecomputation_4_14_fDFTpts} & ~(32'd4294967294 << {(|t_2[6]), DFT_compute_entirecomputation_4_14_fcil_i2 - 6'd02})))) | DFT_compute_entirecomputation_4_14_fcirzMan_i2[0]);

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         assign DFT_compute_entirecomputation_4_14_fcirzMan_i2 = u_4119;

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         assign DFT_compute_entirecomputation_4_14_fciu_i2_slice = u_4120;

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         always @(DFT_compute_entirecomputation_4_14_fciu_i2_slice)
          begin :DFT_compute_entirecomputation_4_14_p7
            if (DFT_compute_entirecomputation_4_14_fciu_i2_slice[4] ^ {DFT_compute_entirecomputation_4_14_fciu_i2_slice[4], DFT_compute_entirecomputation_4_14_fciu_i2_slice} > 6'd23) begin
               DFT_compute_entirecomputation_4_14_fcil_i2 = {DFT_compute_entirecomputation_4_14_fciu_i2_slice[4], DFT_compute_entirecomputation_4_14_fciu_i2_slice} - 6'd23;
            end
            else begin
               DFT_compute_entirecomputation_4_14_fcil_i2 = 6'd00;
            end
         end

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         assign DFT_compute_entirecomputation_4_14_amtmp067 = DFT_compute_entirecomputation_4_14_fciu_i2_slice[4] ^ {DFT_compute_entirecomputation_4_14_fciu_i2_slice[4], DFT_compute_entirecomputation_4_14_fciu_i2_slice} > 6'd23;

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         assign DFT_compute_entirecomputation_4_14_fcizManp1_i2 = ({24'b000000000000000000000000, DFT_compute_entirecomputation_4_14_fDFTpts} & ~(32'd4294967294 << {(|DFT_compute_entirecomputation_4_14_fciu_i2_slice[4]), DFT_compute_entirecomputation_4_14_fciu_i2_slice})) >> DFT_compute_entirecomputation_4_14_fcil_i2;

         assign t_5 = 6'd23 - {DFT_compute_entirecomputation_4_14_fciu_i2_slice[4], DFT_compute_entirecomputation_4_14_fciu_i2_slice};

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         always @(DFT_compute_entirecomputation_4_14_amtmp067 or DFT_compute_entirecomputation_4_14_fcizManp1_i2[22:0] or DFT_compute_entirecomputation_4_14_fciu_i2_slice or t_5[5])
          begin :mux_4119
            if (DFT_compute_entirecomputation_4_14_amtmp067) begin
               u_4119 = DFT_compute_entirecomputation_4_14_fcizManp1_i2[22:0];
            end
            else begin
               u_4119 = DFT_compute_entirecomputation_4_14_fcizManp1_i2[22:0] << {(|t_5[5]), 5'd23 - DFT_compute_entirecomputation_4_14_fciu_i2_slice};
            end
         end

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         assign u_4120 = {u_4121[3], u_4121};

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         always @(DFT_compute_entirecomputation_4_14_fDFTpts[7:4] or u_4122)
          begin :mux_4121
            if (DFT_compute_entirecomputation_4_14_fDFTpts[7]) begin
               u_4121 = 4'd07;
            end
            else begin
               if (DFT_compute_entirecomputation_4_14_fDFTpts[6]) begin
                  u_4121 = 4'd06;
               end
               else begin
                  if (DFT_compute_entirecomputation_4_14_fDFTpts[5]) begin
                     u_4121 = 4'd05;
                  end
                  else begin
                     if (DFT_compute_entirecomputation_4_14_fDFTpts[4]) begin
                        u_4121 = 4'd04;
                     end
                     else begin
                        u_4121 = {u_4122[2], u_4122};
                     end
                  end
               end
            end
         end

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         always @(DFT_compute_entirecomputation_4_14_fDFTpts[3:2] or u_4123)
          begin :mux_4122
            if (DFT_compute_entirecomputation_4_14_fDFTpts[3]) begin
               u_4122 = 3'd3;
            end
            else begin
               if (DFT_compute_entirecomputation_4_14_fDFTpts[2]) begin
                  u_4122 = 3'd2;
               end
               else begin
                  u_4122 = {u_4123[1], u_4123};
               end
            end
         end

         // resource: DFT_compute_entirecomputation_4  instance: DFT_compute_entirecomputation_4_14
         always @(DFT_compute_entirecomputation_4_14_fDFTpts[1:0])
          begin :mux_4123
            if (DFT_compute_entirecomputation_4_14_fDFTpts[1]) begin
               u_4123 = 2'd1;
            end
            else begin
               u_4123 = { 2 {!DFT_compute_entirecomputation_4_14_fDFTpts[0]}};
            end
         end

         // resource: regr_en_sc_7
         always @(posedge i_clk)
          begin :drive_global_state
            if (i_rst == 1'b0) begin
               global_state <= 7'd000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     global_state <= global_state_next;
                  end
                  
               endcase

            end
         end

         // resource: mux_7bx9i8c
         always @(s_reg_141[7:3] or DFT_compute_Add_3Ux1U_4U_4_13_out1[3] or DFT_compute_entirecomputation_4_14_out1[39:32] or DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3] or DFT_compute_LessThan_8Ux8U_1U_4_61_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1 or global_state)
          begin :drive_global_state_next
            case (global_state) 

               7'd000, 7'd081:                begin
                  global_state_next = 7'd001;
               end
               
               7'd026:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_13_out1[3]) begin
                     case (DFT_compute_entirecomputation_4_14_out1[39:32]) 

                        8'd000:                         begin
                           global_state_next = global_state + 7'd001;
                        end
                        
                        default:                         begin
                           global_state_next = 7'd036;
                        end
                        
                     endcase

                  end
                  else begin
                     global_state_next = 7'd023;
                  end
               end
               
               7'd035:                begin
                  if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                     case (DFT_compute_entirecomputation_4_14_out1[39:32]) 

                        8'd000:                         begin
                           global_state_next = 7'd027;
                        end
                        
                        default:                         begin
                           global_state_next = global_state + 7'd001;
                        end
                        
                     endcase

                  end
                  else begin
                     global_state_next = 7'd058;
                  end
               end
               
               7'd044:                begin
                  global_state_next = 7'd046;
               end
               
               7'd045:                begin
                  if (DFT_compute_LessThan_8Ux8U_1U_4_61_out1) begin
                     case (s_reg_141[7:3]) 

                        5'd00:                         begin
                           global_state_next = global_state + 7'd001;
                        end
                        
                        default:                         begin
                           global_state_next = 7'd045;
                        end
                        
                     endcase

                  end
                  else begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                        case (DFT_compute_entirecomputation_4_14_out1[39:32]) 

                           8'd000:                            begin
                              global_state_next = 7'd027;
                           end
                           
                           default:                            begin
                              global_state_next = 7'd036;
                           end
                           
                        endcase

                     end
                     else begin
                        global_state_next = 7'd058;
                     end
                  end
               end
               
               7'd057:                begin
                  case (DFT_compute_Add_8Ux8U_8U_4_60_out1[7:3]) 

                     5'd00:                      begin
                        global_state_next = 7'd047;
                     end
                     
                     default:                      begin
                        if (DFT_compute_LessThan_8Ux8U_1U_4_61_out1) begin
                           case (s_reg_141[7:3]) 

                              5'd00:                               begin
                                 global_state_next = 7'd046;
                              end
                              
                              default:                               begin
                                 global_state_next = 7'd045;
                              end
                              
                           endcase

                        end
                        else begin
                           if (DFT_compute_LessThanEQ_4Sx3S_1U_4_62_out1) begin
                              case (DFT_compute_entirecomputation_4_14_out1[39:32]) 

                                 8'd000:                                  begin
                                    global_state_next = 7'd027;
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = 7'd036;
                                 end
                                 
                              endcase

                           end
                           else begin
                              global_state_next = global_state + 7'd001;
                           end
                        end
                     end
                     
                  endcase

               end
               
               default:                begin
                  global_state_next = global_state + 7'd001;
               end
               
            endcase

         end

         // resource: mux_4bx13i13c
         // resource: regr_en_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl0
            if (i_rst == 1'b0) begin
               gs_ctrl0 <= 4'd00;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd005, 7'd018, 7'd020, 7'd060, 7'd061:                         begin
                           gs_ctrl0 <= 4'd01;
                        end
                        
                        7'd007, 7'd063, 7'd064:                         begin
                           gs_ctrl0 <= 4'd02;
                        end
                        
                        7'd009, 7'd022, 7'd066, 7'd067:                         begin
                           gs_ctrl0 <= 4'd03;
                        end
                        
                        7'd011, 7'd019, 7'd021, 7'd069, 7'd070:                         begin
                           gs_ctrl0 <= 4'd04;
                        end
                        
                        7'd013, 7'd072, 7'd073:                         begin
                           gs_ctrl0 <= 4'd05;
                        end
                        
                        7'd015, 7'd075, 7'd076:                         begin
                           gs_ctrl0 <= 4'd06;
                        end
                        
                        7'd017, 7'd078, 7'd079:                         begin
                           gs_ctrl0 <= 4'd07;
                        end
                        
                        7'd023, 7'd025, 7'd051, 7'd054, 7'd055:                         begin
                           gs_ctrl0 <= 4'd08;
                        end
                        
                        7'd024, 7'd049, 7'd053:                         begin
                           gs_ctrl0 <= 4'd09;
                        end
                        
                        7'd026:                         begin
                           gs_ctrl0 <= 4'd10;
                        end
                        
                        7'd046:                         begin
                           gs_ctrl0 <= 4'd11;
                        end
                        
                        7'd057:                         begin
                           gs_ctrl0 <= 4'd12;
                        end
                        
                        default:                         begin
                           gs_ctrl0 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i6c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl1
            if (i_rst == 1'b0) begin
               gs_ctrl1 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd003, 7'd005, 7'd007, 7'd009, 7'd011, 7'd013, 7'd015, 7'd017:                         begin
                           gs_ctrl1 <= 3'd1;
                        end
                        
                        7'd020, 7'd024:                         begin
                           gs_ctrl1 <= 3'd2;
                        end
                        
                        7'd021, 7'd025:                         begin
                           gs_ctrl1 <= 3'd3;
                        end
                        
                        7'd053:                         begin
                           gs_ctrl1 <= 3'd4;
                        end
                        
                        7'd055:                         begin
                           gs_ctrl1 <= 3'd5;
                        end
                        
                        default:                         begin
                           gs_ctrl1 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx9i9c
         // resource: regr_en_ss_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl2
            if (i_rst == 1'b0) begin
               gs_ctrl2 <= 4'd01;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd000, 7'd001, 7'd003, 7'd005, 7'd007, 7'd009, 7'd011, 7'd013, 7'd015, 7'd017, 7'd018, 7'd019, 7'd020, 7'd021, 7'd046, 7'd049, 7'd051, 7'd053, 7'd054, 7'd055, 7'd058, 7'd060, 7'd061, 7'd063, 7'd064, 7'd066, 7'd067, 7'd069, 7'd070, 7'd072, 7'd073, 7'd075, 7'd076, 7'd078, 7'd079, 7'd081:                         begin
                           gs_ctrl2 <= 4'd01;
                        end
                        
                        7'd022:                         begin
                           gs_ctrl2 <= 4'd02;
                        end
                        
                        7'd023:                         begin
                           gs_ctrl2 <= 4'd03;
                        end
                        
                        7'd024, 7'd025:                         begin
                           gs_ctrl2 <= 4'd04;
                        end
                        
                        7'd026:                         begin
                           gs_ctrl2 <= 4'd05;
                        end
                        
                        7'd035:                         begin
                           gs_ctrl2 <= 4'd06;
                        end
                        
                        7'd045:                         begin
                           gs_ctrl2 <= 4'd07;
                        end
                        
                        7'd057:                         begin
                           gs_ctrl2 <= 4'd08;
                        end
                        
                        default:                         begin
                           gs_ctrl2 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl3
            if (i_rst == 1'b0) begin
               gs_ctrl3 <= 2'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd000, 7'd001, 7'd003, 7'd005, 7'd007, 7'd009, 7'd011, 7'd013, 7'd015, 7'd017, 7'd020, 7'd021, 7'd053, 7'd055, 7'd058, 7'd061, 7'd064, 7'd067, 7'd070, 7'd073, 7'd076, 7'd079, 7'd081:                         begin
                           gs_ctrl3 <= 2'd1;
                        end
                        
                        7'd024, 7'd025:                         begin
                           gs_ctrl3 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl3 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx9i9c
         // resource: regr_en_ss_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl10
            if (i_rst == 1'b0) begin
               gs_ctrl10 <= 4'd01;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd000, 7'd003, 7'd005, 7'd007, 7'd009, 7'd011, 7'd013, 7'd015, 7'd017, 7'd018, 7'd019, 7'd020, 7'd021, 7'd046, 7'd049, 7'd051, 7'd053, 7'd054, 7'd055, 7'd058, 7'd060, 7'd061, 7'd063, 7'd064, 7'd066, 7'd067, 7'd069, 7'd070, 7'd072, 7'd073, 7'd075, 7'd076, 7'd078, 7'd079, 7'd081:                         begin
                           gs_ctrl10 <= 4'd01;
                        end
                        
                        7'd022:                         begin
                           gs_ctrl10 <= 4'd02;
                        end
                        
                        7'd023:                         begin
                           gs_ctrl10 <= 4'd03;
                        end
                        
                        7'd024, 7'd025:                         begin
                           gs_ctrl10 <= 4'd04;
                        end
                        
                        7'd026:                         begin
                           gs_ctrl10 <= 4'd05;
                        end
                        
                        7'd035:                         begin
                           gs_ctrl10 <= 4'd06;
                        end
                        
                        7'd045:                         begin
                           gs_ctrl10 <= 4'd07;
                        end
                        
                        7'd057:                         begin
                           gs_ctrl10 <= 4'd08;
                        end
                        
                        default:                         begin
                           gs_ctrl10 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl11
            if (i_rst == 1'b0) begin
               gs_ctrl11 <= 2'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd000, 7'd003, 7'd005, 7'd007, 7'd009, 7'd011, 7'd013, 7'd015, 7'd017, 7'd020, 7'd021, 7'd053, 7'd055, 7'd058, 7'd061, 7'd064, 7'd067, 7'd070, 7'd073, 7'd076, 7'd079, 7'd081:                         begin
                           gs_ctrl11 <= 2'd1;
                        end
                        
                        7'd024, 7'd025:                         begin
                           gs_ctrl11 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl11 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx11i11c
         // resource: regr_en_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl12
            if (i_rst == 1'b0) begin
               gs_ctrl12 <= 4'd00;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd003, 7'd006, 7'd060, 7'd061:                         begin
                           gs_ctrl12 <= 4'd01;
                        end
                        
                        7'd005, 7'd007, 7'd069, 7'd070:                         begin
                           gs_ctrl12 <= 4'd02;
                        end
                        
                        7'd022, 7'd066, 7'd067:                         begin
                           gs_ctrl12 <= 4'd03;
                        end
                        
                        7'd023, 7'd025, 7'd052, 7'd055, 7'd056:                         begin
                           gs_ctrl12 <= 4'd04;
                        end
                        
                        7'd024, 7'd047, 7'd048, 7'd054:                         begin
                           gs_ctrl12 <= 4'd05;
                        end
                        
                        7'd026:                         begin
                           gs_ctrl12 <= 4'd06;
                        end
                        
                        7'd063, 7'd064:                         begin
                           gs_ctrl12 <= 4'd07;
                        end
                        
                        7'd072, 7'd073:                         begin
                           gs_ctrl12 <= 4'd08;
                        end
                        
                        7'd075, 7'd076:                         begin
                           gs_ctrl12 <= 4'd09;
                        end
                        
                        7'd078, 7'd079:                         begin
                           gs_ctrl12 <= 4'd10;
                        end
                        
                        default:                         begin
                           gs_ctrl12 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl13
            if (i_rst == 1'b0) begin
               gs_ctrl13 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd006, 7'd024:                         begin
                           gs_ctrl13 <= 2'd1;
                        end
                        
                        7'd007, 7'd025:                         begin
                           gs_ctrl13 <= 2'd2;
                        end
                        
                        7'd054, 7'd056:                         begin
                           gs_ctrl13 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl13 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx9i9c
         // resource: regr_en_ss_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl14
            if (i_rst == 1'b0) begin
               gs_ctrl14 <= 4'd01;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd000, 7'd001, 7'd003, 7'd005, 7'd006, 7'd007, 7'd047, 7'd048, 7'd052, 7'd054, 7'd055, 7'd056, 7'd058, 7'd060, 7'd061, 7'd063, 7'd064, 7'd066, 7'd067, 7'd069, 7'd070, 7'd072, 7'd073, 7'd075, 7'd076, 7'd078, 7'd079, 7'd081:                         begin
                           gs_ctrl14 <= 4'd01;
                        end
                        
                        7'd022:                         begin
                           gs_ctrl14 <= 4'd02;
                        end
                        
                        7'd023:                         begin
                           gs_ctrl14 <= 4'd03;
                        end
                        
                        7'd024, 7'd025:                         begin
                           gs_ctrl14 <= 4'd04;
                        end
                        
                        7'd026:                         begin
                           gs_ctrl14 <= 4'd05;
                        end
                        
                        7'd035:                         begin
                           gs_ctrl14 <= 4'd06;
                        end
                        
                        7'd045:                         begin
                           gs_ctrl14 <= 4'd07;
                        end
                        
                        7'd057:                         begin
                           gs_ctrl14 <= 4'd08;
                        end
                        
                        default:                         begin
                           gs_ctrl14 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl15
            if (i_rst == 1'b0) begin
               gs_ctrl15 <= 2'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd000, 7'd001, 7'd006, 7'd007, 7'd054, 7'd056, 7'd058, 7'd061, 7'd064, 7'd067, 7'd070, 7'd073, 7'd076, 7'd079, 7'd081:                         begin
                           gs_ctrl15 <= 2'd1;
                        end
                        
                        7'd024, 7'd025:                         begin
                           gs_ctrl15 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl15 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx11i11c
         // resource: regr_en_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl20
            if (i_rst == 1'b0) begin
               gs_ctrl20 <= 4'd00;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd001, 7'd004, 7'd060, 7'd061:                         begin
                           gs_ctrl20 <= 4'd01;
                        end
                        
                        7'd003, 7'd005, 7'd069, 7'd070:                         begin
                           gs_ctrl20 <= 4'd02;
                        end
                        
                        7'd022, 7'd066, 7'd067:                         begin
                           gs_ctrl20 <= 4'd03;
                        end
                        
                        7'd023, 7'd025, 7'd052, 7'd055, 7'd056:                         begin
                           gs_ctrl20 <= 4'd04;
                        end
                        
                        7'd024, 7'd047, 7'd048, 7'd054:                         begin
                           gs_ctrl20 <= 4'd05;
                        end
                        
                        7'd026:                         begin
                           gs_ctrl20 <= 4'd06;
                        end
                        
                        7'd063, 7'd064:                         begin
                           gs_ctrl20 <= 4'd07;
                        end
                        
                        7'd072, 7'd073:                         begin
                           gs_ctrl20 <= 4'd08;
                        end
                        
                        7'd075, 7'd076:                         begin
                           gs_ctrl20 <= 4'd09;
                        end
                        
                        7'd078, 7'd079:                         begin
                           gs_ctrl20 <= 4'd10;
                        end
                        
                        default:                         begin
                           gs_ctrl20 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl21
            if (i_rst == 1'b0) begin
               gs_ctrl21 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd004, 7'd024:                         begin
                           gs_ctrl21 <= 2'd1;
                        end
                        
                        7'd005, 7'd025:                         begin
                           gs_ctrl21 <= 2'd2;
                        end
                        
                        7'd054, 7'd056:                         begin
                           gs_ctrl21 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl21 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx9i9c
         // resource: regr_en_ss_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl22
            if (i_rst == 1'b0) begin
               gs_ctrl22 <= 4'd01;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd000, 7'd001, 7'd003, 7'd004, 7'd005, 7'd047, 7'd048, 7'd052, 7'd054, 7'd055, 7'd056, 7'd058, 7'd060, 7'd061, 7'd063, 7'd064, 7'd066, 7'd067, 7'd069, 7'd070, 7'd072, 7'd073, 7'd075, 7'd076, 7'd078, 7'd079, 7'd081:                         begin
                           gs_ctrl22 <= 4'd01;
                        end
                        
                        7'd022:                         begin
                           gs_ctrl22 <= 4'd02;
                        end
                        
                        7'd023:                         begin
                           gs_ctrl22 <= 4'd03;
                        end
                        
                        7'd024, 7'd025:                         begin
                           gs_ctrl22 <= 4'd04;
                        end
                        
                        7'd026:                         begin
                           gs_ctrl22 <= 4'd05;
                        end
                        
                        7'd035:                         begin
                           gs_ctrl22 <= 4'd06;
                        end
                        
                        7'd045:                         begin
                           gs_ctrl22 <= 4'd07;
                        end
                        
                        7'd057:                         begin
                           gs_ctrl22 <= 4'd08;
                        end
                        
                        default:                         begin
                           gs_ctrl22 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl23
            if (i_rst == 1'b0) begin
               gs_ctrl23 <= 2'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd000, 7'd004, 7'd005, 7'd054, 7'd056, 7'd058, 7'd061, 7'd064, 7'd067, 7'd070, 7'd073, 7'd076, 7'd079, 7'd081:                         begin
                           gs_ctrl23 <= 2'd1;
                        end
                        
                        7'd024, 7'd025:                         begin
                           gs_ctrl23 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl23 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl24
            if (i_rst == 1'b0) begin
               gs_ctrl24 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd026:                         begin
                           gs_ctrl24 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl24 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl26
            if (i_rst == 1'b0) begin
               gs_ctrl26 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd035, 7'd045, 7'd057:                         begin
                           gs_ctrl26 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl26 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx5i5c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl27
            if (i_rst == 1'b0) begin
               gs_ctrl27 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd026:                         begin
                           gs_ctrl27 <= 3'd1;
                        end
                        
                        7'd035:                         begin
                           gs_ctrl27 <= 3'd2;
                        end
                        
                        7'd045:                         begin
                           gs_ctrl27 <= 3'd3;
                        end
                        
                        7'd057:                         begin
                           gs_ctrl27 <= 3'd4;
                        end
                        
                        default:                         begin
                           gs_ctrl27 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i6c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl28
            if (i_rst == 1'b0) begin
               gs_ctrl28 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd045:                         begin
                           gs_ctrl28 <= 3'd1;
                        end
                        
                        7'd051, 7'd052, 7'd053, 7'd054:                         begin
                           gs_ctrl28 <= 3'd2;
                        end
                        
                        7'd055:                         begin
                           gs_ctrl28 <= 3'd3;
                        end
                        
                        7'd056:                         begin
                           gs_ctrl28 <= 3'd4;
                        end
                        
                        7'd057:                         begin
                           gs_ctrl28 <= 3'd5;
                        end
                        
                        default:                         begin
                           gs_ctrl28 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx5i5c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl31
            if (i_rst == 1'b0) begin
               gs_ctrl31 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd045, 7'd057:                         begin
                           gs_ctrl31 <= 3'd1;
                        end
                        
                        7'd051, 7'd052, 7'd055:                         begin
                           gs_ctrl31 <= 3'd2;
                        end
                        
                        7'd053, 7'd054:                         begin
                           gs_ctrl31 <= 3'd3;
                        end
                        
                        7'd056:                         begin
                           gs_ctrl31 <= 3'd4;
                        end
                        
                        default:                         begin
                           gs_ctrl31 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl32
            if (i_rst == 1'b0) begin
               gs_ctrl32 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd045, 7'd057:                         begin
                           gs_ctrl32 <= 2'd1;
                        end
                        
                        7'd051, 7'd052, 7'd053, 7'd055:                         begin
                           gs_ctrl32 <= 2'd2;
                        end
                        
                        7'd054, 7'd056:                         begin
                           gs_ctrl32 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl32 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl34
            if (i_rst == 1'b0) begin
               gs_ctrl34 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd045:                         begin
                           gs_ctrl34 <= 2'd1;
                        end
                        
                        7'd057:                         begin
                           gs_ctrl34 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl34 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl37
            if (i_rst == 1'b0) begin
               gs_ctrl37 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd045, 7'd057:                         begin
                           gs_ctrl37 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl37 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl38
            if (i_rst == 1'b0) begin
               gs_ctrl38 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd057:                         begin
                           gs_ctrl38 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl38 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl39
            if (i_rst == 1'b0) begin
               gs_ctrl39 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd048:                         begin
                           gs_ctrl39 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl39 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl40
            if (i_rst == 1'b0) begin
               gs_ctrl40 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd048, 7'd049:                         begin
                           gs_ctrl40 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl40 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl43
            if (i_rst == 1'b0) begin
               gs_ctrl43 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        7'd049:                         begin
                           gs_ctrl43 <= 2'd1;
                        end
                        
                        7'd050:                         begin
                           gs_ctrl43 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl43 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // instance: drive_i_real_busy
         assign i_real_busy = DFT_compute_gen_busy_r_1_2_out1[2];

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_out1 = {DFT_compute_gen_busy_r_1_2_gnew_req, {DFT_compute_gen_busy_r_1_2_gdiv, DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next}};

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next = ~DFT_compute_gen_busy_r_1_2_gdiv;

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_gdiv = i_real_vld & !DFT_compute_gen_busy_r_1_2_gnew_req;

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_gnew_req = i_real_m_busy_req_0 & (i_real_m_unvalidated_req | i_real_vld);

         // resource: regr_ss_1
         always @(posedge i_clk)
          begin :drive_i_real_m_unvalidated_req
            if (i_rst == 1'b0) begin
               i_real_m_unvalidated_req <= 1'd1;
            end
            else begin
               i_real_m_unvalidated_req <= DFT_compute_N_Muxb_1_2_0_4_1_out1;
            end
         end

         // resource: DFT_compute_N_Muxb_1_2_0_4
         always @(i_real_vld or i_real_m_busy_req_0 or i_real_m_unvalidated_req)
          begin :DFT_compute_N_Muxb_1_2_0_4_1
            if (i_real_m_busy_req_0) begin
               DFT_compute_N_Muxb_1_2_0_4_1_out1 = i_real_m_unvalidated_req;
            end
            else begin
               DFT_compute_N_Muxb_1_2_0_4_1_out1 = i_real_vld;
            end
         end

         // instance: drive_o_dft_real_vld
         assign o_dft_real_vld = DFT_compute_Or_1Ux1U_1U_4_5_out1;

         // resource: DFT_compute_Or_1Ux1U_1U_4  instance: DFT_compute_Or_1Ux1U_1U_4_5
         assign DFT_compute_Or_1Ux1U_1U_4_5_out1 = o_dft_real_m_unacked_req | DFT_compute_Xor_1Ux1U_1U_1_4_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_m_unacked_req
            if (i_rst == 1'b0) begin
               o_dft_real_m_unacked_req <= 1'd0;
            end
            else begin
               o_dft_real_m_unacked_req <= DFT_compute_And_1Ux1U_1U_1_6_out1;
            end
         end

         // resource: DFT_compute_And_1Ux1U_1U_1  instance: DFT_compute_And_1Ux1U_1U_1_6
         assign DFT_compute_And_1Ux1U_1U_1_6_out1 = o_dft_real_busy & o_dft_real_vld;

         // resource: DFT_compute_Xor_1Ux1U_1U_1  instance: DFT_compute_Xor_1Ux1U_1U_1_4
         assign DFT_compute_Xor_1Ux1U_1U_1_4_out1 = o_dft_real_m_req_m_trig_req ^ o_dft_real_m_req_m_prev_trig_req;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_m_req_m_prev_trig_req
            if (i_rst == 1'b0) begin
               o_dft_real_m_req_m_prev_trig_req <= 1'd0;
            end
            else begin
               o_dft_real_m_req_m_prev_trig_req <= o_dft_real_m_req_m_trig_req;
            end
         end

         // resource: DFT_compute_Not_1U_1U_1  instance: DFT_compute_Not_1U_1U_1_7
         assign DFT_compute_Not_1U_1U_1_7_out1 = !o_dft_real_m_req_m_trig_req;

         // instance: drive_o_dft_imag_vld
         assign o_dft_imag_vld = DFT_compute_Or_1Ux1U_1U_4_9_out1;

         // resource: DFT_compute_Or_1Ux1U_1U_4  instance: DFT_compute_Or_1Ux1U_1U_4_9
         assign DFT_compute_Or_1Ux1U_1U_4_9_out1 = o_dft_imag_m_unacked_req | DFT_compute_Xor_1Ux1U_1U_1_8_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_m_unacked_req
            if (i_rst == 1'b0) begin
               o_dft_imag_m_unacked_req <= 1'd0;
            end
            else begin
               o_dft_imag_m_unacked_req <= DFT_compute_And_1Ux1U_1U_1_10_out1;
            end
         end

         // resource: DFT_compute_And_1Ux1U_1U_1  instance: DFT_compute_And_1Ux1U_1U_1_10
         assign DFT_compute_And_1Ux1U_1U_1_10_out1 = o_dft_imag_busy & o_dft_imag_vld;

         // resource: DFT_compute_Xor_1Ux1U_1U_1  instance: DFT_compute_Xor_1Ux1U_1U_1_8
         assign DFT_compute_Xor_1Ux1U_1U_1_8_out1 = o_dft_imag_m_req_m_trig_req ^ o_dft_imag_m_req_m_prev_trig_req;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_m_req_m_prev_trig_req
            if (i_rst == 1'b0) begin
               o_dft_imag_m_req_m_prev_trig_req <= 1'd0;
            end
            else begin
               o_dft_imag_m_req_m_prev_trig_req <= o_dft_imag_m_req_m_trig_req;
            end
         end

         // resource: DFT_compute_Not_1U_1U_1  instance: DFT_compute_Not_1U_1U_1_11
         assign DFT_compute_Not_1U_1U_1_11_out1 = !o_dft_imag_m_req_m_trig_req;


endmodule

