{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 20:38:22 2012 " "Info: Processing started: Sun May 13 20:38:22 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0 lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source memory \"lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M512_X16_Y17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X16_Y17; Fanout = 8; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] 2 MEM M512_X16_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X16_Y17; Fanout = 1; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.045 ns - Smallest " "Info: - Smallest clock skew is -0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.250 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.413 ns) 2.250 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] 3 MEM M512_X16_Y17 1 " "Info: 3: + IC(0.640 ns) + CELL(0.413 ns) = 2.250 ns; Loc. = M512_X16_Y17; Fanout = 1; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 56.31 % ) " "Info: Total cell delay = 1.267 ns ( 56.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 43.69 % ) " "Info: Total interconnect delay = 0.983 ns ( 43.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.295 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.458 ns) 2.295 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X16_Y17 8 " "Info: 3: + IC(0.640 ns) + CELL(0.458 ns) = 2.295 ns; Loc. = M512_X16_Y17; Fanout = 8; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 57.17 % ) " "Info: Total cell delay = 1.312 ns ( 57.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 42.83 % ) " "Info: Total interconnect delay = 0.983 ns ( 42.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.295 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.295 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.295 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns } { 0.065ns } "" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg3 AddressIN\[3\] CLK 3.293 ns memory " "Info: tsu for memory \"lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"AddressIN\[3\]\", clock pin = \"CLK\") is 3.293 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.566 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns AddressIN\[3\] 1 PIN PIN_AA10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 1; PIN Node = 'AddressIN\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddressIN[3] } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 432 72 240 448 "AddressIN\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.663 ns) + CELL(0.131 ns) 5.566 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M512_X16_Y17 8 " "Info: 2: + IC(4.663 ns) + CELL(0.131 ns) = 5.566 ns; Loc. = M512_X16_Y17; Fanout = 8; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { AddressIN[3] lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.903 ns ( 16.22 % ) " "Info: Total cell delay = 0.903 ns ( 16.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.663 ns ( 83.78 % ) " "Info: Total interconnect delay = 4.663 ns ( 83.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.566 ns" { AddressIN[3] lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.566 ns" { AddressIN[3] {} AddressIN[3]~combout {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 4.663ns } { 0.000ns 0.772ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.295 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.458 ns) 2.295 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M512_X16_Y17 8 " "Info: 3: + IC(0.640 ns) + CELL(0.458 ns) = 2.295 ns; Loc. = M512_X16_Y17; Fanout = 8; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 57.17 % ) " "Info: Total cell delay = 1.312 ns ( 57.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 42.83 % ) " "Info: Total interconnect delay = 0.983 ns ( 42.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.295 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.566 ns" { AddressIN[3] lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.566 ns" { AddressIN[3] {} AddressIN[3]~combout {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 4.663ns } { 0.000ns 0.772ns 0.131ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.295 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DataOUT\[0\] lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] 7.678 ns memory " "Info: tco from clock \"CLK\" to destination pin \"DataOUT\[0\]\" through memory \"lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]\" is 7.678 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.250 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.413 ns) 2.250 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] 3 MEM M512_X16_Y17 1 " "Info: 3: + IC(0.640 ns) + CELL(0.413 ns) = 2.250 ns; Loc. = M512_X16_Y17; Fanout = 1; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 56.31 % ) " "Info: Total cell delay = 1.267 ns ( 56.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 43.69 % ) " "Info: Total interconnect delay = 0.983 ns ( 43.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.288 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] 1 MEM M512_X16_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y17; Fanout = 1; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.228 ns) 1.001 ns inst\[0\]~15 2 COMB LCCOMB_X22_Y17_N28 1 " "Info: 2: + IC(0.708 ns) + CELL(0.228 ns) = 1.001 ns; Loc. = LCCOMB_X22_Y17_N28; Fanout = 1; COMB Node = 'inst\[0\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] inst[0]~15 } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(2.144 ns) 5.288 ns DataOUT\[0\] 3 PIN PIN_V3 0 " "Info: 3: + IC(2.143 ns) + CELL(2.144 ns) = 5.288 ns; Loc. = PIN_V3; Fanout = 0; PIN Node = 'DataOUT\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { inst[0]~15 DataOUT[0] } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 384 1376 1552 400 "DataOUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.437 ns ( 46.09 % ) " "Info: Total cell delay = 2.437 ns ( 46.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.851 ns ( 53.91 % ) " "Info: Total interconnect delay = 2.851 ns ( 53.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.288 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] inst[0]~15 DataOUT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.288 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} inst[0]~15 {} DataOUT[0] {} } { 0.000ns 0.708ns 2.143ns } { 0.065ns 0.228ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.288 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] inst[0]~15 DataOUT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.288 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} inst[0]~15 {} DataOUT[0] {} } { 0.000ns 0.708ns 2.143ns } { 0.065ns 0.228ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "DataIN\[0\] DataOUT\[0\] 10.137 ns Longest " "Info: Longest tpd from source pin \"DataIN\[0\]\" to destination pin \"DataOUT\[0\]\" is 10.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns DataIN\[0\] 1 PIN PIN_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 1; PIN Node = 'DataIN\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIN[0] } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 384 72 240 400 "DataIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.695 ns) + CELL(0.346 ns) 5.850 ns inst\[0\]~15 2 COMB LCCOMB_X22_Y17_N28 1 " "Info: 2: + IC(4.695 ns) + CELL(0.346 ns) = 5.850 ns; Loc. = LCCOMB_X22_Y17_N28; Fanout = 1; COMB Node = 'inst\[0\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { DataIN[0] inst[0]~15 } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(2.144 ns) 10.137 ns DataOUT\[0\] 3 PIN PIN_V3 0 " "Info: 3: + IC(2.143 ns) + CELL(2.144 ns) = 10.137 ns; Loc. = PIN_V3; Fanout = 0; PIN Node = 'DataOUT\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { inst[0]~15 DataOUT[0] } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 384 1376 1552 400 "DataOUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.299 ns ( 32.54 % ) " "Info: Total cell delay = 3.299 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.838 ns ( 67.46 % ) " "Info: Total interconnect delay = 6.838 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.137 ns" { DataIN[0] inst[0]~15 DataOUT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.137 ns" { DataIN[0] {} DataIN[0]~combout {} inst[0]~15 {} DataOUT[0] {} } { 0.000ns 0.000ns 4.695ns 2.143ns } { 0.000ns 0.809ns 0.346ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg1 AddressIN\[1\] CLK -2.712 ns memory " "Info: th for memory \"lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"AddressIN\[1\]\", clock pin = \"CLK\") is -2.712 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.295 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 2.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.458 ns) 2.295 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M512_X16_Y17 8 " "Info: 3: + IC(0.640 ns) + CELL(0.458 ns) = 2.295 ns; Loc. = M512_X16_Y17; Fanout = 8; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 57.17 % ) " "Info: Total cell delay = 1.312 ns ( 57.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 42.83 % ) " "Info: Total interconnect delay = 0.983 ns ( 42.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.295 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.210 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns AddressIN\[1\] 1 PIN PIN_A15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 1; PIN Node = 'AddressIN\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddressIN[1] } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 432 72 240 448 "AddressIN\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.222 ns) + CELL(0.131 ns) 5.210 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M512_X16_Y17 8 " "Info: 2: + IC(4.222 ns) + CELL(0.131 ns) = 5.210 ns; Loc. = M512_X16_Y17; Fanout = 8; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { AddressIN[1] lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.988 ns ( 18.96 % ) " "Info: Total cell delay = 0.988 ns ( 18.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.222 ns ( 81.04 % ) " "Info: Total interconnect delay = 4.222 ns ( 81.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.210 ns" { AddressIN[1] lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.210 ns" { AddressIN[1] {} AddressIN[1]~combout {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 4.222ns } { 0.000ns 0.857ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.295 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.210 ns" { AddressIN[1] lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.210 ns" { AddressIN[1] {} AddressIN[1]~combout {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 4.222ns } { 0.000ns 0.857ns 0.131ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 20:38:23 2012 " "Info: Processing ended: Sun May 13 20:38:23 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
