<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>cabac_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>5</BRAM_18K>
            <DSP>0</DSP>
            <FF>5523</FF>
            <LUT>8738</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>cabac_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cabac_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>cabac_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>cabac_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWVALID</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWREADY</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWADDR</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWID</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWLEN</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWSIZE</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWBURST</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWLOCK</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWCACHE</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWPROT</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWQOS</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWREGION</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_AWUSER</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_WVALID</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_WREADY</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_WDATA</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_WSTRB</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_WLAST</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_WID</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_WUSER</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARVALID</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARREADY</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARADDR</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARID</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARLEN</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARSIZE</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARBURST</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARLOCK</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARCACHE</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARPROT</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARQOS</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARREGION</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_ARUSER</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_RVALID</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_RREADY</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_RDATA</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_RLAST</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_RID</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_RUSER</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_RRESP</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_BVALID</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_BREADY</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_BRESP</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_BID</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ctx_BUSER</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bitStream_TDATA</name>
            <Object>bitStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bitStream_TVALID</name>
            <Object>bitStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bitStream_TREADY</name>
            <Object>bitStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bitOut_TDATA</name>
            <Object>bitOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bitOut_TVALID</name>
            <Object>bitOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bitOut_TREADY</name>
            <Object>bitOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_s_TDATA</name>
            <Object>data_in_s</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_s_TVALID</name>
            <Object>data_in_s</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_s_TREADY</name>
            <Object>data_in_s</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_s_TDATA</name>
            <Object>data_out_s</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>336</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_s_TVALID</name>
            <Object>data_out_s</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_s_TREADY</name>
            <Object>data_out_s</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>cabac_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_581</InstName>
                    <ModuleName>cabac_top_Pipeline_VITIS_LOOP_40_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>581</ID>
                    <BindInstances>add_ln40_fu_174_p2 add_ln11_fu_232_p2 slope_fu_238_p2 mul_7s_6ns_13_1_1_U4 add_ln14_fu_280_p2 add_ln14_1_fu_286_p2 sub_ln16_fu_335_p2 B_FRAME_INIT_VALS_U P_FRAME_INIT_VALS_U I_FRAME_INIT_VALS_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_595</InstName>
                    <ModuleName>cabac_top_Pipeline_VITIS_LOOP_29_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>595</ID>
                    <BindInstances>add_ln29_fu_108_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cabac_top_Pipeline_VITIS_LOOP_8_1_fu_603</InstName>
                    <ModuleName>cabac_top_Pipeline_VITIS_LOOP_8_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>603</ID>
                    <BindInstances>add_ln8_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cabac_top_Pipeline_VITIS_LOOP_45_1_fu_611</InstName>
                    <ModuleName>cabac_top_Pipeline_VITIS_LOOP_45_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>611</ID>
                    <BindInstances>add_ln45_fu_78_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sao_top_fu_618</InstName>
                    <ModuleName>sao_top</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>618</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_sao_top_Pipeline_1_fu_1223</InstName>
                            <ModuleName>sao_top_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1223</ID>
                            <BindInstances>empty_51_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sao_top_Pipeline_2_fu_1229</InstName>
                            <ModuleName>sao_top_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1229</ID>
                            <BindInstances>empty_49_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_parseSAOMergeFlag_fu_1235</InstName>
                            <ModuleName>parseSAOMergeFlag</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1235</ID>
                            <BindInstances>add_ln14_fu_161_p2 add_ln16_fu_189_p2 add_ln6_fu_194_p2 sub_ln229_fu_250_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sao_top_Pipeline_VITIS_LOOP_201_5_fu_1252</InstName>
                            <ModuleName>sao_top_Pipeline_VITIS_LOOP_201_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1252</ID>
                            <BindInstances>add_ln201_fu_424_p2 add_ln204_fu_442_p2 add_ln205_fu_453_p2 add_ln206_fu_562_p2 add_ln207_fu_572_p2 add_ln208_fu_582_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_decode_decision_fu_1291</InstName>
                            <ModuleName>decode_decision</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1291</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_decode_regular_fu_193</InstName>
                                    <ModuleName>decode_regular</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>193</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196</InstName>
                                            <ModuleName>decode_regular_Pipeline_VITIS_LOOP_53_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>196</ID>
                                            <BindInstances>add_ln14_fu_329_p2 add_ln16_fu_279_p2 add_ln6_fu_298_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>sub_ln229_fu_262_p2 sub_ln229_1_fu_295_p2 lpsTable_U transMPS_U transLPS_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln14_fu_231_p2 add_ln16_fu_279_p2 add_ln6_fu_284_p2 sub_ln229_fu_353_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314</InstName>
                            <ModuleName>sao_top_Pipeline_VITIS_LOOP_54_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1314</ID>
                            <BindInstances>add_ln56_fu_245_p2 add_ln14_fu_289_p2 add_ln16_fu_251_p2 add_ln6_fu_270_p2 sub_ln229_fu_367_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_parseSAOEO_fu_1333</InstName>
                            <ModuleName>parseSAOEO</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1333</ID>
                            <BindInstances>add_ln83_fu_196_p2 add_ln14_fu_216_p2 add_ln16_fu_236_p2 add_ln6_fu_252_p2 sub_ln229_fu_371_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349</InstName>
                            <ModuleName>sao_top_Pipeline_VITIS_LOOP_162_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1349</ID>
                            <BindInstances>add_ln162_fu_311_p2 add_ln163_fu_321_p2 add_ln14_fu_398_p2 add_ln16_fu_353_p2 add_ln6_fu_372_p2 sub_ln229_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374</InstName>
                            <ModuleName>sao_top_Pipeline_VITIS_LOOP_96_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1374</ID>
                            <BindInstances>add_ln99_fu_291_p2 add_ln14_fu_356_p2 add_ln16_fu_306_p2 add_ln6_fu_325_p2 sub_ln229_fu_473_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393</InstName>
                            <ModuleName>sao_top_Pipeline_VITIS_LOOP_189_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1393</ID>
                            <BindInstances>add_ln193_fu_109_p2 add_ln193_1_fu_119_p2 add_ln193_2_fu_138_p2 sub_ln191_fu_151_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sao_top_Pipeline_VITIS_LOOP_213_6_fu_1403</InstName>
                            <ModuleName>sao_top_Pipeline_VITIS_LOOP_213_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1403</ID>
                            <BindInstances>add_ln213_fu_541_p2 add_ln216_fu_559_p2 add_ln217_fu_570_p2 add_ln218_fu_679_p2 add_ln219_fu_689_p2 add_ln220_fu_699_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sao_offset_abs_U sao_offset_sign_U add_ln142_fu_1700_p2 add_ln188_fu_1749_p2 add_ln157_fu_1956_p2 add_ln159_fu_1971_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cabac_top_Pipeline_VITIS_LOOP_14_1_fu_687</InstName>
                    <ModuleName>cabac_top_Pipeline_VITIS_LOOP_14_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>687</ID>
                    <BindInstances>add_ln14_fu_139_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>streamCtxRAM_fifo_U ctxTables_U data_out_1_U tempBst_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cabac_top_Pipeline_VITIS_LOOP_29_1</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>584</Best-caseLatency>
                    <Average-caseLatency>584</Average-caseLatency>
                    <Worst-caseLatency>584</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>584</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <TripCount>512</TripCount>
                        <Latency>513</Latency>
                        <AbsoluteTimeLatency>5.130 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>93</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>429</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_108_p2" SOURCE="src/initializer.cpp:29" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cabac_top_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.151</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>5</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>86</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>228</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_174_p2" SOURCE="src/initializer.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_232_p2" SOURCE="src/initializer.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="slope_fu_238_p2" SOURCE="src/initializer.cpp:11" URAM="0" VARIABLE="slope"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_6ns_13_1_1_U4" SOURCE="src/initializer.cpp:14" URAM="0" VARIABLE="mul_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_280_p2" SOURCE="src/initializer.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_286_p2" SOURCE="src/initializer.cpp:14" URAM="0" VARIABLE="add_ln14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln16_fu_335_p2" SOURCE="src/initializer.cpp:16" URAM="0" VARIABLE="sub_ln16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="B_FRAME_INIT_VALS_U" SOURCE="" URAM="0" VARIABLE="B_FRAME_INIT_VALS"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="P_FRAME_INIT_VALS_U" SOURCE="" URAM="0" VARIABLE="P_FRAME_INIT_VALS"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="I_FRAME_INIT_VALS_U" SOURCE="" URAM="0" VARIABLE="I_FRAME_INIT_VALS"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cabac_top_Pipeline_VITIS_LOOP_8_1</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.872</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7 ~ 514</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <TripCount>
                            <range>
                                <min>5</min>
                                <max>512</max>
                            </range>
                        </TripCount>
                        <Latency>5 ~ 512</Latency>
                        <AbsoluteTimeLatency>50.000 ns ~ 5.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_86_p2" SOURCE="src/top.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cabac_top_Pipeline_VITIS_LOOP_45_1</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.453</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>7</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>59</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_78_p2" SOURCE="src/top.cpp:45" URAM="0" VARIABLE="add_ln45"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sao_top_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sao_top_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>parseSAOMergeFlag</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>166</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_161_p2" SOURCE="src/utils.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_189_p2" SOURCE="src/utils.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_194_p2" SOURCE="src/utils.cpp:6" URAM="0" VARIABLE="add_ln6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_fu_250_p2" SOURCE="/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="sub_ln229"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decode_regular_Pipeline_VITIS_LOOP_53_1</Name>
            <Loops>
                <VITIS_LOOP_53_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_1>
                        <Name>VITIS_LOOP_53_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_53_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>320</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_329_p2" SOURCE="src/utils.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_279_p2" SOURCE="src/utils.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_298_p2" SOURCE="src/utils.cpp:6" URAM="0" VARIABLE="add_ln6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decode_regular</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.613</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>311</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>604</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_fu_262_p2" SOURCE="/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="sub_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_1_fu_295_p2" SOURCE="/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="sub_ln229_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="lpsTable_U" SOURCE="" URAM="0" VARIABLE="lpsTable"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="transMPS_U" SOURCE="" URAM="0" VARIABLE="transMPS"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="transLPS_U" SOURCE="" URAM="0" VARIABLE="transLPS"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decode_decision</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.613</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>529</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1131</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_231_p2" SOURCE="src/utils.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_279_p2" SOURCE="src/utils.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_284_p2" SOURCE="src/utils.cpp:6" URAM="0" VARIABLE="add_ln6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_fu_353_p2" SOURCE="/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="sub_ln229"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sao_top_Pipeline_VITIS_LOOP_54_1</Name>
            <Loops>
                <VITIS_LOOP_54_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.029</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_1>
                        <Name>VITIS_LOOP_54_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_54_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>227</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>462</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_245_p2" SOURCE="src/deBin.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_289_p2" SOURCE="src/utils.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_251_p2" SOURCE="src/utils.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_270_p2" SOURCE="src/utils.cpp:6" URAM="0" VARIABLE="add_ln6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_fu_367_p2" SOURCE="/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="sub_ln229"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>parseSAOEO</Name>
            <Loops>
                <VITIS_LOOP_80_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.029</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_1>
                        <Name>VITIS_LOOP_80_1</Name>
                        <TripCount>2</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>390</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_196_p2" SOURCE="src/deBin.cpp:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_216_p2" SOURCE="src/utils.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_236_p2" SOURCE="src/utils.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_252_p2" SOURCE="src/utils.cpp:6" URAM="0" VARIABLE="add_ln6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_fu_371_p2" SOURCE="/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="sub_ln229"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sao_top_Pipeline_VITIS_LOOP_162_3</Name>
            <Loops>
                <VITIS_LOOP_162_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.763</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_162_3>
                        <Name>VITIS_LOOP_162_3</Name>
                        <TripCount>4</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_162_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>310</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>521</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_311_p2" SOURCE="src/deBin.cpp:162" URAM="0" VARIABLE="add_ln162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_321_p2" SOURCE="src/deBin.cpp:163" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_398_p2" SOURCE="src/utils.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_353_p2" SOURCE="src/utils.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_372_p2" SOURCE="src/utils.cpp:6" URAM="0" VARIABLE="add_ln6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_fu_509_p2" SOURCE="/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="sub_ln229"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sao_top_Pipeline_VITIS_LOOP_96_1</Name>
            <Loops>
                <VITIS_LOOP_96_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.029</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_1>
                        <Name>VITIS_LOOP_96_1</Name>
                        <TripCount>5</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_96_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>205</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_291_p2" SOURCE="src/deBin.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_356_p2" SOURCE="src/utils.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_306_p2" SOURCE="src/utils.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_325_p2" SOURCE="src/utils.cpp:6" URAM="0" VARIABLE="add_ln6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_fu_473_p2" SOURCE="/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="sub_ln229"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sao_top_Pipeline_VITIS_LOOP_189_4</Name>
            <Loops>
                <VITIS_LOOP_189_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_189_4>
                        <Name>VITIS_LOOP_189_4</Name>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_189_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_109_p2" SOURCE="src/deBin.cpp:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_1_fu_119_p2" SOURCE="src/deBin.cpp:193" URAM="0" VARIABLE="add_ln193_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_2_fu_138_p2" SOURCE="src/deBin.cpp:193" URAM="0" VARIABLE="add_ln193_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln191_fu_151_p2" SOURCE="src/deBin.cpp:191" URAM="0" VARIABLE="sub_ln191"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sao_top_Pipeline_VITIS_LOOP_201_5</Name>
            <Loops>
                <VITIS_LOOP_201_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.792</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_201_5>
                        <Name>VITIS_LOOP_201_5</Name>
                        <TripCount>3</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_201_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>310</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_424_p2" SOURCE="src/deBin.cpp:201" URAM="0" VARIABLE="add_ln201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_442_p2" SOURCE="src/deBin.cpp:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_453_p2" SOURCE="src/deBin.cpp:205" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_562_p2" SOURCE="src/deBin.cpp:206" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_572_p2" SOURCE="src/deBin.cpp:207" URAM="0" VARIABLE="add_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_582_p2" SOURCE="src/deBin.cpp:208" URAM="0" VARIABLE="add_ln208"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sao_top_Pipeline_VITIS_LOOP_213_6</Name>
            <Loops>
                <VITIS_LOOP_213_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.792</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_213_6>
                        <Name>VITIS_LOOP_213_6</Name>
                        <TripCount>3</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_213_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>391</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_fu_541_p2" SOURCE="src/deBin.cpp:213" URAM="0" VARIABLE="add_ln213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_559_p2" SOURCE="src/deBin.cpp:216" URAM="0" VARIABLE="add_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln217_fu_570_p2" SOURCE="src/deBin.cpp:217" URAM="0" VARIABLE="add_ln217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln218_fu_679_p2" SOURCE="src/deBin.cpp:218" URAM="0" VARIABLE="add_ln218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_689_p2" SOURCE="src/deBin.cpp:219" URAM="0" VARIABLE="add_ln219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_699_p2" SOURCE="src/deBin.cpp:220" URAM="0" VARIABLE="add_ln220"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sao_top</Name>
            <Loops>
                <VITIS_LOOP_142_1>
                    <VITIS_LOOP_157_2/>
                </VITIS_LOOP_142_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_142_1>
                        <Name>VITIS_LOOP_142_1</Name>
                        <TripCount>3</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_decode_decision_fu_1291</Instance>
                            <Instance>grp_parseSAOEO_fu_1333</Instance>
                            <Instance>grp_sao_top_Pipeline_VITIS_LOOP_162_3_fu_1349</Instance>
                            <Instance>grp_sao_top_Pipeline_VITIS_LOOP_96_1_fu_1374</Instance>
                            <Instance>grp_sao_top_Pipeline_VITIS_LOOP_189_4_fu_1393</Instance>
                        </InstanceList>
                        <VITIS_LOOP_157_2>
                            <Name>VITIS_LOOP_157_2</Name>
                            <TripCount>4</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_sao_top_Pipeline_VITIS_LOOP_54_1_fu_1314</Instance>
                            </InstanceList>
                        </VITIS_LOOP_157_2>
                    </VITIS_LOOP_142_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>3278</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>5953</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="sao_offset_abs_U" SOURCE="src/deBin.cpp:122" URAM="0" VARIABLE="sao_offset_abs"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sao_offset_sign_U" SOURCE="src/deBin.cpp:123" URAM="0" VARIABLE="sao_offset_sign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_1700_p2" SOURCE="src/deBin.cpp:142" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_1749_p2" SOURCE="src/deBin.cpp:188" URAM="0" VARIABLE="add_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_157_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_1956_p2" SOURCE="src/deBin.cpp:157" URAM="0" VARIABLE="add_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_157_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_1971_p2" SOURCE="src/deBin.cpp:159" URAM="0" VARIABLE="add_ln159"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cabac_top_Pipeline_VITIS_LOOP_14_1</Name>
            <Loops>
                <VITIS_LOOP_14_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>582</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75 ~ 582</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_14_1>
                        <Name>VITIS_LOOP_14_1</Name>
                        <TripCount>
                            <range>
                                <min>5</min>
                                <max>512</max>
                            </range>
                        </TripCount>
                        <Latency>6 ~ 513</Latency>
                        <AbsoluteTimeLatency>60.000 ns ~ 5.130 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_14_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>91</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>413</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_139_p2" SOURCE="src/top.cpp:14" URAM="0" VARIABLE="add_ln14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cabac_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>5523</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>8738</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="streamCtxRAM_fifo_U" SOURCE="src/top.cpp:26" URAM="0" VARIABLE="streamCtxRAM"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ctxTables_U" SOURCE="src/top.cpp:29" URAM="0" VARIABLE="ctxTables"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="data_out_1_U" SOURCE="" URAM="0" VARIABLE="data_out_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="tempBst_U" SOURCE="src/top.cpp:44" URAM="0" VARIABLE="tempBst"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="globalCtx" index="0" direction="inout" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ctx" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="globalCtx_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="globalCtx_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bitStream" index="1" direction="in" srcType="stream&lt;unsigned char, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="bitStream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bitOut" index="2" direction="unused" srcType="stream&lt;unsigned int, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="bitOut" name="" usage="data" direction="unused"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_in_s" index="3" direction="in" srcType="stream&lt;_data_in, 0&gt;&amp;" srcSize="4096">
            <hwRefs>
                <hwRef type="interface" interface="data_in_s" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_out_s" index="4" direction="out" srcType="stream&lt;_data_out, 0&gt;&amp;" srcSize="336">
            <hwRefs>
                <hwRef type="interface" interface="data_out_s" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_EN" access="RW" description="Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_ST" access="RTOW" description="Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="globalCtx_1" access="W" description="Data signal of globalCtx" range="32">
                    <fields>
                        <field offset="0" width="32" name="globalCtx" access="W" description="Bit 31 to 0 of globalCtx"/>
                    </fields>
                </register>
                <register offset="0x14" name="globalCtx_2" access="W" description="Data signal of globalCtx" range="32">
                    <fields>
                        <field offset="0" width="32" name="globalCtx" access="W" description="Bit 63 to 32 of globalCtx"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="globalCtx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_ctx:bitStream:bitOut:data_in_s:data_out_s</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_ctx" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_ctx_" paramPrefix="C_M_AXI_CTX_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ctx_ARADDR</port>
                <port>m_axi_ctx_ARBURST</port>
                <port>m_axi_ctx_ARCACHE</port>
                <port>m_axi_ctx_ARID</port>
                <port>m_axi_ctx_ARLEN</port>
                <port>m_axi_ctx_ARLOCK</port>
                <port>m_axi_ctx_ARPROT</port>
                <port>m_axi_ctx_ARQOS</port>
                <port>m_axi_ctx_ARREADY</port>
                <port>m_axi_ctx_ARREGION</port>
                <port>m_axi_ctx_ARSIZE</port>
                <port>m_axi_ctx_ARUSER</port>
                <port>m_axi_ctx_ARVALID</port>
                <port>m_axi_ctx_AWADDR</port>
                <port>m_axi_ctx_AWBURST</port>
                <port>m_axi_ctx_AWCACHE</port>
                <port>m_axi_ctx_AWID</port>
                <port>m_axi_ctx_AWLEN</port>
                <port>m_axi_ctx_AWLOCK</port>
                <port>m_axi_ctx_AWPROT</port>
                <port>m_axi_ctx_AWQOS</port>
                <port>m_axi_ctx_AWREADY</port>
                <port>m_axi_ctx_AWREGION</port>
                <port>m_axi_ctx_AWSIZE</port>
                <port>m_axi_ctx_AWUSER</port>
                <port>m_axi_ctx_AWVALID</port>
                <port>m_axi_ctx_BID</port>
                <port>m_axi_ctx_BREADY</port>
                <port>m_axi_ctx_BRESP</port>
                <port>m_axi_ctx_BUSER</port>
                <port>m_axi_ctx_BVALID</port>
                <port>m_axi_ctx_RDATA</port>
                <port>m_axi_ctx_RID</port>
                <port>m_axi_ctx_RLAST</port>
                <port>m_axi_ctx_RREADY</port>
                <port>m_axi_ctx_RRESP</port>
                <port>m_axi_ctx_RUSER</port>
                <port>m_axi_ctx_RVALID</port>
                <port>m_axi_ctx_WDATA</port>
                <port>m_axi_ctx_WID</port>
                <port>m_axi_ctx_WLAST</port>
                <port>m_axi_ctx_WREADY</port>
                <port>m_axi_ctx_WSTRB</port>
                <port>m_axi_ctx_WUSER</port>
                <port>m_axi_ctx_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="globalCtx"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="globalCtx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bitStream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="bitStream_">
            <ports>
                <port>bitStream_TDATA</port>
                <port>bitStream_TREADY</port>
                <port>bitStream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="bitStream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bitOut" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="bitOut_">
            <ports>
                <port>bitOut_TDATA</port>
                <port>bitOut_TREADY</port>
                <port>bitOut_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="bitOut"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_in_s" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="4096" portPrefix="data_in_s_">
            <ports>
                <port>data_in_s_TDATA</port>
                <port>data_in_s_TREADY</port>
                <port>data_in_s_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="data_in_s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out_s" type="axi4stream" busTypeName="axis" mode="master" dataWidth="336" portPrefix="data_out_s_">
            <ports>
                <port>data_out_s_TDATA</port>
                <port>data_out_s_TREADY</port>
                <port>data_out_s_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="data_out_s"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_ctx">8 -&gt; 8, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST</column>
                    <column name="s_axi_control">globalCtx_1, 0x10, 32, W, Data signal of globalCtx, </column>
                    <column name="s_axi_control">globalCtx_2, 0x14, 32, W, Data signal of globalCtx, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="bitOut">both, 8, 1, 1</column>
                    <column name="bitStream">both, 8, 1, 1</column>
                    <column name="data_in_s">both, 4096, 1, 1</column>
                    <column name="data_out_s">both, 336, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="globalCtx">inout, pointer</column>
                    <column name="bitStream">in, stream&lt;unsigned char 0&gt;&amp;</column>
                    <column name="bitOut">unused, stream&lt;unsigned int 0&gt;&amp;</column>
                    <column name="data_in_s">in, stream&lt;_data_in 0&gt;&amp;</column>
                    <column name="data_out_s">out, stream&lt;_data_out 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="globalCtx">m_axi_ctx, interface, , </column>
                    <column name="globalCtx">s_axi_control, register, offset, name=globalCtx_1 offset=0x10 range=32</column>
                    <column name="globalCtx">s_axi_control, register, offset, name=globalCtx_2 offset=0x14 range=32</column>
                    <column name="bitStream">bitStream, interface, , </column>
                    <column name="bitOut">bitOut, interface, , </column>
                    <column name="data_in_s">data_in_s, interface, , </column>
                    <column name="data_out_s">data_out_s, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="5">HW Interface, Variable, Problem, Resolution, Location</keys>
                    <column name="m_axi_ctx">globalCtx, Volatile or Atomic access cannot be transformed, 214-227, src/initializer.cpp:30:15</column>
                    <column name="m_axi_ctx">globalCtx, Volatile or Atomic access cannot be transformed, 214-227, src/top.cpp:15:16</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="src/top.cpp:23" status="valid" parentFunction="cabac_top" variable="globalCtx" isDirective="0" options="mode=m_axi bundle=ctx name=gCtx port=globalCtx"/>
        <Pragma type="interface" location="src/top.cpp:24" status="valid" parentFunction="cabac_top" variable="globalCtx" isDirective="0" options="mode=s_axilite port=globalCtx"/>
        <Pragma type="stream" location="src/top.cpp:27" status="valid" parentFunction="cabac_top" variable="streamCtxRAM" isDirective="0" options="depth=512 type=fifo variable=streamCtxRAM"/>
    </PragmaReport>
</profile>

