{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683216656157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 11:10:56 2023 " "Processing started: Thu May  4 11:10:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683216656159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216656159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216656160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683216656279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683216656279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657731 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-hybrid " "Found design unit 1: ALU-hybrid" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657736 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-dataflow " "Found design unit 1: ControlUnit-dataflow" {  } { { "../../proj/src/TopLevel/ControlUnit.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ControlUnit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657738 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../../proj/src/TopLevel/ControlUnit.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ControlUnit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/EX_MEM_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/EX_MEM_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM_reg-structural " "Found design unit 1: EX_MEM_reg-structural" {  } { { "../../proj/src/TopLevel/EX_MEM_reg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/EX_MEM_reg.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657741 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_reg " "Found entity 1: EX_MEM_reg" {  } { { "../../proj/src/TopLevel/EX_MEM_reg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/EX_MEM_reg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_reg-structural " "Found design unit 1: ID_EX_reg-structural" {  } { { "../../proj/src/TopLevel/ID_EX_reg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657743 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_reg " "Found entity 1: ID_EX_reg" {  } { { "../../proj/src/TopLevel/ID_EX_reg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/IF_ID_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/IF_ID_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_reg-structural " "Found design unit 1: IF_ID_reg-structural" {  } { { "../../proj/src/TopLevel/IF_ID_reg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/IF_ID_reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657746 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "../../proj/src/TopLevel/IF_ID_reg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/IF_ID_reg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MEM_WB_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MEM_WB_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB_reg-structural " "Found design unit 1: MEM_WB_reg-structural" {  } { { "../../proj/src/TopLevel/MEM_WB_reg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MEM_WB_reg.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657748 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_reg " "Found entity 1: MEM_WB_reg" {  } { { "../../proj/src/TopLevel/MEM_WB_reg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MEM_WB_reg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_processor-structure " "Found design unit 1: MIPS_processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657750 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_processor " "Found entity 1: MIPS_processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ShiftLeft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ShiftLeft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2-ShiftLeft2 " "Found design unit 1: ShiftLeft2-ShiftLeft2" {  } { { "../../proj/src/TopLevel/ShiftLeft2.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ShiftLeft2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657753 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "../../proj/src/TopLevel/ShiftLeft2.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ShiftLeft2.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/alu_addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/alu_addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_addersubtractor-structural " "Found design unit 1: alu_addersubtractor-structural" {  } { { "../../proj/src/TopLevel/alu_addersubtractor.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/alu_addersubtractor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657755 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_addersubtractor " "Found entity 1: alu_addersubtractor" {  } { { "../../proj/src/TopLevel/alu_addersubtractor.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/alu_addersubtractor.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657757 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-dataflow " "Found design unit 1: decoder5t32-dataflow" {  } { { "../../proj/src/TopLevel/decoder5t32.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/decoder5t32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657759 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../proj/src/TopLevel/decoder5t32.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/decoder5t32.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657762 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_N-mixed " "Found design unit 1: dffg_N-mixed" {  } { { "../../proj/src/TopLevel/dffg_N.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657763 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_N " "Found entity 1: dffg_N" {  } { { "../../proj/src/TopLevel/dffg_N.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg_N.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structure " "Found design unit 1: full_adder-structure" {  } { { "../../proj/src/TopLevel/full_adder.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657766 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../proj/src/TopLevel/full_adder.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_n-structure " "Found design unit 1: full_adder_n-structure" {  } { { "../../proj/src/TopLevel/full_adder_n.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder_n.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657768 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_n " "Found entity 1: full_adder_n" {  } { { "../../proj/src/TopLevel/full_adder_n.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder_n.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657770 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657772 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657774 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_5-structural " "Found design unit 1: mux2t1_5-structural" {  } { { "../../proj/src/TopLevel/mux2t1_5.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657777 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_5 " "Found entity 1: mux2t1_5" {  } { { "../../proj/src/TopLevel/mux2t1_5.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657779 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1-dataflow " "Found design unit 1: mux32t1-dataflow" {  } { { "../../proj/src/TopLevel/mux32t1.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux32t1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657782 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/TopLevel/mux32t1.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux32t1.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ones_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ones_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_comp-structure " "Found design unit 1: ones_comp-structure" {  } { { "../../proj/src/TopLevel/ones_comp.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ones_comp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657784 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_comp " "Found entity 1: ones_comp" {  } { { "../../proj/src/TopLevel/ones_comp.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ones_comp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657786 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-structure " "Found design unit 1: reg_file-structure" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657789 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-dataflow " "Found design unit 1: shifter-dataflow" {  } { { "../../proj/src/TopLevel/shifter.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/shifter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657791 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../proj/src/TopLevel/shifter.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/shifter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/signExt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/signExt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExt-dataflow " "Found design unit 1: signExt-dataflow" {  } { { "../../proj/src/TopLevel/signExt.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/signExt.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657794 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExt " "Found entity 1: signExt" {  } { { "../../proj/src/TopLevel/signExt.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/signExt.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/xorg2.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657796 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216657796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216657796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683216657851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(50) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(50): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683216657852 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(53) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(53): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683216657852 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1 MIPS_Processor.vhd(138) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(138): object \"s1\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683216657852 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s2 MIPS_Processor.vhd(138) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(138): object \"s2\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683216657852 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N dffg_N:PC_Register " "Elaborating entity \"dffg_N\" for hierarchy \"dffg_N:PC_Register\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PC_Register" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216657895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216657906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_n full_adder_n:ADD_4 " "Elaborating entity \"full_adder_n\" for hierarchy \"full_adder_n:ADD_4\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ADD_4" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216657921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder_n:ADD_4\|full_adder:full_adder_0 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder_n:ADD_4\|full_adder:full_adder_0\"" {  } { { "../../proj/src/TopLevel/full_adder_n.vhd" "full_adder_0" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder_n.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216657936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 full_adder_n:ADD_4\|full_adder:full_adder_0\|xorg2:xor_1 " "Elaborating entity \"xorg2\" for hierarchy \"full_adder_n:ADD_4\|full_adder:full_adder_0\|xorg2:xor_1\"" {  } { { "../../proj/src/TopLevel/full_adder.vhd" "xor_1" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216657947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 full_adder_n:ADD_4\|full_adder:full_adder_0\|andg2:and_1 " "Elaborating entity \"andg2\" for hierarchy \"full_adder_n:ADD_4\|full_adder:full_adder_0\|andg2:and_1\"" {  } { { "../../proj/src/TopLevel/full_adder.vhd" "and_1" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216657961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 full_adder_n:ADD_4\|full_adder:full_adder_0\|org2:or_1 " "Elaborating entity \"org2\" for hierarchy \"full_adder_n:ADD_4\|full_adder:full_adder_0\|org2:or_1\"" {  } { { "../../proj/src/TopLevel/full_adder.vhd" "or_1" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216657975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_reg IF_ID_reg:IF_ID " "Elaborating entity \"IF_ID_reg\" for hierarchy \"IF_ID_reg:IF_ID\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IF_ID" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CONTROL_UNIT " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CONTROL_UNIT\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "CONTROL_UNIT" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:REGISTER_FILE " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:REGISTER_FILE\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "REGISTER_FILE" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5t32 reg_file:REGISTER_FILE\|decoder5t32:decode " "Elaborating entity \"decoder5t32\" for hierarchy \"reg_file:REGISTER_FILE\|decoder5t32:decode\"" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "decode" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 reg_file:REGISTER_FILE\|mux32t1:mux_1 " "Elaborating entity \"mux32t1\" for hierarchy \"reg_file:REGISTER_FILE\|mux32t1:mux_1\"" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "mux_1" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExt signExt:SIGN_EXTENDER " "Elaborating entity \"signExt\" for hierarchy \"signExt:SIGN_EXTENDER\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "SIGN_EXTENDER" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_reg ID_EX_reg:ID_EX " "Elaborating entity \"ID_EX_reg\" for hierarchy \"ID_EX_reg:ID_EX\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ID_EX" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N ID_EX_reg:ID_EX\|dffg_N:x5 " "Elaborating entity \"dffg_N\" for hierarchy \"ID_EX_reg:ID_EX\|dffg_N:x5\"" {  } { { "../../proj/src/TopLevel/ID_EX_reg.vhd" "x5" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N ID_EX_reg:ID_EX\|dffg_N:x7 " "Elaborating entity \"dffg_N\" for hierarchy \"ID_EX_reg:ID_EX\|dffg_N:x7\"" {  } { { "../../proj/src/TopLevel/ID_EX_reg.vhd" "x7" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:MUX_JumpReg " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:MUX_JumpReg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MUX_JumpReg" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 mux2t1_N:MUX_JumpReg\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"mux2t1_N:MUX_JumpReg\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_N:MUX_JumpReg\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_stage2 " "Elaborating entity \"invg\" for hierarchy \"mux2t1_N:MUX_JumpReg\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_stage2\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_stage2" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALU0" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Data2 ALU.vhd(62) " "Verilog HDL or VHDL warning at ALU.vhd(62): object \"s_Data2\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683216658262 "|MIPS_Processor|ALU:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_addersubtractor ALU:ALU0\|alu_addersubtractor:ADDER_SUBTRACTOR " "Elaborating entity \"alu_addersubtractor\" for hierarchy \"ALU:ALU0\|alu_addersubtractor:ADDER_SUBTRACTOR\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "ADDER_SUBTRACTOR" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_comp ALU:ALU0\|alu_addersubtractor:ADDER_SUBTRACTOR\|ones_comp:inverter " "Elaborating entity \"ones_comp\" for hierarchy \"ALU:ALU0\|alu_addersubtractor:ADDER_SUBTRACTOR\|ones_comp:inverter\"" {  } { { "../../proj/src/TopLevel/alu_addersubtractor.vhd" "inverter" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/alu_addersubtractor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ALU:ALU0\|shifter:SHIFTER1 " "Elaborating entity \"shifter\" for hierarchy \"ALU:ALU0\|shifter:SHIFTER1\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "SHIFTER1" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU:ALU0\|mux2t1_N:MUX_ALU_OUT1 " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU:ALU0\|mux2t1_N:MUX_ALU_OUT1\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "MUX_ALU_OUT1" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:MUX_RegDst " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:MUX_RegDst\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MUX_RegDst" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_reg EX_MEM_reg:EX_MEM " "Elaborating entity \"EX_MEM_reg\" for hierarchy \"EX_MEM_reg:EX_MEM\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EX_MEM" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg EX_MEM_reg:EX_MEM\|dffg:x3_1 " "Elaborating entity \"dffg\" for hierarchy \"EX_MEM_reg:EX_MEM\|dffg:x3_1\"" {  } { { "../../proj/src/TopLevel/EX_MEM_reg.vhd" "x3_1" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/EX_MEM_reg.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_reg MEM_WB_reg:MEM_WB " "Elaborating entity \"MEM_WB_reg\" for hierarchy \"MEM_WB_reg:MEM_WB\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MEM_WB" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216658559 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683216660373 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683216660373 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683216660373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216660456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216660456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216660456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216660456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216660456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216660456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216660456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216660456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216660456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216660456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216660456 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683216660456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216660494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216660494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683216662250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683216666069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683216666069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3813 " "Implemented 3813 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683216666385 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683216666385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3650 " "Implemented 3650 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683216666385 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683216666385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683216666385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683216666434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 11:11:06 2023 " "Processing ended: Thu May  4 11:11:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683216666434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683216666434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683216666434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683216666434 ""}
