// Seed: 1717791185
module module_0 (
    input wand id_0,
    input tri  id_1,
    input tri0 id_2
    , id_4
);
  wire id_5;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply0 id_0
    , id_9,
    input supply1 id_1,
    output tri0 id_2,
    output wand id_3,
    output wire id_4
    , id_10,
    output tri0 id_5,
    input wor id_6,
    input tri1 id_7
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_1
  );
  logic id_11;
  ;
endmodule
module module_2;
  reg id_1;
  assign id_1 = id_1;
  logic id_2 = id_2;
  wire [-1 : $realtime] id_3;
  wire id_4, id_5, id_6;
  assign module_0.id_1 = 0;
  assign id_6 = id_2;
  parameter id_7 = -1;
  reg id_8;
  assign id_2 = -1;
  always @*
    if (id_7) begin : LABEL_0
      assign id_4 = id_6 ** -1;
      $clog2(38);
      ;
    end else begin : LABEL_1
      id_8 = id_6;
      id_1 <= 1;
    end
  logic [-1 'h0 : 1] id_9;
  ;
endmodule
