// Seed: 1998634571
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_2();
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output wand id_2,
    output uwire id_3,
    output wand id_4,
    input tri1 id_5,
    output wor id_6,
    output uwire id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_9
  );
endmodule
module module_2;
  logic [7:0] id_1;
  assign id_1[1'b0] = id_1;
  wire id_2;
  wire id_3;
endmodule
