<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2426" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2426{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_2426{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_2426{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_2426{left:213px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t5_2426{left:299px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t6_2426{left:163px;bottom:1063px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t7_2426{left:597px;bottom:1063px;letter-spacing:-0.14px;}
#t8_2426{left:75px;bottom:1039px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t9_2426{left:85px;bottom:1014px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ta_2426{left:405px;bottom:1014px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tb_2426{left:85px;bottom:990px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tc_2426{left:405px;bottom:990px;letter-spacing:-0.14px;word-spacing:0.01px;}
#td_2426{left:622px;bottom:990px;letter-spacing:-0.13px;}
#te_2426{left:75px;bottom:965px;letter-spacing:-0.13px;}
#tf_2426{left:85px;bottom:941px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tg_2426{left:405px;bottom:941px;letter-spacing:-0.14px;word-spacing:0.01px;}
#th_2426{left:85px;bottom:917px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ti_2426{left:405px;bottom:917px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tj_2426{left:75px;bottom:892px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tk_2426{left:85px;bottom:868px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tl_2426{left:405px;bottom:868px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tm_2426{left:85px;bottom:843px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tn_2426{left:405px;bottom:843px;letter-spacing:-0.14px;word-spacing:0.01px;}
#to_2426{left:622px;bottom:843px;letter-spacing:-0.13px;}
#tp_2426{left:75px;bottom:819px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tq_2426{left:85px;bottom:794px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tr_2426{left:405px;bottom:794px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ts_2426{left:85px;bottom:770px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tt_2426{left:405px;bottom:770px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tu_2426{left:622px;bottom:770px;letter-spacing:-0.13px;}
#tv_2426{left:75px;bottom:745px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tw_2426{left:85px;bottom:721px;letter-spacing:-0.14px;}
#tx_2426{left:405px;bottom:721px;letter-spacing:-0.14px;}
#ty_2426{left:85px;bottom:697px;letter-spacing:-0.14px;}
#tz_2426{left:405px;bottom:697px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t10_2426{left:622px;bottom:697px;letter-spacing:-0.13px;}
#t11_2426{left:75px;bottom:672px;letter-spacing:-0.13px;}
#t12_2426{left:85px;bottom:648px;letter-spacing:-0.14px;}
#t13_2426{left:405px;bottom:648px;letter-spacing:-0.14px;}
#t14_2426{left:85px;bottom:623px;letter-spacing:-0.14px;}
#t15_2426{left:405px;bottom:623px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t16_2426{left:75px;bottom:599px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t17_2426{left:85px;bottom:574px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t18_2426{left:405px;bottom:574px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t19_2426{left:85px;bottom:550px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1a_2426{left:405px;bottom:550px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1b_2426{left:622px;bottom:550px;letter-spacing:-0.13px;}
#t1c_2426{left:75px;bottom:525px;letter-spacing:-0.13px;}
#t1d_2426{left:85px;bottom:501px;letter-spacing:-0.14px;}
#t1e_2426{left:405px;bottom:501px;letter-spacing:-0.14px;}
#t1f_2426{left:85px;bottom:477px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1g_2426{left:405px;bottom:477px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1h_2426{left:622px;bottom:477px;letter-spacing:-0.13px;}
#t1i_2426{left:75px;bottom:452px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1j_2426{left:85px;bottom:428px;letter-spacing:-0.14px;}
#t1k_2426{left:405px;bottom:428px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1l_2426{left:85px;bottom:403px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1m_2426{left:405px;bottom:403px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1n_2426{left:622px;bottom:403px;letter-spacing:-0.13px;}
#t1o_2426{left:75px;bottom:379px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1p_2426{left:85px;bottom:354px;letter-spacing:-0.13px;}
#t1q_2426{left:405px;bottom:354px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1r_2426{left:85px;bottom:330px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_2426{left:405px;bottom:330px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1t_2426{left:75px;bottom:305px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_2426{left:85px;bottom:281px;letter-spacing:-0.13px;}
#t1v_2426{left:405px;bottom:281px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1w_2426{left:85px;bottom:257px;letter-spacing:-0.13px;}
#t1x_2426{left:405px;bottom:257px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1y_2426{left:75px;bottom:232px;letter-spacing:-0.13px;}
#t1z_2426{left:85px;bottom:208px;letter-spacing:-0.14px;}
#t20_2426{left:405px;bottom:208px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_2426{left:85px;bottom:183px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t22_2426{left:405px;bottom:183px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t23_2426{left:622px;bottom:183px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t24_2426{left:75px;bottom:159px;letter-spacing:-0.13px;}
#t25_2426{left:85px;bottom:134px;letter-spacing:-0.13px;}
#t26_2426{left:405px;bottom:134px;letter-spacing:-0.14px;word-spacing:0.01px;}

.s1_2426{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2426{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2426{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2426{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s5_2426{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2426" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2426Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2426" style="-webkit-user-select: none;"><object width="935" height="1210" data="2426/2426.svg" type="image/svg+xml" id="pdf2426" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2426" class="t s1_2426">B-48 </span><span id="t2_2426" class="t s1_2426">Vol. 2D </span>
<span id="t3_2426" class="t s2_2426">INSTRUCTION FORMATS AND ENCODINGS </span>
<span id="t4_2426" class="t s3_2426">Table B-26. </span><span id="t5_2426" class="t s3_2426">Formats and Encodings of SSE2 Floating-Point Instructions </span>
<span id="t6_2426" class="t s4_2426">Instruction and Format </span><span id="t7_2426" class="t s4_2426">Encoding </span>
<span id="t8_2426" class="t s4_2426">ADDPD—Add Packed Double Precision Floating-Point Values </span>
<span id="t9_2426" class="t s5_2426">xmmreg2 to xmmreg1 </span><span id="ta_2426" class="t s5_2426">0110 0110:0000 1111:0101 1000:11 xmmreg1 xmmreg2 </span>
<span id="tb_2426" class="t s5_2426">mem to xmmreg </span><span id="tc_2426" class="t s5_2426">0110 0110:0000 1111:0101 1000: </span><span id="td_2426" class="t s5_2426">mod xmmreg r/m </span>
<span id="te_2426" class="t s4_2426">ADDSD—Add Scalar Double Precision Floating-Point Values </span>
<span id="tf_2426" class="t s5_2426">xmmreg2 to xmmreg1 </span><span id="tg_2426" class="t s5_2426">1111 0010:0000 1111:0101 1000:11 xmmreg1 xmmreg2 </span>
<span id="th_2426" class="t s5_2426">mem to xmmreg </span><span id="ti_2426" class="t s5_2426">1111 0010:0000 1111:0101 1000: mod xmmreg r/m </span>
<span id="tj_2426" class="t s4_2426">ANDNPD—Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values </span>
<span id="tk_2426" class="t s5_2426">xmmreg2 to xmmreg1 </span><span id="tl_2426" class="t s5_2426">0110 0110:0000 1111:0101 0101:11 xmmreg1 xmmreg2 </span>
<span id="tm_2426" class="t s5_2426">mem to xmmreg </span><span id="tn_2426" class="t s5_2426">0110 0110:0000 1111:0101 0101: </span><span id="to_2426" class="t s5_2426">mod xmmreg r/m </span>
<span id="tp_2426" class="t s4_2426">ANDPD—Bitwise Logical AND of Packed Double Precision Floating-Point Values </span>
<span id="tq_2426" class="t s5_2426">xmmreg2 to xmmreg1 </span><span id="tr_2426" class="t s5_2426">0110 0110:0000 1111:0101 0100:11 xmmreg1 xmmreg2 </span>
<span id="ts_2426" class="t s5_2426">mem to xmmreg </span><span id="tt_2426" class="t s5_2426">0110 0110:0000 1111:0101 0100: </span><span id="tu_2426" class="t s5_2426">mod xmmreg r/m </span>
<span id="tv_2426" class="t s4_2426">CMPPD—Compare Packed Double Precision Floating-Point Values </span>
<span id="tw_2426" class="t s5_2426">xmmreg2 to xmmreg1, imm8 </span><span id="tx_2426" class="t s5_2426">0110 0110:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8 </span>
<span id="ty_2426" class="t s5_2426">mem to xmmreg, imm8 </span><span id="tz_2426" class="t s5_2426">0110 0110:0000 1111:1100 0010: </span><span id="t10_2426" class="t s5_2426">mod xmmreg r/m: imm8 </span>
<span id="t11_2426" class="t s4_2426">CMPSD—Compare Scalar Double Precision Floating-Point Values </span>
<span id="t12_2426" class="t s5_2426">xmmreg2 to xmmreg1, imm8 </span><span id="t13_2426" class="t s5_2426">1111 0010:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8 </span>
<span id="t14_2426" class="t s5_2426">mem to xmmreg, imm8 </span><span id="t15_2426" class="t s5_2426">11110 010:0000 1111:1100 0010: mod xmmreg r/m: imm8 </span>
<span id="t16_2426" class="t s4_2426">COMISD—Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS </span>
<span id="t17_2426" class="t s5_2426">xmmreg2 to xmmreg1 </span><span id="t18_2426" class="t s5_2426">0110 0110:0000 1111:0010 1111:11 xmmreg1 xmmreg2 </span>
<span id="t19_2426" class="t s5_2426">mem to xmmreg </span><span id="t1a_2426" class="t s5_2426">0110 0110:0000 1111:0010 1111: </span><span id="t1b_2426" class="t s5_2426">mod xmmreg r/m </span>
<span id="t1c_2426" class="t s4_2426">CVTPI2PD—Convert Packed Doubleword Integers to Packed Double Precision Floating-Point Values </span>
<span id="t1d_2426" class="t s5_2426">mmreg to xmmreg </span><span id="t1e_2426" class="t s5_2426">0110 0110:0000 1111:0010 1010:11 xmmreg1 mmreg1 </span>
<span id="t1f_2426" class="t s5_2426">mem to xmmreg </span><span id="t1g_2426" class="t s5_2426">0110 0110:0000 1111:0010 1010: </span><span id="t1h_2426" class="t s5_2426">mod xmmreg r/m </span>
<span id="t1i_2426" class="t s4_2426">CVTPD2PI—Convert Packed Double Precision Floating-Point Values to Packed Doubleword Integers </span>
<span id="t1j_2426" class="t s5_2426">xmmreg to mmreg </span><span id="t1k_2426" class="t s5_2426">0110 0110:0000 1111:0010 1101:11 mmreg1 xmmreg1 </span>
<span id="t1l_2426" class="t s5_2426">mem to mmreg </span><span id="t1m_2426" class="t s5_2426">0110 0110:0000 1111:0010 1101: </span><span id="t1n_2426" class="t s5_2426">mod mmreg r/m </span>
<span id="t1o_2426" class="t s4_2426">CVTSI2SD—Convert Doubleword Integer to Scalar Double Precision Floating-Point Value </span>
<span id="t1p_2426" class="t s5_2426">r32 to xmmreg1 </span><span id="t1q_2426" class="t s5_2426">1111 0010:0000 1111:0010 1010:11 xmmreg r32 </span>
<span id="t1r_2426" class="t s5_2426">mem to xmmreg </span><span id="t1s_2426" class="t s5_2426">1111 0010:0000 1111:0010 1010: mod xmmreg r/m </span>
<span id="t1t_2426" class="t s4_2426">CVTSD2SI—Convert Scalar Double Precision Floating-Point Value to Doubleword Integer </span>
<span id="t1u_2426" class="t s5_2426">xmmreg to r32 </span><span id="t1v_2426" class="t s5_2426">1111 0010:0000 1111:0010 1101:11 r32 xmmreg </span>
<span id="t1w_2426" class="t s5_2426">mem to r32 </span><span id="t1x_2426" class="t s5_2426">1111 0010:0000 1111:0010 1101: mod r32 r/m </span>
<span id="t1y_2426" class="t s4_2426">CVTTPD2PI—Convert with Truncation Packed Double Precision Floating-Point Values to Packed Doubleword Integers </span>
<span id="t1z_2426" class="t s5_2426">xmmreg to mmreg </span><span id="t20_2426" class="t s5_2426">0110 0110:0000 1111:0010 1100:11 mmreg xmmreg </span>
<span id="t21_2426" class="t s5_2426">mem to mmreg </span><span id="t22_2426" class="t s5_2426">0110 0110:0000 1111:0010 1100: </span><span id="t23_2426" class="t s5_2426">mod mmreg r/m </span>
<span id="t24_2426" class="t s4_2426">CVTTSD2SI—Convert with Truncation Scalar Double Precision Floating-Point Value to Doubleword Integer </span>
<span id="t25_2426" class="t s5_2426">xmmreg to r32 </span><span id="t26_2426" class="t s5_2426">1111 0010:0000 1111:0010 1100:11 r32 xmmreg </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
