<table border="1" class="dataframe">
  <thead>
    <tr style="text-align: right;">
      <th>Accelerator</th>
      <th>Tech [nm]</th>
      <th>Area [mm2]</th>
      <th>Freq [MHz]</th>
      <th>Voltage [V]</th>
      <th>Power [mW]</th>
      <th>Perf [GOPS]</th>
      <th>Energy Efficiency [GOPS/W]</th>
      <th>Unnamed: 8</th>
      <th>Data Type</th>
      <th>Maturity</th>
      <th>Dominant Kind</th>
      <th>ISA</th>
      <th>Vector</th>
      <th>L1 NPU</th>
      <th>L2 NPU</th>
      <th>L3 NPU</th>
      <th>IMC</th>
      <th>Zotero key</th>
      <th>DOI</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>SNCPU</td>
      <td>65nm</td>
      <td>4.47</td>
      <td>400</td>
      <td>1</td>
      <td>116.0</td>
      <td>75.900</td>
      <td>654.310345</td>
      <td>100</td>
      <td>INT8</td>
      <td>Silicon</td>
      <td>L2 NPU</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>juSystolicNeuralCPU2023</td>
      <td>10.1109/JSSC.2022.3214170</td>
    </tr>
    <tr>
      <td>Dustin</td>
      <td>65nm</td>
      <td>10</td>
      <td>205</td>
      <td>1.2</td>
      <td>156.0</td>
      <td>33.600</td>
      <td>215.384615</td>
      <td>128</td>
      <td>INT2 x INT4</td>
      <td>Silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>ottaviDustin16CoresParallel2023</td>
      <td>10.1109/TCSI.2023.3254810</td>
    </tr>
    <tr>
      <td>Darkside</td>
      <td>65nm</td>
      <td>3.85</td>
      <td>200</td>
      <td>1.2</td>
      <td>89.1</td>
      <td>12.600</td>
      <td>141.414141</td>
      <td>32</td>
      <td>FP16</td>
      <td>Silicon</td>
      <td>L1 NPU</td>
      <td>x</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>garofaloDARKSIDEHeterogeneousRISCV2022</td>
      <td>10.1109/OJSSCS.2022.3210082</td>
    </tr>
    <tr>
      <td>SamurAI</td>
      <td>28nm</td>
      <td>4.52</td>
      <td>350</td>
      <td>0.9</td>
      <td>94.7</td>
      <td>36.000</td>
      <td>380.147835</td>
      <td>64</td>
      <td>INT8</td>
      <td>Silicon</td>
      <td>L2 NPU</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>miro-panadesSamurAIVersatileIoT2022</td>
      <td>10.1109/JSSC.2022.3198505</td>
    </tr>
    <tr>
      <td>Marsellus</td>
      <td>22nm</td>
      <td>18.7 (1.9 cluster)</td>
      <td>420</td>
      <td>0.8</td>
      <td>123.0</td>
      <td>637.000</td>
      <td>5178.861789</td>
      <td>10368 1--bit</td>
      <td>INT2</td>
      <td>Silicon</td>
      <td>L1 NPU</td>
      <td>x</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>conti22124TOPS2023</td>
      <td>10.1109/JSSC.2023.3318301</td>
    </tr>
    <tr>
      <td>Garofalo et al.</td>
      <td>22nm</td>
      <td>30</td>
      <td>500</td>
      <td>0.8</td>
      <td>150.0</td>
      <td>958.000</td>
      <td>6386.666667</td>
      <td>36 (DW)</td>
      <td>Analog</td>
      <td>Pre-silicon</td>
      <td>L1 NPU</td>
      <td>x</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>garofaloHeterogeneousInMemoryComputing2022</td>
      <td>10.1109/JETCAS.2022.3170152</td>
    </tr>
    <tr>
      <td>DIANA</td>
      <td>22nm</td>
      <td>10.24</td>
      <td>250</td>
      <td>0.8</td>
      <td>132.0</td>
      <td>230.000</td>
      <td>1742.424242</td>
      <td>256</td>
      <td>INT8</td>
      <td>Silicon</td>
      <td>L2 NPU</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>houshmandDIANAEndtoEndHybrid2023</td>
      <td>10.1109/JSSC.2022.3214064</td>
    </tr>
    <tr>
      <td>TinyVers</td>
      <td>22nm</td>
      <td>6.25</td>
      <td>150</td>
      <td>0.8</td>
      <td>20.0</td>
      <td>17.600</td>
      <td>880.000000</td>
      <td>64</td>
      <td>INT8</td>
      <td>Silicon</td>
      <td>L2 NPU</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>jainTinyVersTinyVersatile2023</td>
      <td>10.1109/JSSC.2023.3236566</td>
    </tr>
    <tr>
      <td>Kraken</td>
      <td>22nm</td>
      <td>9</td>
      <td>330</td>
      <td>0.8</td>
      <td>300.0</td>
      <td>75.000</td>
      <td>250.000000</td>
      <td>128</td>
      <td>INT2</td>
      <td>Silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>dimauroKrakenDirectEvent2022</td>
      <td>10.48550/arXiv.2209.01065</td>
    </tr>
    <tr>
      <td>Vega</td>
      <td>22nm</td>
      <td>12</td>
      <td>450</td>
      <td>0.8</td>
      <td>49.4</td>
      <td>32.200</td>
      <td>651.821862</td>
      <td>27</td>
      <td>INT8</td>
      <td>Silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>rossiVegaTenCoreSoC2022</td>
      <td>10.1109/JSSC.2021.3114881</td>
    </tr>
    <tr>
      <td>RedMulE</td>
      <td>22nm</td>
      <td>0.73</td>
      <td>613</td>
      <td>0.8</td>
      <td>193.0</td>
      <td>117.000</td>
      <td>606.217617</td>
      <td>96</td>
      <td>FP16</td>
      <td>Pre-silicon</td>
      <td>L1 NPU</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>tortorellaRedMuleMixedPrecisionMatrixMatrix2023</td>
      <td>10.48550/arXiv.2301.03904</td>
    </tr>
    <tr>
      <td>Spatz</td>
      <td>22nm</td>
      <td>20</td>
      <td>594</td>
      <td>0.8</td>
      <td>1070.0</td>
      <td>285.000</td>
      <td>266.355140</td>
      <td>256</td>
      <td>INT32</td>
      <td>Pre-silicon</td>
      <td>Vector</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>cavalcanteSpatzCompactVector2022</td>
      <td>10.1145/3508352.3549367</td>
    </tr>
    <tr>
      <td>Manticore</td>
      <td>22nm</td>
      <td>888</td>
      <td>500</td>
      <td>0.6</td>
      <td>200.0</td>
      <td>25.000</td>
      <td>125.000000</td>
      <td>24</td>
      <td>FP64</td>
      <td>Pre-silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>zarubaManticore4096CoreRISCV2021</td>
      <td>10.1109/MM.2020.3045564</td>
    </tr>
    <tr>
      <td>Vitruvius+</td>
      <td>22nm</td>
      <td>1.3</td>
      <td>1400</td>
      <td>0.8</td>
      <td>459.0</td>
      <td>21.700</td>
      <td>47.276688</td>
      <td>8</td>
      <td>FP64</td>
      <td>Pre-silicon</td>
      <td>Vector</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>minerviniVitruviusAreaEfficientRISCV2023</td>
      <td>10.1145/3575861</td>
    </tr>
    <tr>
      <td>Ara</td>
      <td>22nm</td>
      <td>10735 kGE</td>
      <td>1040</td>
      <td>0.8</td>
      <td>794.0</td>
      <td>32.400</td>
      <td>40.806045</td>
      <td>16</td>
      <td>FP64</td>
      <td>Pre-silicon</td>
      <td>Vector</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>cavalcanteAra1GHzScalable2020</td>
      <td>10.1109/TVLSI.2019.2950087</td>
    </tr>
    <tr>
      <td>NewAra</td>
      <td>22nm</td>
      <td>0.81</td>
      <td>1340</td>
      <td>0.8</td>
      <td>280.0</td>
      <td>10.400</td>
      <td>37.142857</td>
      <td>4</td>
      <td>FP64</td>
      <td>Pre-silicon</td>
      <td>Vector</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>perottiNewAraVector2022</td>
      <td>10.1109/ASAP54787.2022.00017</td>
    </tr>
    <tr>
      <td>Archimedes</td>
      <td>22nm</td>
      <td>3.38</td>
      <td>270</td>
      <td>0.65</td>
      <td>112.0</td>
      <td>1198.000</td>
      <td>10696.428571</td>
      <td>5184</td>
      <td>INT2 x INT8</td>
      <td>Pre-silicon</td>
      <td>L1 NPU</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>prasadSpecializationMeetsFlexibility</td>
      <td>10.1109/DAC56929.2023.10247945</td>
    </tr>
    <tr>
      <td>Tambe et al.</td>
      <td>12nm</td>
      <td>4.59</td>
      <td>717</td>
      <td>1</td>
      <td>111.0</td>
      <td>734.000</td>
      <td>6612.612613</td>
      <td>NaN</td>
      <td>FP4</td>
      <td>Silicon</td>
      <td>L2 NPU</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>tambe2212nm182023</td>
      <td>10.1109/ISSCC42615.2023.10067817</td>
    </tr>
    <tr>
      <td>exSDOTP</td>
      <td>12nm</td>
      <td>0.52</td>
      <td>1260</td>
      <td>0.8</td>
      <td>278.0</td>
      <td>160.000</td>
      <td>575.539568</td>
      <td>16</td>
      <td>FP8</td>
      <td>Pre-silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>bertacciniMiniFloatNNExSdotpISA2022</td>
      <td>10.1109/ARITH54963.2022.00010</td>
    </tr>
    <tr>
      <td>Esperanto</td>
      <td>7nm</td>
      <td>570</td>
      <td>1000</td>
      <td>NaN</td>
      <td>20000.0</td>
      <td>139000.000</td>
      <td>6950.000000</td>
      <td>69632</td>
      <td>INT8</td>
      <td>Silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>ditzelAcceleratingMLRecommendation2022</td>
      <td>10.1109/MM.2022.3140674</td>
    </tr>
    <tr>
      <td>Bruschi et al.</td>
      <td>5nm</td>
      <td>480</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>3070.0</td>
      <td>20000.000</td>
      <td>6514.657980</td>
      <td>33500000</td>
      <td>Analog</td>
      <td>Simulation</td>
      <td>L1 NPU</td>
      <td>x</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>bruschiEndtoEndDNNInference2022</td>
      <td>10.48550/arXiv.2211.12877</td>
    </tr>
    <tr>
      <td>CNC</td>
      <td>4nm</td>
      <td>1.92</td>
      <td>1150</td>
      <td>0.85</td>
      <td>510.0</td>
      <td>75.800</td>
      <td>148.627451</td>
      <td>512</td>
      <td>INT8</td>
      <td>Silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>chenEightCoreRISCVProcessor2022</td>
      <td>10.1109/JSSC.2022.3228765</td>
    </tr>
    <tr>
      <td>Siracusa</td>
      <td>16nm</td>
      <td>16 (10.1 cluster)</td>
      <td>360</td>
      <td>0.8</td>
      <td>332.0</td>
      <td>1950.000</td>
      <td>5873.493976</td>
      <td>10368 1x8--bit</td>
      <td>INT2 x INT8</td>
      <td>Silicon</td>
      <td>L1 NPU</td>
      <td>x</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>prasadSiracusa16Nm2024</td>
      <td>10.1109/JSSC.2024.3385987</td>
    </tr>
    <tr>
      <td>Occamy</td>
      <td>12nm</td>
      <td>146 (51.5 compute)</td>
      <td>1000</td>
      <td>0.8</td>
      <td>23000.0</td>
      <td>770.000</td>
      <td>33.478261</td>
      <td>432</td>
      <td>FP64</td>
      <td>Silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>paulinOccamy432Core282024</td>
      <td>10.48550/arXiv.2406.15068</td>
    </tr>
    <tr>
      <td>Vecim</td>
      <td>65nm</td>
      <td>4</td>
      <td>250</td>
      <td>1</td>
      <td>110.0</td>
      <td>25.300</td>
      <td>230.000000</td>
      <td>4</td>
      <td>FP16</td>
      <td>Silicon</td>
      <td>Vector</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>wang30Vecim2892024</td>
      <td>10.1109/ISSCC49657.2024.10454387</td>
    </tr>
    <tr>
      <td>MANIC</td>
      <td>22nm</td>
      <td>0.57</td>
      <td>48.9</td>
      <td>1.05</td>
      <td>2.0</td>
      <td>0.512</td>
      <td>256.000000</td>
      <td>1</td>
      <td>FP32</td>
      <td>Silicon</td>
      <td>Vector</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>gobieskiMANIC19Mu2023</td>
      <td>10.1109/ISCAS46773.2023.10181809</td>
    </tr>
    <tr>
      <td>Zhou et al.</td>
      <td>28nm</td>
      <td>NaN</td>
      <td>50</td>
      <td>NaN</td>
      <td>13.0</td>
      <td>3690.000</td>
      <td>283846.153846</td>
      <td>144000 1--bit cells</td>
      <td>INT2</td>
      <td>Simulation</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>zhouRISCVBasedFullyParallel2023</td>
      <td>10.1109/AICAS57966.2023.10168630</td>
    </tr>
    <tr>
      <td>speedAI240</td>
      <td>7nm</td>
      <td>NaN</td>
      <td>1300</td>
      <td>NaN</td>
      <td>67000.0</td>
      <td>2000000.000</td>
      <td>29850.746269</td>
      <td>372000</td>
      <td>FP8</td>
      <td>Simulation</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>snelgroveSpeedAI2402Petaflop30Teraflops2023</td>
      <td>10.1109/MM.2023.3255864</td>
    </tr>
    <tr>
      <td>CIFER</td>
      <td>12nm</td>
      <td>16</td>
      <td>1195</td>
      <td>0.8</td>
      <td>1792.0</td>
      <td>15.540</td>
      <td>8.671875</td>
      <td>14</td>
      <td>FP32</td>
      <td>Silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>liCIFERCacheCoherent12nm2023</td>
      <td>10.1109/LSSC.2023.3303111</td>
    </tr>
    <tr>
      <td>RDCIM</td>
      <td>55nm</td>
      <td>9.8</td>
      <td>200</td>
      <td>1.2</td>
      <td>43.0</td>
      <td>2820.000</td>
      <td>65581.395349</td>
      <td>524288 1--bit cells</td>
      <td>INT4</td>
      <td>Silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>yiRDCIMRISCVSupported2024d</td>
      <td>10.1109/TCSI.2024.3350664</td>
    </tr>
    <tr>
      <td>YUN</td>
      <td>65nm</td>
      <td>6</td>
      <td>280</td>
      <td>1.2</td>
      <td>707.0</td>
      <td>2.830</td>
      <td>4.002829</td>
      <td>4</td>
      <td>FP64</td>
      <td>Silicon</td>
      <td>Vector</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>perottiYunOpenSource64Bit2023</td>
      <td>10.1109/TCSII.2023.3292579</td>
    </tr>
    <tr>
      <td>Shaheen</td>
      <td>22nm</td>
      <td>9</td>
      <td>500</td>
      <td>0.8</td>
      <td>195.0</td>
      <td>26.000</td>
      <td>133.333333</td>
      <td>8</td>
      <td>INT2</td>
      <td>Silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>valenteHeterogeneousRISCVBased2024</td>
      <td>10.1109/TCSI.2024.3359044</td>
    </tr>
    <tr>
      <td>FlexNN</td>
      <td>22nm</td>
      <td>0.55</td>
      <td>463</td>
      <td>0.65</td>
      <td>26.0</td>
      <td>85.000</td>
      <td>3269.230769</td>
      <td>128</td>
      <td>INT2</td>
      <td>Pre-silicon</td>
      <td>ISA</td>
      <td>x</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>nadaliniTOPSRISCVParallel2023a</td>
      <td>10.1109/ISVLSI59464.2023.10238679</td>
    </tr>
    <tr>
      <td>Metis AIPU</td>
      <td>12nm</td>
      <td>144</td>
      <td>800</td>
      <td>0.68</td>
      <td>3490.0</td>
      <td>52400.000</td>
      <td>15014.326648</td>
      <td>NaN</td>
      <td>INT8</td>
      <td>Silicon</td>
      <td>L2 NPU</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>NaN</td>
      <td>x</td>
      <td>NaN</td>
      <td>x</td>
      <td>hager11MetisAIPU2024</td>
      <td>10.1109/ISSCC49657.2024.10454395</td>
    </tr>
  </tbody>
</table>