{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 16:59:35 2018 " "Info: Processing started: Tue Jun 12 16:59:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdProject2 -c sdProject2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdProject2 -c sdProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lasthopedec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lasthopedec.v" { { "Info" "ISGN_ENTITY_NAME" "1 lastHopeDec " "Info: Found entity 1: lastHopeDec" {  } { { "lastHopeDec.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/lastHopeDec.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bcd2correto99.v(9) " "Warning (10268): Verilog HDL information at bcd2correto99.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2correto99.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd2correto99.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder99 " "Info: Found entity 1: decoder99" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juncao.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file juncao.v" { { "Info" "ISGN_ENTITY_NAME" "1 juncao " "Info: Found entity 1: juncao" {  } { { "juncao.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/juncao.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ULA2.v(108) " "Warning (10268): Verilog HDL information at ULA2.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ULA2.v(203) " "Warning (10268): Verilog HDL information at ULA2.v(203): always construct contains both blocking and non-blocking assignments" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 203 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA2 " "Info: Found entity 1: ULA2" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bcd198correto.v(9) " "Warning (10268): Verilog HDL information at bcd198correto.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd198correto.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd198correto.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder198 " "Info: Found entity 1: decoder198" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "juncao " "Info: Elaborating entity \"juncao\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lastHopeDec lastHopeDec:dec " "Info: Elaborating entity \"lastHopeDec\" for hierarchy \"lastHopeDec:dec\"" {  } { { "juncao.v" "dec" { Text "C:/Users/gsm3/Desktop/Quartus Project/juncao.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA2 ULA2:ulaULA " "Info: Elaborating entity \"ULA2\" for hierarchy \"ULA2:ulaULA\"" {  } { { "juncao.v" "ulaULA" { Text "C:/Users/gsm3/Desktop/Quartus Project/juncao.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blink ULA2.v(26) " "Warning (10036): Verilog HDL or VHDL warning at ULA2.v(26): object \"blink\" assigned a value but never read" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "state ULA2.v(30) " "Warning (10855): Verilog HDL warning at ULA2.v(30): initial value for variable state should be constant" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 30 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA2.v(117) " "Warning (10230): Verilog HDL assignment warning at ULA2.v(117): truncated value with size 32 to match size of target (8)" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA2.v(133) " "Warning (10230): Verilog HDL assignment warning at ULA2.v(133): truncated value with size 32 to match size of target (8)" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "ULA2.v(109) " "Warning (10763): Verilog HDL warning at ULA2.v(109): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 109 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA2.v(210) " "Warning (10230): Verilog HDL assignment warning at ULA2.v(210): truncated value with size 32 to match size of target (8)" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA2.v(223) " "Warning (10230): Verilog HDL assignment warning at ULA2.v(223): truncated value with size 32 to match size of target (8)" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder99 decoder99:bcdA " "Info: Elaborating entity \"decoder99\" for hierarchy \"decoder99:bcdA\"" {  } { { "juncao.v" "bcdA" { Text "C:/Users/gsm3/Desktop/Quartus Project/juncao.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(17) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(17): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(32) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(32): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(47) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(47): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(62) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(62): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(77) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(77): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 77 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(92) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(92): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 92 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(107) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(107): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 107 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(122) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(122): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 122 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(137) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(137): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 137 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2correto99.v(152) " "Warning (10270): Verilog HDL Case Statement warning at bcd2correto99.v(152): incomplete case statement has no default case item" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 152 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DEZ bcd2correto99.v(9) " "Warning (10240): Verilog HDL Always Construct warning at bcd2correto99.v(9): inferring latch(es) for variable \"DEZ\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UNI bcd2correto99.v(9) " "Warning (10240): Verilog HDL Always Construct warning at bcd2correto99.v(9): inferring latch(es) for variable \"UNI\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[0\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"UNI\[0\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[1\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"UNI\[1\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[2\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"UNI\[2\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[3\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"UNI\[3\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[4\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"UNI\[4\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[5\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"UNI\[5\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[6\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"UNI\[6\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[0\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"DEZ\[0\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[1\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"DEZ\[1\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[2\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"DEZ\[2\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[3\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"DEZ\[3\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[4\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"DEZ\[4\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[5\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"DEZ\[5\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[6\] bcd2correto99.v(150) " "Info (10041): Inferred latch for \"DEZ\[6\]\" at bcd2correto99.v(150)" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder198 decoder198:bcdR " "Info: Elaborating entity \"decoder198\" for hierarchy \"decoder198:bcdR\"" {  } { { "juncao.v" "bcdR" { Text "C:/Users/gsm3/Desktop/Quartus Project/juncao.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(15) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(15): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(30) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(30): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(45) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(45): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(60) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(60): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(75) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(75): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 75 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(90) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(90): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 90 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(105) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(105): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 105 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(120) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(120): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(135) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(135): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 135 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(150) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(150): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 150 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(168) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(168): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 168 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(183) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(183): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 183 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(198) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(198): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 198 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(213) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(213): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 213 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(228) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(228): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 228 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(243) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(243): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 243 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(258) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(258): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 258 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(273) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(273): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 273 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(288) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(288): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 288 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd198correto.v(303) " "Warning (10270): Verilog HDL Case Statement warning at bcd198correto.v(303): incomplete case statement has no default case item" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 303 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CEN bcd198correto.v(9) " "Warning (10240): Verilog HDL Always Construct warning at bcd198correto.v(9): inferring latch(es) for variable \"CEN\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DEZ bcd198correto.v(9) " "Warning (10240): Verilog HDL Always Construct warning at bcd198correto.v(9): inferring latch(es) for variable \"DEZ\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UNI bcd198correto.v(9) " "Warning (10240): Verilog HDL Always Construct warning at bcd198correto.v(9): inferring latch(es) for variable \"UNI\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[0\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[0\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[1\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[1\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[2\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[2\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[3\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[3\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[4\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[4\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[5\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[5\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNI\[6\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"UNI\[6\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[0\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[0\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[1\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[1\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[2\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[2\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[3\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[3\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[4\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[4\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[5\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[5\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEZ\[6\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"DEZ\[6\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CEN\[0\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"CEN\[0\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CEN\[1\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"CEN\[1\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CEN\[2\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"CEN\[2\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CEN\[3\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"CEN\[3\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CEN\[4\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"CEN\[4\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CEN\[5\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"CEN\[5\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CEN\[6\] bcd198correto.v(164) " "Info (10041): Inferred latch for \"CEN\[6\]\" at bcd198correto.v(164)" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA2:ulaULA\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA2:ulaULA\|Mult0\"" {  } { { "ULA2.v" "Mult0" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA2:ulaULA\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA2:ulaULA\|Mult1\"" {  } { { "ULA2.v" "Mult1" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"ULA2:ulaULA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Info: Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Info: Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Info: Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 298 9 0 } } { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 396 9 0 } } { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Info: Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00030 ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00030\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 958 39 0 } } { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00032 ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00032\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 970 44 0 } } { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ULA2:ulaULA\|lpm_mult:Mult0\|altshift:external_latency_ffs ULA2:ulaULA\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ULA2:ulaULA\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 210 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[0\] " "Warning: Latch decoder99:bcdA\|UNI\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[1\] " "Warning: Latch decoder99:bcdA\|UNI\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[2\] " "Warning: Latch decoder99:bcdA\|UNI\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[3\] " "Warning: Latch decoder99:bcdA\|UNI\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[4\] " "Warning: Latch decoder99:bcdA\|UNI\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[5\] " "Warning: Latch decoder99:bcdA\|UNI\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdA\|UNI\[6\] " "Warning: Latch decoder99:bcdA\|UNI\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_A\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[0\] " "Warning: Latch decoder99:bcdB\|UNI\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[1\] " "Warning: Latch decoder99:bcdB\|UNI\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[2\] " "Warning: Latch decoder99:bcdB\|UNI\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[3\] " "Warning: Latch decoder99:bcdB\|UNI\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[4\] " "Warning: Latch decoder99:bcdB\|UNI\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[5\] " "Warning: Latch decoder99:bcdB\|UNI\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder99:bcdB\|UNI\[6\] " "Warning: Latch decoder99:bcdB\|UNI\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|out_B\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|DEZ\[0\] " "Warning: Latch decoder198:bcdR\|DEZ\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|DEZ\[1\] " "Warning: Latch decoder198:bcdR\|DEZ\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|DEZ\[2\] " "Warning: Latch decoder198:bcdR\|DEZ\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|DEZ\[3\] " "Warning: Latch decoder198:bcdR\|DEZ\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|DEZ\[4\] " "Warning: Latch decoder198:bcdR\|DEZ\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|DEZ\[5\] " "Warning: Latch decoder198:bcdR\|DEZ\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|DEZ\[6\] " "Warning: Latch decoder198:bcdR\|DEZ\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|UNI\[0\] " "Warning: Latch decoder198:bcdR\|UNI\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|UNI\[1\] " "Warning: Latch decoder198:bcdR\|UNI\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|UNI\[2\] " "Warning: Latch decoder198:bcdR\|UNI\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|UNI\[3\] " "Warning: Latch decoder198:bcdR\|UNI\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|UNI\[4\] " "Warning: Latch decoder198:bcdR\|UNI\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|UNI\[5\] " "Warning: Latch decoder198:bcdR\|UNI\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder198:bcdR\|UNI\[6\] " "Warning: Latch decoder198:bcdR\|UNI\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA2:ulaULA\|signalA " "Warning: Ports D and ENA on the latch are fed by the same signal ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEXCENR\[0\] VCC " "Warning (13410): Pin \"HEXCENR\[0\]\" is stuck at VCC" {  } { { "juncao.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/juncao.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ULA2:ulaULA\|state~6 " "Info: Register \"ULA2:ulaULA\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ULA2:ulaULA\|state~7 " "Info: Register \"ULA2:ulaULA\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ULA2:ulaULA\|state~8 " "Info: Register \"ULA2:ulaULA\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ULA2:ulaULA\|state~9 " "Info: Register \"ULA2:ulaULA\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gsm3/Desktop/Quartus Project/sdProject2.map.smsg " "Info: Generated suppressed messages file C:/Users/gsm3/Desktop/Quartus Project/sdProject2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1402 " "Info: Implemented 1402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Info: Implemented 53 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1347 " "Info: Implemented 1347 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Info: Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 17:00:09 2018 " "Info: Processing ended: Tue Jun 12 17:00:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Info: Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 17:00:11 2018 " "Info: Processing started: Tue Jun 12 17:00:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdProject2 -c sdProject2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sdProject2 -c sdProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdProject2 EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"sdProject2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2070 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2072 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2076 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2078 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[0\]\|combout " "Warning: Node \"bcdA\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[1\]\|combout " "Warning: Node \"bcdA\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[2\]\|combout " "Warning: Node \"bcdA\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[3\]\|combout " "Warning: Node \"bcdA\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[4\]\|combout " "Warning: Node \"bcdA\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[5\]\|combout " "Warning: Node \"bcdA\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[6\]\|combout " "Warning: Node \"bcdA\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[0\]\|combout " "Warning: Node \"bcdA\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[1\]\|combout " "Warning: Node \"bcdA\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[2\]\|combout " "Warning: Node \"bcdA\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[3\]\|combout " "Warning: Node \"bcdA\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[4\]\|combout " "Warning: Node \"bcdA\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[5\]\|combout " "Warning: Node \"bcdA\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[6\]\|combout " "Warning: Node \"bcdA\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[0\]\|combout " "Warning: Node \"bcdB\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[1\]\|combout " "Warning: Node \"bcdB\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[2\]\|combout " "Warning: Node \"bcdB\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[3\]\|combout " "Warning: Node \"bcdB\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[4\]\|combout " "Warning: Node \"bcdB\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[5\]\|combout " "Warning: Node \"bcdB\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[6\]\|combout " "Warning: Node \"bcdB\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[0\]\|combout " "Warning: Node \"bcdB\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[1\]\|combout " "Warning: Node \"bcdB\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[2\]\|combout " "Warning: Node \"bcdB\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[3\]\|combout " "Warning: Node \"bcdB\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[4\]\|combout " "Warning: Node \"bcdB\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[5\]\|combout " "Warning: Node \"bcdB\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[6\]\|combout " "Warning: Node \"bcdB\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[1\]\|combout " "Warning: Node \"bcdR\|CEN\[1\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[2\]\|combout " "Warning: Node \"bcdR\|CEN\[2\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[3\]\|combout " "Warning: Node \"bcdR\|CEN\[3\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[4\]\|combout " "Warning: Node \"bcdR\|CEN\[4\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[5\]\|combout " "Warning: Node \"bcdR\|CEN\[5\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[6\]\|combout " "Warning: Node \"bcdR\|CEN\[6\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[0\]\|combout " "Warning: Node \"bcdR\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[1\]\|combout " "Warning: Node \"bcdR\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[2\]\|combout " "Warning: Node \"bcdR\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[3\]\|combout " "Warning: Node \"bcdR\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[4\]\|combout " "Warning: Node \"bcdR\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[5\]\|combout " "Warning: Node \"bcdR\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[6\]\|combout " "Warning: Node \"bcdR\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[0\]\|combout " "Warning: Node \"bcdR\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[1\]\|combout " "Warning: Node \"bcdR\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[2\]\|combout " "Warning: Node \"bcdR\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[3\]\|combout " "Warning: Node \"bcdR\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[4\]\|combout " "Warning: Node \"bcdR\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[5\]\|combout " "Warning: Node \"bcdR\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[6\]\|combout " "Warning: Node \"bcdR\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdProject2.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'sdProject2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[0\]~81  from: datac  to: combout " "Info: Cell: bcdR\|DEZ\[0\]~81  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[6\]~24  from: datac  to: combout " "Info: Cell: bcdR\|DEZ\[6\]~24  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[6\]~28  from: datac  to: combout " "Info: Cell: bcdR\|DEZ\[6\]~28  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|Equal0~6  from: dataa  to: combout " "Info: Cell: bcdR\|Equal0~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|Equal0~7  from: datac  to: combout " "Info: Cell: bcdR\|Equal0~7  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|LessThan41~6  from: datac  to: combout " "Info: Cell: bcdR\|LessThan41~6  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~227  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~227  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~228  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~228  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~229  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~229  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~229  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~229  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~232  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~232  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~237  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~237  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~240  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~240  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~245  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~245  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~246  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~246  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~246  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~246  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~247  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~247  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~247  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~247  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~251  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~251  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~251  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~251  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~255  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~255  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~256  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~256  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~421  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~421  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~434  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~434  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~81  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~81  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~81  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~81  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[4\]~422  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[4\]~422  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[5\]~423  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[5\]~423  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[5\]~432  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[5\]~432  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datab  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datac  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datad  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datab  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datac  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datad  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~12  from: datad  to: combout " "Info: Cell: bcdR\|always0~12  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~18  from: dataa  to: combout " "Info: Cell: bcdR\|always0~18  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~28  from: datac  to: combout " "Info: Cell: bcdR\|always0~28  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~30  from: datac  to: combout " "Info: Cell: bcdR\|always0~30  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~2  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~10  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~14  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~14  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~16  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~16  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~17  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~17  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~18  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~18  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~19  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~19  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~20  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~20  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~21  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~21  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~22  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~22  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~2  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|\$00030\|left_bit\[0\]~0  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|\$00030\|left_bit\[0\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~12  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~13  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~13  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~10  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~10  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~11  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~11  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~8  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~9  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~9  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~6  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~7  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~7  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~4  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~5  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~5  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~2  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~3  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~3  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~0  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~1  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~1  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|fakeSignalB~0  from: datac  to: combout " "Info: Cell: ulaULA\|fakeSignalB~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|signalR~5  from: dataa  to: combout " "Info: Cell: ulaULA\|signalR~5  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[1\] " "Info: Destination node ULA2:ulaULA\|out_B\[1\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[2\] " "Info: Destination node ULA2:ulaULA\|out_B\[2\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[3\] " "Info: Destination node ULA2:ulaULA\|out_B\[3\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[4\] " "Info: Destination node ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[5\] " "Info: Destination node ULA2:ulaULA\|out_B\[5\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[6\] " "Info: Destination node ULA2:ulaULA\|out_B\[6\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[7\] " "Info: Destination node ULA2:ulaULA\|out_B\[7\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[1\] " "Info: Destination node ULA2:ulaULA\|out_A\[1\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[2\] " "Info: Destination node ULA2:ulaULA\|out_A\[2\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[3\] " "Info: Destination node ULA2:ulaULA\|out_A\[3\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "juncao.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/juncao.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2065 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lastHopeDec:dec\|okBit  " "Info: Automatically promoted node lastHopeDec:dec\|okBit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[0\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[0\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[1\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[1\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[2\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[2\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[3\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[3\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[4\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[5\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[5\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[6\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[6\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[7\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[7\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|signalB " "Info: Destination node ULA2:ulaULA\|signalB" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|signalB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_AFake\[0\] " "Info: Destination node ULA2:ulaULA\|out_AFake\[0\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_AFake[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lastHopeDec.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/lastHopeDec.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lastHopeDec:dec|okBit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 391 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder198:bcdR\|DEZ\[6\]~32  " "Info: Automatically promoted node decoder198:bcdR\|DEZ\[6\]~32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decoder198:bcdR|DEZ[6]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 956 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder198:bcdR\|UNI\[0\]~256  " "Info: Automatically promoted node decoder198:bcdR\|UNI\[0\]~256 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decoder198:bcdR|UNI[0]~256 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1186 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder99:bcdA\|UNI\[0\]~199  " "Info: Automatically promoted node decoder99:bcdA\|UNI\[0\]~199 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decoder99:bcdA|UNI[0]~199 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1984 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder99:bcdB\|UNI\[0\]~196  " "Info: Automatically promoted node decoder99:bcdB\|UNI\[0\]~196 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decoder99:bcdB|UNI[0]~196 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1985 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "77 4411 " "Info: 77 (of 4411) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X58_Y61 X68_Y73 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Info: Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gsm3/Desktop/Quartus Project/sdProject2.fit.smsg " "Info: Generated suppressed messages file C:/Users/gsm3/Desktop/Quartus Project/sdProject2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 52 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Info: Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 17:00:38 2018 " "Info: Processing ended: Tue Jun 12 17:00:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 17:00:40 2018 " "Info: Processing started: Tue Jun 12 17:00:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdProject2 -c sdProject2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sdProject2 -c sdProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 17:00:40 2018 " "Info: Processing started: Tue Jun 12 17:00:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdProject2 -c sdProject2 " "Info: Command: quartus_sta sdProject2 -c sdProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[0\]\|combout " "Warning: Node \"bcdA\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[1\]\|combout " "Warning: Node \"bcdA\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[2\]\|combout " "Warning: Node \"bcdA\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[3\]\|combout " "Warning: Node \"bcdA\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[4\]\|combout " "Warning: Node \"bcdA\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[5\]\|combout " "Warning: Node \"bcdA\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[6\]\|combout " "Warning: Node \"bcdA\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[0\]\|combout " "Warning: Node \"bcdA\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[1\]\|combout " "Warning: Node \"bcdA\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[2\]\|combout " "Warning: Node \"bcdA\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[3\]\|combout " "Warning: Node \"bcdA\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[4\]\|combout " "Warning: Node \"bcdA\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[5\]\|combout " "Warning: Node \"bcdA\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[6\]\|combout " "Warning: Node \"bcdA\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[0\]\|combout " "Warning: Node \"bcdB\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[1\]\|combout " "Warning: Node \"bcdB\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[2\]\|combout " "Warning: Node \"bcdB\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[3\]\|combout " "Warning: Node \"bcdB\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[4\]\|combout " "Warning: Node \"bcdB\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[5\]\|combout " "Warning: Node \"bcdB\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[6\]\|combout " "Warning: Node \"bcdB\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[0\]\|combout " "Warning: Node \"bcdB\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[1\]\|combout " "Warning: Node \"bcdB\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[2\]\|combout " "Warning: Node \"bcdB\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[3\]\|combout " "Warning: Node \"bcdB\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[4\]\|combout " "Warning: Node \"bcdB\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[5\]\|combout " "Warning: Node \"bcdB\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[6\]\|combout " "Warning: Node \"bcdB\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[1\]\|combout " "Warning: Node \"bcdR\|CEN\[1\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[2\]\|combout " "Warning: Node \"bcdR\|CEN\[2\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[3\]\|combout " "Warning: Node \"bcdR\|CEN\[3\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[4\]\|combout " "Warning: Node \"bcdR\|CEN\[4\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[5\]\|combout " "Warning: Node \"bcdR\|CEN\[5\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[6\]\|combout " "Warning: Node \"bcdR\|CEN\[6\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[0\]\|combout " "Warning: Node \"bcdR\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[1\]\|combout " "Warning: Node \"bcdR\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[2\]\|combout " "Warning: Node \"bcdR\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[3\]\|combout " "Warning: Node \"bcdR\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[4\]\|combout " "Warning: Node \"bcdR\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[5\]\|combout " "Warning: Node \"bcdR\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[6\]\|combout " "Warning: Node \"bcdR\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[0\]\|combout " "Warning: Node \"bcdR\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[1\]\|combout " "Warning: Node \"bcdR\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[2\]\|combout " "Warning: Node \"bcdR\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[3\]\|combout " "Warning: Node \"bcdR\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[4\]\|combout " "Warning: Node \"bcdR\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[5\]\|combout " "Warning: Node \"bcdR\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[6\]\|combout " "Warning: Node \"bcdR\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdProject2.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'sdProject2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lastHopeDec:dec\|okBit lastHopeDec:dec\|okBit " "Info: create_clock -period 1.000 -name lastHopeDec:dec\|okBit lastHopeDec:dec\|okBit" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ULA2:ulaULA\|out_A\[0\] ULA2:ulaULA\|out_A\[0\] " "Info: create_clock -period 1.000 -name ULA2:ulaULA\|out_A\[0\] ULA2:ulaULA\|out_A\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ULA2:ulaULA\|out_B\[0\] ULA2:ulaULA\|out_B\[0\] " "Info: create_clock -period 1.000 -name ULA2:ulaULA\|out_B\[0\] ULA2:ulaULA\|out_B\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ULA2:ulaULA\|opr ULA2:ulaULA\|opr " "Info: create_clock -period 1.000 -name ULA2:ulaULA\|opr ULA2:ulaULA\|opr" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[0\]~81  from: datad  to: combout " "Info: Cell: bcdR\|DEZ\[0\]~81  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[6\]~24  from: datac  to: combout " "Info: Cell: bcdR\|DEZ\[6\]~24  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[6\]~28  from: datab  to: combout " "Info: Cell: bcdR\|DEZ\[6\]~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|Equal0~6  from: datad  to: combout " "Info: Cell: bcdR\|Equal0~6  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|Equal0~7  from: dataa  to: combout " "Info: Cell: bcdR\|Equal0~7  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|LessThan41~6  from: dataa  to: combout " "Info: Cell: bcdR\|LessThan41~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~227  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~227  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~228  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~228  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~229  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~229  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~229  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~229  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~232  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~232  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~237  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~237  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~240  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~240  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~245  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~245  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~246  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~246  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~246  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~246  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~247  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~247  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~247  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~247  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~251  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~251  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~251  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~251  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~255  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~255  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~256  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~256  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~421  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~421  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~434  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~434  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~81  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~81  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~81  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~81  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[4\]~422  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[4\]~422  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[5\]~423  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[5\]~423  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[5\]~432  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[5\]~432  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: dataa  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datab  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datac  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: dataa  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datab  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datac  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~12  from: datab  to: combout " "Info: Cell: bcdR\|always0~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~18  from: datad  to: combout " "Info: Cell: bcdR\|always0~18  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~28  from: datad  to: combout " "Info: Cell: bcdR\|always0~28  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~30  from: datac  to: combout " "Info: Cell: bcdR\|always0~30  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~2  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~10  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~12  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~14  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~14  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~16  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~16  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~17  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~17  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~18  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~18  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~19  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~19  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~20  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~20  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~21  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~21  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~22  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~22  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~2  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~6  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|\$00030\|left_bit\[0\]~0  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|\$00030\|left_bit\[0\]~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~12  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~12  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~13  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~13  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~10  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~11  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~11  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~8  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~8  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~9  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~9  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~6  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~6  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~7  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~7  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~4  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~5  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~5  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~2  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~3  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~0  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~1  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|fakeSignalB~0  from: datad  to: combout " "Info: Cell: ulaULA\|fakeSignalB~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|signalR~5  from: dataa  to: combout " "Info: Cell: ulaULA\|signalR~5  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.200 " "Info: Worst-case setup slack is -11.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.200      -142.613 ULA2:ulaULA\|opr  " "Info:   -11.200      -142.613 ULA2:ulaULA\|opr " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.392      -963.655 CLOCK_50  " "Info:   -10.392      -963.655 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.931      -193.779 lastHopeDec:dec\|okBit  " "Info:    -7.931      -193.779 lastHopeDec:dec\|okBit " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.263       -13.838 ULA2:ulaULA\|out_B\[0\]  " "Info:    -2.263       -13.838 ULA2:ulaULA\|out_B\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.039        -4.792 ULA2:ulaULA\|out_A\[0\]  " "Info:    -1.039        -4.792 ULA2:ulaULA\|out_A\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -14.029 " "Info: Worst-case hold slack is -14.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.029      -170.763 ULA2:ulaULA\|opr  " "Info:   -14.029      -170.763 ULA2:ulaULA\|opr " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.221       -31.313 ULA2:ulaULA\|out_A\[0\]  " "Info:    -5.221       -31.313 ULA2:ulaULA\|out_A\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.313       -13.587 ULA2:ulaULA\|out_B\[0\]  " "Info:    -3.313       -13.587 ULA2:ulaULA\|out_B\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640        -0.958 lastHopeDec:dec\|okBit  " "Info:    -0.640        -0.958 lastHopeDec:dec\|okBit " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189         0.000 CLOCK_50  " "Info:     0.189         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.938 " "Info: Worst-case minimum pulse width slack is -8.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.938     -7459.770 ULA2:ulaULA\|opr  " "Info:    -8.938     -7459.770 ULA2:ulaULA\|opr " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -218.880 CLOCK_50  " "Info:    -3.000      -218.880 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -61.680 lastHopeDec:dec\|okBit  " "Info:    -1.285       -61.680 lastHopeDec:dec\|okBit " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446         0.000 ULA2:ulaULA\|out_B\[0\]  " "Info:     0.446         0.000 ULA2:ulaULA\|out_B\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461         0.000 ULA2:ulaULA\|out_A\[0\]  " "Info:     0.461         0.000 ULA2:ulaULA\|out_A\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[0\]~81  from: datad  to: combout " "Info: Cell: bcdR\|DEZ\[0\]~81  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[6\]~24  from: datac  to: combout " "Info: Cell: bcdR\|DEZ\[6\]~24  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[6\]~28  from: datab  to: combout " "Info: Cell: bcdR\|DEZ\[6\]~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|Equal0~6  from: datad  to: combout " "Info: Cell: bcdR\|Equal0~6  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|Equal0~7  from: dataa  to: combout " "Info: Cell: bcdR\|Equal0~7  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|LessThan41~6  from: dataa  to: combout " "Info: Cell: bcdR\|LessThan41~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~227  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~227  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~228  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~228  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~229  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~229  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~229  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~229  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~232  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~232  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~237  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~237  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~240  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~240  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~245  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~245  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~246  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~246  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~246  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~246  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~247  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~247  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~247  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~247  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~251  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~251  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~251  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~251  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~255  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~255  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~256  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~256  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~421  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~421  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~434  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~434  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~81  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~81  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~81  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~81  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[4\]~422  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[4\]~422  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[5\]~423  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[5\]~423  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[5\]~432  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[5\]~432  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: dataa  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datab  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datac  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: dataa  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datab  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datac  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~12  from: datab  to: combout " "Info: Cell: bcdR\|always0~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~18  from: datad  to: combout " "Info: Cell: bcdR\|always0~18  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~28  from: datad  to: combout " "Info: Cell: bcdR\|always0~28  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~30  from: datac  to: combout " "Info: Cell: bcdR\|always0~30  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~2  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~10  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~12  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~14  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~14  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~16  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~16  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~17  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~17  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~18  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~18  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~19  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~19  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~20  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~20  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~21  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~21  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~22  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~22  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~2  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~6  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|\$00030\|left_bit\[0\]~0  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|\$00030\|left_bit\[0\]~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~12  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~12  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~13  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~13  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~10  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~11  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~11  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~8  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~8  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~9  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~9  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~6  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~6  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~7  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~7  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~4  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~5  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~5  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~2  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~3  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~0  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~1  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|fakeSignalB~0  from: datad  to: combout " "Info: Cell: ulaULA\|fakeSignalB~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|signalR~5  from: dataa  to: combout " "Info: Cell: ulaULA\|signalR~5  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.425 " "Info: Worst-case setup slack is -10.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.425      -131.545 ULA2:ulaULA\|opr  " "Info:   -10.425      -131.545 ULA2:ulaULA\|opr " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.284      -851.163 CLOCK_50  " "Info:    -9.284      -851.163 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.114      -175.918 lastHopeDec:dec\|okBit  " "Info:    -7.114      -175.918 lastHopeDec:dec\|okBit " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178       -13.172 ULA2:ulaULA\|out_B\[0\]  " "Info:    -2.178       -13.172 ULA2:ulaULA\|out_B\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005        -4.857 ULA2:ulaULA\|out_A\[0\]  " "Info:    -1.005        -4.857 ULA2:ulaULA\|out_A\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -12.717 " "Info: Worst-case hold slack is -12.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.717      -154.598 ULA2:ulaULA\|opr  " "Info:   -12.717      -154.598 ULA2:ulaULA\|opr " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.632       -27.702 ULA2:ulaULA\|out_A\[0\]  " "Info:    -4.632       -27.702 ULA2:ulaULA\|out_A\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.986       -11.525 ULA2:ulaULA\|out_B\[0\]  " "Info:    -2.986       -11.525 ULA2:ulaULA\|out_B\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535        -0.892 lastHopeDec:dec\|okBit  " "Info:    -0.535        -0.892 lastHopeDec:dec\|okBit " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165         0.000 CLOCK_50  " "Info:     0.165         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.896 " "Info: Worst-case minimum pulse width slack is -7.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.896     -6731.803 ULA2:ulaULA\|opr  " "Info:    -7.896     -6731.803 ULA2:ulaULA\|opr " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -218.880 CLOCK_50  " "Info:    -3.000      -218.880 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -61.680 lastHopeDec:dec\|okBit  " "Info:    -1.285       -61.680 lastHopeDec:dec\|okBit " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 ULA2:ulaULA\|out_A\[0\]  " "Info:     0.412         0.000 ULA2:ulaULA\|out_A\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441         0.000 ULA2:ulaULA\|out_B\[0\]  " "Info:     0.441         0.000 ULA2:ulaULA\|out_B\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[0\]~81  from: datad  to: combout " "Info: Cell: bcdR\|DEZ\[0\]~81  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[6\]~24  from: datac  to: combout " "Info: Cell: bcdR\|DEZ\[6\]~24  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[6\]~28  from: datab  to: combout " "Info: Cell: bcdR\|DEZ\[6\]~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|Equal0~6  from: datad  to: combout " "Info: Cell: bcdR\|Equal0~6  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|Equal0~7  from: dataa  to: combout " "Info: Cell: bcdR\|Equal0~7  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|LessThan41~6  from: dataa  to: combout " "Info: Cell: bcdR\|LessThan41~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~227  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~227  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~228  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~228  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~229  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~229  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~229  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~229  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~232  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~232  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~237  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~237  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~240  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~240  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~245  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~245  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~246  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~246  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~246  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~246  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~247  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~247  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~247  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~247  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~251  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~251  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~251  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~251  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~255  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~255  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~256  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~256  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~421  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~421  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~434  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~434  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~81  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~81  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~81  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~81  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[4\]~422  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[4\]~422  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[5\]~423  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[5\]~423  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[5\]~432  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[5\]~432  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: dataa  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datab  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datac  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: dataa  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datab  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datac  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~12  from: datab  to: combout " "Info: Cell: bcdR\|always0~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~18  from: datad  to: combout " "Info: Cell: bcdR\|always0~18  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~28  from: datad  to: combout " "Info: Cell: bcdR\|always0~28  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~30  from: datac  to: combout " "Info: Cell: bcdR\|always0~30  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~2  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~10  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~12  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~14  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~14  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~16  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~16  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~17  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~17  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~18  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~18  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~19  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~19  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~20  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~20  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~21  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~21  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~22  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~22  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~2  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~6  from: datab  to: combout " "Info: Cell: ulaULA\|Add8~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|\$00030\|left_bit\[0\]~0  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|\$00030\|left_bit\[0\]~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~12  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~12  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~13  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~13  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~10  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~11  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~11  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~8  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~8  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~9  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~9  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~6  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~6  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~7  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~7  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~4  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~5  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~5  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~2  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~3  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~3  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~0  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~1  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datad  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|fakeSignalB~0  from: datad  to: combout " "Info: Cell: ulaULA\|fakeSignalB~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|signalR~5  from: dataa  to: combout " "Info: Cell: ulaULA\|signalR~5  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ULA2:ulaULA\|opr\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.323 " "Info: Worst-case setup slack is -5.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.323       -69.456 ULA2:ulaULA\|opr  " "Info:    -5.323       -69.456 ULA2:ulaULA\|opr " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.693      -389.290 CLOCK_50  " "Info:    -4.693      -389.290 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.608       -79.205 lastHopeDec:dec\|okBit  " "Info:    -3.608       -79.205 lastHopeDec:dec\|okBit " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585        -2.806 ULA2:ulaULA\|out_B\[0\]  " "Info:    -0.585        -2.806 ULA2:ulaULA\|out_B\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021         0.000 ULA2:ulaULA\|out_A\[0\]  " "Info:     0.021         0.000 ULA2:ulaULA\|out_A\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.044 " "Info: Worst-case hold slack is -7.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.044       -87.526 ULA2:ulaULA\|opr  " "Info:    -7.044       -87.526 ULA2:ulaULA\|opr " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.844       -17.526 ULA2:ulaULA\|out_A\[0\]  " "Info:    -2.844       -17.526 ULA2:ulaULA\|out_A\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.984        -8.736 ULA2:ulaULA\|out_B\[0\]  " "Info:    -1.984        -8.736 ULA2:ulaULA\|out_B\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510        -0.899 lastHopeDec:dec\|okBit  " "Info:    -0.510        -0.899 lastHopeDec:dec\|okBit " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 CLOCK_50  " "Info:     0.161         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.373 " "Info: Worst-case minimum pulse width slack is -4.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.373     -2966.171 ULA2:ulaULA\|opr  " "Info:    -4.373     -2966.171 ULA2:ulaULA\|opr " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -180.145 CLOCK_50  " "Info:    -3.000      -180.145 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -48.000 lastHopeDec:dec\|okBit  " "Info:    -1.000       -48.000 lastHopeDec:dec\|okBit " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 ULA2:ulaULA\|out_B\[0\]  " "Info:     0.340         0.000 ULA2:ulaULA\|out_B\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 ULA2:ulaULA\|out_A\[0\]  " "Info:     0.377         0.000 ULA2:ulaULA\|out_A\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Info: Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 17:00:45 2018 " "Info: Processing ended: Tue Jun 12 17:00:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 55 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Info: Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 17:00:46 2018 " "Info: Processing ended: Tue Jun 12 17:00:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 207 s " "Info: Quartus II Full Compilation was successful. 0 errors, 207 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
