{"Source Block": ["hdl/library/common/ad_tdd_control.v@510:531@HdlStmProcess", "    end else begin\n      tdd_tx_vco_en <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (counter_at_tdd_rx_on_1 || counter_at_tdd_rx_on_2 || tdd_continuous_rx) begin\n        tdd_rx_rf_en <= 1'b1;\n      end\n      else if (counter_at_tdd_rx_off_1 || counter_at_tdd_rx_off_2) begin\n        tdd_rx_rf_en <= 1'b0;\n      end\n    end else begin\n      tdd_rx_rf_en <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (counter_at_tdd_tx_on_1 || counter_at_tdd_tx_on_2 || tdd_continuous_tx) begin\n        tdd_tx_rf_en <= 1'b1;\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@523:544", "    end else begin\n      tdd_rx_rf_en <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (counter_at_tdd_tx_on_1 || counter_at_tdd_tx_on_2 || tdd_continuous_tx) begin\n        tdd_tx_rf_en <= 1'b1;\n      end\n      else if (counter_at_tdd_tx_off_1 || counter_at_tdd_tx_off_2) begin\n        tdd_tx_rf_en <= 1'b0;\n      end\n    end else begin\n      tdd_tx_rf_en <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (counter_at_tdd_tx_dp_on_1 || counter_at_tdd_tx_dp_on_2 || tdd_continuous_tx) begin\n        tdd_tx_dp_en <= 1'b1;\n"], ["hdl/library/common/ad_tdd_control.v@497:518", "    end else begin\n      tdd_rx_vco_en <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (counter_at_tdd_vco_tx_on_1 || counter_at_tdd_vco_tx_on_2 || tdd_continuous_tx) begin\n        tdd_tx_vco_en <= 1'b1;\n      end\n      else if (counter_at_tdd_vco_tx_off_1 || counter_at_tdd_vco_tx_off_2) begin\n        tdd_tx_vco_en <= 1'b0;\n      end\n    end else begin\n      tdd_tx_vco_en <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (counter_at_tdd_rx_on_1 || counter_at_tdd_rx_on_2 || tdd_continuous_rx) begin\n        tdd_rx_rf_en <= 1'b1;\n"], ["hdl/library/common/ad_tdd_control.v@484:505", "    .CE(1)\n  );\n\n  // output logic\n\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (counter_at_tdd_vco_rx_on_1 || counter_at_tdd_vco_rx_on_2 || tdd_continuous_rx) begin\n        tdd_rx_vco_en <= 1'b1;\n      end\n      else if (counter_at_tdd_vco_rx_off_1 || counter_at_tdd_vco_rx_off_2) begin\n        tdd_rx_vco_en <= 1'b0;\n      end\n    end else begin\n      tdd_rx_vco_en <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (counter_at_tdd_vco_tx_on_1 || counter_at_tdd_vco_tx_on_2 || tdd_continuous_tx) begin\n        tdd_tx_vco_en <= 1'b1;\n"]], "Diff Content": {"Delete": [[517, "      if (counter_at_tdd_rx_on_1 || counter_at_tdd_rx_on_2 || tdd_continuous_rx) begin\n"]], "Add": [[517, "      if (tdd_txnrx_only_en) begin\n"], [517, "        tdd_rx_rf_en <= ~tdd_txnrx_only;\n"], [517, "      end\n"], [517, "      else if (counter_at_tdd_rx_on_1 || counter_at_tdd_rx_on_2) begin\n"]]}}