Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 24 16:08:27 2025
| Host         : DESKTOP-66QCD9K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file accelerate_wrapper_control_sets_placed.rpt
| Design       : accelerate_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1047 |
|    Minimum number of control sets                        |  1047 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1019 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1047 |
| >= 0 to < 4        |   204 |
| >= 4 to < 6        |   146 |
| >= 6 to < 8        |    77 |
| >= 8 to < 10       |    57 |
| >= 10 to < 12      |    34 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |    16 |
| >= 16              |   485 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9288 |         1961 |
| No           | No                    | Yes                    |            1347 |         1002 |
| No           | Yes                   | No                     |            2958 |          817 |
| Yes          | No                    | No                     |            5757 |         1075 |
| Yes          | No                    | Yes                    |            1532 |          355 |
| Yes          | Yes                   | No                     |            6491 |         1211 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                                                                                                                                      Enable Signal                                                                                                                                      |                                                                                                                            Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                         |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                    |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                   |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                   |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                   |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                    |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                               |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                         |                1 |              1 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_NO_ID.read_ptr                                                                                                                                                                                                        | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/axi_awready0                                                                                                                                                                                                     | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/g_inst/inst/SLOT_3.inst_slot0/AXI4_NO_ID.write_ptr                                                                                                                                                                                                       | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/axi_arready0                                                                                                                                                                                                     | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                     |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2_n_0                                                                                                                      | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2__0_n_0                                                                                                                   | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                          |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                |                2 |              2 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                                                        | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/mst_exec_state[1]_i_1_n_0                                                                                                                                                                                      | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                          |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_1_n_0                                                                                                                      | accelerate_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                |                2 |              2 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                               |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[5]_i_1_n_0                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                     |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                          | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.read_ptr                                                                                                                                                                                                          | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                                                             |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                           |                                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                                           |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                |                2 |              2 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                              | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                            |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.write_ptr                                                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/g_inst/inst/SLOT_2.inst_slot0/AXI4_NO_ID.read_ptr                                                                                                                                                                                                        | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                                                                |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                  |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/FSM_sequential_receive_state_reg[0][0]                                                                                                                                                   | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                     |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                               | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                           |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                   |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                     |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                      |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                               | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                2 |              2 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_full0                  |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                          |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                              | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                             |                1 |              2 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                           | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                2 |              3 |         1.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                             |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                             |                2 |              3 |         1.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                             |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                                       | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                    |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                        |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                                               |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                           | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                         |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                               |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/state[2]_i_1_n_0                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                                                |                2 |              3 |         1.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/state[2]_i_1__4_n_0                                                                                                                                                                      | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/state[2]_i_1__8_n_0                                                                                                                                                                      | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/state[2]_i_1__7_n_0                                                                                                                                                                      | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/state[2]_i_1__6_n_0                                                                                                                                                                      | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/state[2]_i_1__5_n_0                                                                                                                                                                      | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/state[2]_i_1__3_n_0                                                                                                                                                                      | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/state[2]_i_1__2_n_0                                                                                                                                                                      | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                               |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                           |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/state[2]_i_1__1_n_0                                                                                                                                                                      | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/state[2]_i_1__0_n_0                                                                                                                                                                      | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                    |                3 |              3 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                               |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/state[2]_i_1__14_n_0                                                                                                                                                                    | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/state[2]_i_1__13_n_0                                                                                                                                                                    | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/state[2]_i_1__10_n_0                                                                                                                                                                    | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/state[2]_i_1__12_n_0                                                                                                                                                                    | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/state[2]_i_1__11_n_0                                                                                                                                                                    | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                                             |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                                              |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                              | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/state[2]_i_1__9_n_0                                                                                                                                                                     | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                           | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                          |                3 |              3 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                     | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3][0] |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                     |                3 |              4 |         1.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                  |                4 |              4 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/E[0]                                                                                                                                                                                     | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                  |                3 |              4 |         1.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                     |                3 |              4 |         1.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                             |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_1/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                             | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                     | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                      |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/write_pointer                                                                                                                                                                                                  | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/RSTB                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/write_pointer[4]_i_2__0_n_0                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/RSTB                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                                   |                1 |              5 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                                   |                3 |              5 |         1.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                |                2 |              5 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                                                   |                1 |              5 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                5 |              5 |         1.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                                             | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                     | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                   |                1 |              5 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                       | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                        | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                         |                2 |              5 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                1 |              5 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                2 |              5 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                2 |              5 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                2 |              5 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/receive_data_counter                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/SR[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | accelerate_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                       |                2 |              6 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | accelerate_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                 |                1 |              6 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                           | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                           | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                       |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                       |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                        |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                        |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                3 |              7 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                3 |              7 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                3 |              7 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                        |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                          |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                        |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                          |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                     | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                       |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                              |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dbc_reg_reg[0]         |                3 |              7 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                         |                                                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                        |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                          |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                          |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                         |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                     | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                       |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                         |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                          |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                       |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                4 |              7 |         1.75 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                      |                5 |              7 |         1.40 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                         |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                          |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                         |                3 |              7 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                5 |              7 |         1.40 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                       |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                      |                5 |              7 |         1.40 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                          |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                          |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                        |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                         |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                        |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                        |                3 |              7 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                4 |              7 |         1.75 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued_reg_0                                                                                                                                     | accelerate_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                          |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                         |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                        |                3 |              7 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                          |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                        |                1 |              7 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                                          |                2 |              7 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                             | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                  |                1 |              8 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                             | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                             | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                             | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                              | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                3 |              8 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                2 |              8 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                             | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                             | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/p_1_in[0]                                                                                                                                                                                                        | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/p_1_in[23]                                                                                                                                                                                                       | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                  |                2 |              8 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                          |                4 |              8 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                    |                1 |              8 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                   |                2 |              8 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                          |                2 |              8 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                   |                2 |              8 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                    |                3 |              8 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                             | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/p_1_in[31]                                                                                                                                                                                                       | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                |                6 |              8 |         1.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                3 |              8 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                   | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                        |                3 |              8 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                  |                1 |              8 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | accelerate_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[23][0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                             | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                    | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[23][0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                              | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                              | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |              9 |         2.25 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                    |                                                                                                                                                                                                                                                                       |                1 |              9 |         9.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        |                                                                                                                                                                                                                                                                       |                1 |              9 |         9.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |              9 |         2.25 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                3 |              9 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                              | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                1 |              9 |         9.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                          |                4 |              9 |         2.25 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                |                3 |              9 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                3 |              9 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                            |                4 |              9 |         2.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                  |                3 |             10 |         3.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | accelerate_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                      |                7 |             10 |         1.43 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | accelerate_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             10 |        10.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                2 |             10 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                1 |             10 |        10.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             10 |        10.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             10 |         3.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                5 |             10 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             10 |         3.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                 |                4 |             10 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |             10 |         1.43 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             10 |         3.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                1 |             10 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                        |                1 |             10 |        10.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                1 |             10 |        10.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                3 |             12 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                           | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             12 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                  |                2 |             12 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                  | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                6 |             12 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             12 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                  |                1 |             12 |        12.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                3 |             12 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                4 |             12 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             12 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                    | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | accelerate_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                 |                6 |             13 |         2.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                6 |             13 |         2.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                4 |             13 |         3.25 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |             14 |         4.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                    | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                             | accelerate_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                 |                7 |             14 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                                                    | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                             |                5 |             14 |         2.80 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                          | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                 |                2 |             14 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                              | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                              |                2 |             14 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                2 |             14 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                2 |             14 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             14 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                             |                6 |             14 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |                3 |             15 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                6 |             15 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                             |                7 |             15 |         2.14 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                     |                6 |             16 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                  |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/i[15]_i_1__9_n_0                                                                                                                                                                        | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              |                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                2 |             16 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                5 |             16 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/i[15]_i_1__0_n_0                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                6 |             16 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                6 |             16 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                7 |             16 |         2.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/send_counter[15]_i_1_n_0                                                                                                                                                                                       | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               13 |             16 |         1.23 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/i[15]_i_1__6_n_0                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/i[15]_i_1__7_n_0                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/i[15]_i_1__1_n_0                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/i[15]_i_1_n_0                                                                                                                                                                            | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/i[15]_i_1__8_n_0                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/i[15]_i_1__11_n_0                                                                                                                                                                       | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/i[15]_i_1__5_n_0                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/i[15]_i_1__2_n_0                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/i[15]_i_1__12_n_0                                                                                                                                                                       | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/i[15]_i_1__10_n_0                                                                                                                                                                       | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/i[15]_i_1__3_n_0                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/i[15]_i_1__13_n_0                                                                                                                                                                       | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/i[15]_i_1__14_n_0                                                                                                                                                                       | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/i[15]_i_1__4_n_0                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |             16 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               13 |             16 |         1.23 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               12 |             16 |         1.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               13 |             16 |         1.23 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               14 |             16 |         1.14 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                               |                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                |                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             17 |         2.83 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                3 |             17 |         5.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                       |                2 |             17 |         8.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                3 |             17 |         5.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             17 |         5.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                       |                2 |             17 |         8.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                5 |             18 |         3.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                         | accelerate_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                5 |             18 |         3.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                             | accelerate_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                6 |             18 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                 |                6 |             18 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                             | accelerate_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                4 |             18 |         4.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                             | accelerate_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                  |                3 |             18 |         6.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                  |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                2 |             18 |         9.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                         | accelerate_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                4 |             18 |         4.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                         | accelerate_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                4 |             18 |         4.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                              |                5 |             19 |         3.80 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                           | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |                3 |             19 |         6.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                       |                2 |             20 |        10.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                                       |                2 |             20 |        10.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                                       |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                       |                2 |             20 |        10.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_coelsc_reg                                                   | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                   |                3 |             21 |         7.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                          |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                     |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                          |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                     |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                          |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                     |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                          |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                     |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                     |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                          |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                          |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                     |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                          |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                     |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                          |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                     |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                         |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                9 |             22 |         2.44 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                    |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                    |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                         |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                    |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                         |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                    |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                         |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |             22 |         3.14 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                         |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                    |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                         |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                          |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].Q_XOR.SUM_XOR_0                                                                          |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                    |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                     |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[5]                                                                     |                4 |             22 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                6 |             23 |         3.83 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |             23 |         2.88 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             23 |         4.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                9 |             23 |         2.56 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             23 |         4.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             23 |         5.75 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                7 |             24 |         3.43 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               11 |             25 |         2.27 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                9 |             25 |         2.78 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                          | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               12 |             25 |         2.08 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                         |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                         |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                         |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                         |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               11 |             25 |         2.27 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               11 |             25 |         2.27 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                         |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                         |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               13 |             25 |         1.92 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                         |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               12 |             25 |         2.08 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                         |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                          | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                        |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                        |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                        |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                        |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                9 |             25 |         2.78 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                        |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               12 |             25 |         2.08 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               11 |             25 |         2.27 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                         |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             25 |         6.25 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                         |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_1                                                                        |                5 |             25 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             25 |         4.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                9 |             25 |         2.78 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                 |                7 |             27 |         3.86 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                |                5 |             28 |         5.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                3 |             28 |         9.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                3 |             28 |         9.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                5 |             28 |         5.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |               12 |             28 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |               13 |             28 |         2.15 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                       |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                2 |             28 |        14.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                       |                7 |             28 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                       |               10 |             29 |         2.90 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                3 |             29 |         9.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                3 |             29 |         9.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                       |                7 |             29 |         4.14 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                6 |             30 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                9 |             30 |         3.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                |                6 |             31 |         5.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[255]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |               12 |             32 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[287]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |                6 |             32 |         5.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[447]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |                6 |             32 |         5.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[511]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[95]                                                                                                                                                                                                     | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                 |               17 |             32 |         1.88 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                 |               14 |             32 |         2.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                 |               16 |             32 |         2.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[191]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                 |               15 |             32 |         2.13 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[319]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXI_CTRL_inst/slv_reg_rden__0                                                                                                                                                                                                  | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/s_data_buf                                                                                                                                                                                                     | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[127]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[191]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[255]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[287]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[319]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[31]                                                                                                                                                                                                     | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[351]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[415]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                 |               18 |             32 |         1.78 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[479]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                 |               17 |             32 |         1.88 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                 |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                 |               19 |             32 |         1.68 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[95]                                                                                                                                                                                                     | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[383]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[63]                                                                                                                                                                                                     | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[447]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[511]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[159]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/p_0_in[223]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S01_AXIS_READW_inst/q_data_buf0                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/CEB2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                                       | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |               12 |             32 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | accelerate_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                               |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | accelerate_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                |                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            |                                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/x_out_data[31]_i_1_n_0                                                                                                                                                                   | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/o_cache[31]_i_1_n_0                                                                                                                                                                      | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/x_out_data[31]_i_1__9_n_0                                                                                                                                                               | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/o_cache[31]_i_1__9_n_0                                                                                                                                                                  | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/CEB2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/o_cache[31]_i_1__11_n_0                                                                                                                                                                 | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/x_out_data[31]_i_1__11_n_0                                                                                                                                                              | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/CEB2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/x_out_data[31]_i_1__12_n_0                                                                                                                                                              | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/o_cache[31]_i_1__12_n_0                                                                                                                                                                 | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/CEB2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/o_cache[31]_i_1__10_n_0                                                                                                                                                                 | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/x_out_data[31]_i_1__10_n_0                                                                                                                                                              | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/CEB2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/o_cache[31]_i_1__13_n_0                                                                                                                                                                 | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/x_out_data[31]_i_1__13_n_0                                                                                                                                                              | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/CEB2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/o_cache[31]_i_1__14_n_0                                                                                                                                                                 | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/x_out_data[31]_i_1__14_n_0                                                                                                                                                              | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/CEB2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/o_cache[31]_i_1__0_n_0                                                                                                                                                                   | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/x_out_data[31]_i_1__0_n_0                                                                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/CEB2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/x_out_data[31]_i_1__1_n_0                                                                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/o_cache[31]_i_1__1_n_0                                                                                                                                                                   | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/CEB2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/x_out_data[31]_i_1__2_n_0                                                                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/o_cache[31]_i_1__2_n_0                                                                                                                                                                   | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                     | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/CEB2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/o_cache[31]_i_1__3_n_0                                                                                                                                                                   | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/x_out_data[31]_i_1__3_n_0                                                                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/CEB2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/o_cache[31]_i_1__4_n_0                                                                                                                                                                   | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/x_out_data[31]_i_1__4_n_0                                                                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/CEB2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/o_cache[31]_i_1__5_n_0                                                                                                                                                                   | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/x_out_data[31]_i_1__5_n_0                                                                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/CEB2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/x_out_data[31]_i_1__6_n_0                                                                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/o_cache[31]_i_1__6_n_0                                                                                                                                                                   | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/CEB2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/o_cache[31]_i_1__7_n_0                                                                                                                                                                   | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/x_out_data[31]_i_1__7_n_0                                                                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/CEB2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/x_out_data[31]_i_1__8_n_0                                                                                                                                                                | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | accelerate_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                               |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/o_cache[31]_i_1__8_n_0                                                                                                                                                                   | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/s_data_buf                                                                                                                                                                                                     | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |                7 |             32 |         4.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[351]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |                6 |             32 |         5.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[383]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |                9 |             32 |         3.56 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[415]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |                9 |             32 |         3.56 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[31]                                                                                                                                                                                                     | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[63]                                                                                                                                                                                                     | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |               10 |             32 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[127]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |               10 |             32 |         3.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[159]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |                8 |             32 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[223]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |               13 |             32 |         2.46 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/p_1_in[479]                                                                                                                                                                                                    | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_S00_AXIS_READX_inst/q_data_buf[511]_i_1_n_0                                                                                                                                                                      |                6 |             32 |         5.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               19 |             33 |         1.74 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                              |               10 |             33 |         3.30 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                3 |             34 |        11.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                3 |             34 |        11.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                3 |             34 |        11.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                              | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                            |               14 |             34 |         2.43 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                5 |             34 |         6.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                5 |             34 |         6.80 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                3 |             34 |        11.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                              | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                            |               11 |             34 |         3.09 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               14 |             35 |         2.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                9 |             35 |         3.89 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             35 |         5.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               11 |             35 |         3.18 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               13 |             35 |         2.69 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               15 |             35 |         2.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               13 |             35 |         2.69 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                            | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                       |               10 |             35 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |               13 |             36 |         2.77 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |             36 |         4.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               13 |             36 |         2.77 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                                           |                7 |             36 |         5.14 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/tx_en                                                                                                                                                                                                           | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               33 |             37 |         1.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                      |               10 |             37 |         3.70 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | accelerate_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                            |               12 |             37 |         3.08 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |               10 |             37 |         3.70 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |               11 |             37 |         3.36 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |               19 |             37 |         1.95 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                      |               12 |             37 |         3.08 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |             37 |         5.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                6 |             37 |         6.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                           | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                 |               21 |             37 |         1.76 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               10 |             39 |         3.90 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               12 |             39 |         3.25 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               10 |             39 |         3.90 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |                9 |             39 |         4.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |               14 |             39 |         2.79 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               13 |             40 |         3.08 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |               10 |             40 |         4.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                       |                3 |             40 |        13.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               10 |             41 |         4.10 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                             | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |               12 |             41 |         3.42 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                     | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                               |               10 |             41 |         4.10 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               12 |             41 |         3.42 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |               12 |             41 |         3.42 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                7 |             43 |         6.14 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                       |                3 |             43 |        14.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                       | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                          |                6 |             43 |         7.17 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |               10 |             43 |         4.30 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                       |                3 |             43 |        14.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               11 |             43 |         3.91 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                7 |             43 |         6.14 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |             44 |         4.89 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                9 |             44 |         4.89 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |             44 |         4.89 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                8 |             44 |         5.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                             | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                          |                7 |             46 |         6.57 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                             | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                               |                5 |             46 |         9.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                       |                6 |             46 |         7.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                       |                6 |             46 |         7.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                              | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                 |               12 |             47 |         3.92 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                           | accelerate_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                 |                7 |             47 |         6.71 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1                                                                                                                               | accelerate_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                 |               13 |             47 |         3.62 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                   | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |               11 |             48 |         4.36 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |               10 |             48 |         4.80 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |               13 |             48 |         3.69 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             49 |         4.90 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               12 |             49 |         4.08 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             49 |         4.90 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             49 |         4.90 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               14 |             49 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               14 |             49 |         3.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               15 |             49 |         3.27 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             49 |         4.90 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               12 |             49 |         4.08 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               15 |             49 |         3.27 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               12 |             49 |         4.08 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               19 |             49 |         2.58 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             49 |         4.90 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               11 |             49 |         4.45 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |               13 |             49 |         3.77 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                9 |             49 |         5.44 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               17 |             49 |         2.88 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               12 |             49 |         4.08 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               11 |             49 |         4.45 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             49 |         4.90 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                8 |             49 |         6.12 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |               16 |             49 |         3.06 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                            |               20 |             49 |         2.45 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                       |               10 |             52 |         5.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                       |               10 |             52 |         5.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                       |               11 |             52 |         4.73 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                       |               10 |             52 |         5.20 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               10 |             54 |         5.40 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                7 |             54 |         7.71 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               14 |             54 |         3.86 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               11 |             54 |         4.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |               23 |             63 |         2.74 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/CEA2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                 |               21 |             66 |         3.14 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                9 |             71 |         7.89 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                       |               21 |             72 |         3.43 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                       |               29 |             72 |         2.48 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                       |               27 |             72 |         2.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                       |               24 |             72 |         3.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                9 |             78 |         8.67 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                          |               14 |             85 |         6.07 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               28 |             91 |         3.25 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               29 |             91 |         3.14 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               28 |             91 |         3.25 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                9 |             91 |        10.11 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |               10 |             91 |         9.10 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |               28 |             91 |         3.25 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |               10 |             91 |         9.10 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |            100 |        14.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |            100 |        14.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |            100 |        14.29 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               21 |            103 |         4.90 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               13 |            105 |         8.08 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |            112 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |            112 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               19 |            131 |         6.89 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               26 |            131 |         5.04 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |               13 |            141 |        10.85 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |               13 |            141 |        10.85 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               26 |            145 |         5.58 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               28 |            145 |         5.18 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |               14 |            147 |        10.50 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                         |               25 |            148 |         5.92 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |               15 |            151 |        10.07 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                     |               16 |            154 |         9.62 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               11 |            176 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               11 |            176 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               11 |            176 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               11 |            176 |        16.00 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 | accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               12 |            184 |        15.33 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |               62 |            202 |         3.26 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | accelerate_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                   |              952 |           1128 |         1.18 |
|  accelerate_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |             1941 |           9899 |         5.10 |
+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


