Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 22e2c9ea17a24090835e112ae9bb7de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_encoders_behav xil_defaultlib.test_encoders -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pelib
Compiling package xil_defaultlib.pegates
Compiling package xil_defaultlib.nbits
Compiling architecture behavioral of entity xil_defaultlib.activity_monitor [activity_monitor_default]
Compiling architecture primitive of entity xil_defaultlib.inv_gate [\inv_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.or9_gate [\or9_gate(delay=0)\]
Compiling architecture primitive of entity xil_defaultlib.and_gate [\and_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and3_gate [\and3_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and4_gate [\and4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.and5_gate [\and5_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.or4_gate [\or4_gate(delay=0)\]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_8bit [pr_encoder_8bit_default]
Compiling architecture primitive of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.or4_gate [or4_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.pr_encoder_32bit [pr_encoder_32bit_default]
Compiling architecture sim of entity xil_defaultlib.test_encoders
Built simulation snapshot test_encoders_behav
