0.6
2018.3
Dec  7 2018
00:33:28
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/testbench.sv,1648644912,systemVerilog,,,,testbench,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/imports/Desktop/dMemoryDecoder.sv,1648652960,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/datapath.sv,,dMemoryDecoder,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/IO.sv,1648642682,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Top.sv,,IO,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Top.sv,1648640158,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/adder.sv,,Top,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/adder.sv,1648481644,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/alu.sv,,adder,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/alu.sv,1648481680,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/aludec.sv,,alu,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/aludec.sv,1648729019,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/controller.sv,,aludec,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/controller.sv,1648571095,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/imports/Desktop/dMemoryDecoder.sv,,controller,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/datapath.sv,1648569421,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/dmem.sv,,datapath,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/dmem.sv,1648626077,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/flopr.sv,,dmem,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/flopr.sv,1648481638,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/imem.sv,,flopr,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/imem.sv,1648738317,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/maindec.sv,,imem,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/maindec.sv,1648566646,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/mips.sv,,maindec,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/mips.sv,1648624218,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/mux2.sv,,mips,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/mux2.sv,1648481660,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/mux7seg.sv,,mux2,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/mux7seg.sv,1648707845,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/regfile.sv,,mux7seg,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/regfile.sv,1648567202,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/s12.sv,,regfile,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/s12.sv,1648481650,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/signext.sv,,s12,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/signext.sv,1648481672,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/unsignext.sv,,signext,,,,,,,,
D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/unsignext.sv,1648570002,systemVerilog,,D:/Subjects/计算机组成与体系结构/实验项目/实验一_单周期MIPS处理器/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/testbench.sv,,unsignext,,,,,,,,
