{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 15:41:33 2019 " "Info: Processing started: Thu Apr 04 15:41:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[0\] Resposta\[0\] 10.324 ns Longest " "Info: Longest tpd from source pin \"S\[0\]\" to destination pin \"Resposta\[0\]\" is 10.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns S\[0\] 1 PIN PIN_T13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T13; Fanout = 5; PIN Node = 'S\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "mux5incompleto.bdf" "" { Schematic "C:/Users/tsc2/Desktop/projetoSD/tiago/quartus/mux5incompleto.bdf" { { 672 248 416 688 "S\[2..0\]" "" } { 528 560 576 680 "S\[2\]" "" } { 608 800 816 680 "S\[0\]" "" } { 568 680 696 680 "S\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.227 ns) + CELL(0.346 ns) 5.380 ns inst9~0 2 COMB LCCOMB_X6_Y2_N16 3 " "Info: 2: + IC(4.227 ns) + CELL(0.346 ns) = 5.380 ns; Loc. = LCCOMB_X6_Y2_N16; Fanout = 3; COMB Node = 'inst9~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.573 ns" { S[0] inst9~0 } "NODE_NAME" } } { "mux5incompleto.bdf" "" { Schematic "C:/Users/tsc2/Desktop/projetoSD/tiago/quartus/mux5incompleto.bdf" { { 600 1856 1968 704 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.346 ns) 6.066 ns inst12~1 3 COMB LCCOMB_X6_Y2_N22 1 " "Info: 3: + IC(0.340 ns) + CELL(0.346 ns) = 6.066 ns; Loc. = LCCOMB_X6_Y2_N22; Fanout = 1; COMB Node = 'inst12~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { inst9~0 inst12~1 } "NODE_NAME" } } { "mux5incompleto.bdf" "" { Schematic "C:/Users/tsc2/Desktop/projetoSD/tiago/quartus/mux5incompleto.bdf" { { 600 1432 1544 704 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.326 ns) + CELL(1.932 ns) 10.324 ns Resposta\[0\] 4 PIN PIN_G15 0 " "Info: 4: + IC(2.326 ns) + CELL(1.932 ns) = 10.324 ns; Loc. = PIN_G15; Fanout = 0; PIN Node = 'Resposta\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.258 ns" { inst12~1 Resposta[0] } "NODE_NAME" } } { "mux5incompleto.bdf" "" { Schematic "C:/Users/tsc2/Desktop/projetoSD/tiago/quartus/mux5incompleto.bdf" { { 800 1968 2144 816 "Resposta\[3..0\]" "" } { 704 1896 1912 808 "Resposta\[3\]" "" } { 704 1760 1776 808 "Resposta\[2\]" "" } { 704 1616 1632 808 "Resposta\[1\]" "" } { 704 1472 1496 808 "Resposta\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.431 ns ( 33.23 % ) " "Info: Total cell delay = 3.431 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.893 ns ( 66.77 % ) " "Info: Total interconnect delay = 6.893 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.324 ns" { S[0] inst9~0 inst12~1 Resposta[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.324 ns" { S[0] {} S[0]~combout {} inst9~0 {} inst12~1 {} Resposta[0] {} } { 0.000ns 0.000ns 4.227ns 0.340ns 2.326ns } { 0.000ns 0.807ns 0.346ns 0.346ns 1.932ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 15:41:33 2019 " "Info: Processing ended: Thu Apr 04 15:41:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
