

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config10_s'
================================================================
* Date:           Fri Nov 17 13:09:47 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.868 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    302|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    189|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|    491|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op3           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_300_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_306_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_312_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_4_fu_318_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_5_fu_324_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_6_fu_330_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_7_fu_336_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_8_fu_342_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_9_fu_348_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_294_p2             |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |res_V_data_0_V_TDATA_int          |  select  |      0|  0|  16|           1|          16|
    |res_V_data_1_V_TDATA_int          |  select  |      0|  0|  16|           1|          16|
    |res_V_data_2_V_TDATA_int          |  select  |      0|  0|  16|           1|          16|
    |res_V_data_3_V_TDATA_int          |  select  |      0|  0|  16|           1|          16|
    |res_V_data_4_V_TDATA_int          |  select  |      0|  0|  16|           1|          16|
    |res_V_data_5_V_TDATA_int          |  select  |      0|  0|  16|           1|          16|
    |res_V_data_6_V_TDATA_int          |  select  |      0|  0|  16|           1|          16|
    |res_V_data_7_V_TDATA_int          |  select  |      0|  0|  16|           1|          16|
    |res_V_data_8_V_TDATA_int          |  select  |      0|  0|  16|           1|          16|
    |res_V_data_9_V_TDATA_int          |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 302|         176|         177|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n       |   9|          2|    1|          2|
    |res_V_data_0_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_1_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_2_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_3_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_4_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_5_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_6_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_7_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_8_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_9_V_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 189|         42|   21|         42|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,10u>,array<ap_fixed<16,6,5,3,0>,10u>,relu_config10> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|data_V_data_8_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_8_V                             |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_8_V                             |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                             data_V_data_8_V                             |    pointer   |
|data_V_data_9_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_9_V                             |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_9_V                             |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                             data_V_data_9_V                             |    pointer   |
|res_V_data_0_V_TREADY    |  in |    1|    axis    |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_TDATA     | out |   16|    axis    |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_TVALID    | out |    1|    axis    |                              res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_TDATA     | out |   16|    axis    |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_TVALID    | out |    1|    axis    |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_TREADY    |  in |    1|    axis    |                              res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_TDATA     | out |   16|    axis    |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_TVALID    | out |    1|    axis    |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_TREADY    |  in |    1|    axis    |                              res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_TDATA     | out |   16|    axis    |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_TVALID    | out |    1|    axis    |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_TREADY    |  in |    1|    axis    |                              res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_TDATA     | out |   16|    axis    |                              res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_TVALID    | out |    1|    axis    |                              res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_TREADY    |  in |    1|    axis    |                              res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_TDATA     | out |   16|    axis    |                              res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_TVALID    | out |    1|    axis    |                              res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_TREADY    |  in |    1|    axis    |                              res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_TDATA     | out |   16|    axis    |                              res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_TVALID    | out |    1|    axis    |                              res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_TREADY    |  in |    1|    axis    |                              res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_TDATA     | out |   16|    axis    |                              res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_TVALID    | out |    1|    axis    |                              res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_TREADY    |  in |    1|    axis    |                              res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_TDATA     | out |   16|    axis    |                              res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_TVALID    | out |    1|    axis    |                              res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_TREADY    |  in |    1|    axis    |                              res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_TDATA     | out |   16|    axis    |                              res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_TVALID    | out |    1|    axis    |                              res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_TREADY    |  in |    1|    axis    |                              res_V_data_9_V                             |    pointer   |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

