
---------- Begin Simulation Statistics ----------
final_tick                                13610897500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    273                       # Simulator instruction rate (inst/s)
host_mem_usage                                8032316                       # Number of bytes of host memory used
host_op_rate                                      280                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29346.43                       # Real time elapsed on the host
host_tick_rate                                 340252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8024149                       # Number of instructions simulated
sim_ops                                       8207995                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009985                       # Number of seconds simulated
sim_ticks                                  9985184375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.961929                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  386764                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               403039                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                498                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2654                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            392022                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2914                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3479                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              565                       # Number of indirect misses.
system.cpu.branchPred.lookups                  415262                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7004                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          537                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2450787                       # Number of instructions committed
system.cpu.committedOps                       2485941                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.368867                       # CPI: cycles per instruction
system.cpu.discardedOps                          7563                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1244514                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72435                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           765585                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2470439                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296836                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      498                       # number of quiesce instructions executed
system.cpu.numCycles                          8256376                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       498                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1625206     65.38%     65.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1049      0.04%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                  79301      3.19%     68.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                780385     31.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2485941                       # Class of committed instruction
system.cpu.quiesceCycles                      7719919                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5785937                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        726043                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              230898                       # Transaction distribution
system.membus.trans_dist::ReadResp             231356                       # Transaction distribution
system.membus.trans_dist::WriteReq             136512                       # Transaction distribution
system.membus.trans_dist::WriteResp            136512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          271                       # Transaction distribution
system.membus.trans_dist::WriteClean              109                       # Transaction distribution
system.membus.trans_dist::CleanEvict              171                       # Transaction distribution
system.membus.trans_dist::ReadExReq               145                       # Transaction distribution
system.membus.trans_dist::ReadExResp              146                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           275                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       362496                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        362496                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       726325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       736189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1461570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23277660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1093207                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000012                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003448                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1093194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1093207                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1846460968                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9907875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              348031                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1996625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7819355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1412951740                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             916500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       464718                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       464718                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1457820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23210700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2469452250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1958536566                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1257294000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132096                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       447030                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       447030    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       447030                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1043212250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1284096000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24707072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14745600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24182784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4327424                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       460800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1627704346                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    846668793                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2474373138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    945118652                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1476747894                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2421866547                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2572822998                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2323416687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4896239685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11712                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11712                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          183                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          199                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1172938                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       102552                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1275490                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1172938                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1172938                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1172938                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       102552                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1275490                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14771520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8478464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              230805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          380                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       132096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132476                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1476747894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2595846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1479343740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2435609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    846668793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            849104401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2435609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2323416687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2595846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2328448141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    362340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000254372000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          137                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          137                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415669                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141152                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230804                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132476                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230804                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132476                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    156                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8275                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7439492550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1153240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13494002550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32254.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58504.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       196                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   215137                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123335                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230804                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132476                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    392                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.017022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.231666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.692457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          620      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          599      2.43%      4.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          334      1.35%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          354      1.43%      7.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          385      1.56%      9.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          361      1.46%     10.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          374      1.52%     12.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          472      1.91%     14.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21175     85.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24674                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1683.861314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    665.298873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              7      5.11%      5.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.73%      5.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     29.20%     35.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      1.46%     36.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           81     59.12%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      1.46%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      2.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           137                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     967.072993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    811.638039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    237.067924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8      5.84%      5.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      6.57%     12.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          120     87.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           137                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14761472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8479296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14771456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8478464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1478.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       849.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1479.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    849.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9985033750                       # Total gap between requests
system.mem_ctrls.avgGap                      27485.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14735616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        26176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8453120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1475748012.915385007858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2589436.411883981898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2621483.892229080666                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 846566240.796129584312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          380                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13476245155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17757395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9526340375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 174465964750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58490.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43953.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25069316.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1320751.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5206173870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    540330000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4242259630                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 996                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9689041.917671                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2446404.089674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          498    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5591625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11985875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8785754625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4825142875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1313301                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1313301                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1313301                       # number of overall hits
system.cpu.icache.overall_hits::total         1313301                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          183                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            183                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          183                       # number of overall misses
system.cpu.icache.overall_misses::total           183                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7941250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7941250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7941250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7941250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1313484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1313484                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1313484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1313484                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000139                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000139                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43394.808743                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43394.808743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43394.808743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43394.808743                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          183                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          183                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          183                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          183                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7652500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7652500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000139                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000139                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000139                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41816.939891                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41816.939891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41816.939891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41816.939891                       # average overall mshr miss latency
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1313301                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1313301                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          183                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           183                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7941250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7941250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1313484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1313484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43394.808743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43394.808743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7652500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7652500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41816.939891                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41816.939891                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           317.089750                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              835774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                23                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                 36338                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   317.089750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.619316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.619316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2627151                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2627151                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       130624                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           130624                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       130624                       # number of overall hits
system.cpu.dcache.overall_hits::total          130624                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          546                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          546                       # number of overall misses
system.cpu.dcache.overall_misses::total           546                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41493375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41493375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41493375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41493375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       131170                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       131170                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       131170                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       131170                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004163                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75995.192308                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75995.192308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75995.192308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75995.192308                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          271                       # number of writebacks
system.cpu.dcache.writebacks::total               271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          126                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31730250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31730250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31730250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31730250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10817875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10817875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003202                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003202                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003202                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003202                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75548.214286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75548.214286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75548.214286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75548.214286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.439764                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.439764                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    419                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        80070                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           80070                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21995375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21995375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74814.200680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74814.200680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20936875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20936875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10817875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10817875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76134.090909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76134.090909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.640562                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.640562                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        50554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          50554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     19498000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19498000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        50806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        50806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77373.015873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77373.015873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10793375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10793375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74437.068966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74437.068966                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       362496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       362496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3787746250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3787746250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10449.070473                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10449.070473                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57037                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57037                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       305459                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       305459                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3647623593                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3647623593                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11941.450712                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11941.450712                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.574350                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8971                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               528                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.990530                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.574350                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3425069                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3425069                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13610897500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13610984375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    273                       # Simulator instruction rate (inst/s)
host_mem_usage                                8032316                       # Number of bytes of host memory used
host_op_rate                                      280                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29346.58                       # Real time elapsed on the host
host_tick_rate                                 340253                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8024158                       # Number of instructions simulated
sim_ops                                       8208010                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009985                       # Number of seconds simulated
sim_ticks                                  9985271250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.960511                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  386765                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               403046                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                499                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2656                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            392022                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2914                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3479                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              565                       # Number of indirect misses.
system.cpu.branchPred.lookups                  415271                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7006                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          537                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2450796                       # Number of instructions committed
system.cpu.committedOps                       2485956                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.368912                       # CPI: cycles per instruction
system.cpu.discardedOps                          7570                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1244535                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72435                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           765586                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2470532                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296832                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      498                       # number of quiesce instructions executed
system.cpu.numCycles                          8256515                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       498                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1625214     65.38%     65.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1049      0.04%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                  79307      3.19%     68.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                780385     31.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2485956                       # Class of committed instruction
system.cpu.quiesceCycles                      7719919                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5785983                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        726045                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              230898                       # Transaction distribution
system.membus.trans_dist::ReadResp             231357                       # Transaction distribution
system.membus.trans_dist::WriteReq             136512                       # Transaction distribution
system.membus.trans_dist::WriteResp            136512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          272                       # Transaction distribution
system.membus.trans_dist::WriteClean              109                       # Transaction distribution
system.membus.trans_dist::CleanEvict              171                       # Transaction distribution
system.membus.trans_dist::ReadExReq               145                       # Transaction distribution
system.membus.trans_dist::ReadExResp              146                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           276                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       362496                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        362496                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       726328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       736192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       724992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1461573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23277788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1093208                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000012                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003448                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1093195    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1093208                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1846467968                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9907875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              348031                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1996625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7825105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1412951740                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             916500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       264192                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       464718                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       464718                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4956                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7836                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1457820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23210700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2469452250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1958536566                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1257294000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       132096                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       724992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23199744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       447030                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       447030    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       447030                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1043212250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1284096000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24707072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14745600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24182784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4327424                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       460800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1627690184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    846661426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2474351611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    945110430                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1476735046                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2421845476                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2572800614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2323396473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4896197086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11712                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11712                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          183                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          199                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1172928                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       102551                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1275479                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1172928                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1172928                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1172928                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       102551                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1275479                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14771584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8478528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              230806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       132096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132477                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1476735046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2602233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1479337279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2441997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    846661426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            849103423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2441997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2323396473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2602233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2328440702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    362340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000254372000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          137                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          137                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141152                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230805                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132477                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230805                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    156                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8275                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7439492550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1153245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13494028800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32254.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58504.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       196                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   215138                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123335                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230805                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132477                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    392                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.017022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.231666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.692457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          620      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          599      2.43%      4.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          334      1.35%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          354      1.43%      7.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          385      1.56%      9.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          361      1.46%     10.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          374      1.52%     12.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          472      1.91%     14.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21175     85.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24674                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1683.861314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    665.298873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              7      5.11%      5.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.73%      5.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     29.20%     35.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      1.46%     36.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           81     59.12%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      1.46%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      2.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           137                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     967.072993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    811.638039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    237.067924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8      5.84%      5.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      6.57%     12.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          120     87.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           137                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14761536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8479296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14771520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8478528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1478.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       849.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1479.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    849.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9985296875                       # Total gap between requests
system.mem_ctrls.avgGap                      27486.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14735616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        26176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8453120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1475735173.443585634232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2595823.323277271818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2621461.084494825453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 846558875.403610110283                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          381                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13476245155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17783645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9526340375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 174465964750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58490.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43910.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25003518.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1320751.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5206173870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    540330000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4242346505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 996                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9689041.917671                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2446404.089674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          498    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5591625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11985875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8785841500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4825142875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1313313                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1313313                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1313313                       # number of overall hits
system.cpu.icache.overall_hits::total         1313313                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          183                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            183                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          183                       # number of overall misses
system.cpu.icache.overall_misses::total           183                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7941250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7941250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7941250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7941250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1313496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1313496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1313496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1313496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000139                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000139                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43394.808743                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43394.808743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43394.808743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43394.808743                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          183                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          183                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          183                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          183                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7652500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7652500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000139                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000139                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000139                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41816.939891                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41816.939891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41816.939891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41816.939891                       # average overall mshr miss latency
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1313313                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1313313                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          183                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           183                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7941250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7941250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1313496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1313496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43394.808743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43394.808743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7652500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7652500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41816.939891                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41816.939891                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           317.089784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2891753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               344                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8406.258721                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   317.089784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.619316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.619316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2627175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2627175                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       130629                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           130629                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       130629                       # number of overall hits
system.cpu.dcache.overall_hits::total          130629                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          547                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            547                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          547                       # number of overall misses
system.cpu.dcache.overall_misses::total           547                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41553375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41553375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41553375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41553375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       131176                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       131176                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       131176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       131176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004170                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75965.950640                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75965.950640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75965.950640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75965.950640                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          272                       # number of writebacks
system.cpu.dcache.writebacks::total               272                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          126                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4914                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31788875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31788875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31788875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31788875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10817875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10817875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003209                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003209                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003209                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003209                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75508.016627                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75508.016627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75508.016627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75508.016627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.439764                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.439764                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    420                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        80075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           80075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22055375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22055375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80370                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80370                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74763.983051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74763.983051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          498                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20995500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20995500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10817875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10817875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76070.652174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76070.652174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.640562                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.640562                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        50554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          50554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     19498000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19498000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        50806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        50806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77373.015873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77373.015873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10793375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10793375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74437.068966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74437.068966                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       362496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       362496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3787746250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3787746250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10449.070473                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10449.070473                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57037                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57037                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       305459                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       305459                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3647623593                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3647623593                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11941.450712                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11941.450712                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.573536                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              135731                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               934                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            145.322270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.573536                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973776                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973776                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3425094                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3425094                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13610984375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
