
AVRASM ver. 2.2.6  C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm Sat May 25 21:44:24 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(12): warning: Register r2 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(13): warning: Register r1 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(14): warning: Register r14 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(15): warning: Register r15 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
                                 
                                 .include "definitions.asm"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #define _M128DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega128
                                 #pragma AVRPART ADMIN PART_NAME ATmega128
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x97
                                 .equ	SIGNATURE_002	= 0x02
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                                 .equ	PING	= 0x63	; MEMORY MAPPED
                                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	XDIV	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	EICRB	= 0x3a
                                 .equ	EIMSK	= 0x39
                                 .equ	EIFR	= 0x38
                                 .equ	TIMSK	= 0x37
                                 .equ	TIFR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OCR0	= 0x31
                                 .equ	ASSR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	OCDR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	SFIOR	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR0	= 0x0c
                                 .equ	UCSR0A	= 0x0b
                                 .equ	UCSR0B	= 0x0a
                                 .equ	UBRR0L	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	PORTE	= 0x03
                                 .equ	DDRE	= 0x02
                                 .equ	PINE	= 0x01
                                 .equ	PINF	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	UCSZ2	= UCSZ02	; For compatibility
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0	= 6	; USART Mode Select
                                 
                                 ; UBRR0H - USART Baud Rate Register Hight Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL1	= 6	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register Hight Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	SM2	= 2	; Sleep Mode Select
                                 .equ	SM0	= 3	; Sleep Mode Select
                                 .equ	SM1	= 4	; Sleep Mode Select
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SRW10	= 6	; External SRAM Wait State Select
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW11	= 1	; Wait state select bit upper page
                                 .equ	SRW00	= 2	; Wait state select bit lower page
                                 .equ	SRW01	= 3	; Wait state select bit lower page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value
                                 .equ	CAL1	= 1	; Oscillator Calibration Value
                                 .equ	CAL2	= 2	; Oscillator Calibration Value
                                 .equ	CAL3	= 3	; Oscillator Calibration Value
                                 .equ	CAL4	= 4	; Oscillator Calibration Value
                                 .equ	CAL5	= 5	; Oscillator Calibration Value
                                 .equ	CAL6	= 6	; Oscillator Calibration Value
                                 .equ	CAL7	= 7	; Oscillator Calibration Value
                                 
                                 ; XDIV - XTAL Divide Control Register
                                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** MISC *************************
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                                 .equ	PSR1	= PSR321	; For compatibility
                                 .equ	PSR2	= PSR321	; For compatibility
                                 .equ	PSR3	= PSR321	; For compatibility
                                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 .equ	PUD	= 2	; Pull Up Disable
                                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	GICR	= EIMSK	; For compatibility
                                 .equ	GIMSK	= EIMSK	; For compatibility
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 0
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; ASSR - Asynchronus Status Register
                                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TCCR2 - Timer/Counter Control Register
                                 .equ	CS20	= 0	; Clock Select
                                 .equ	CS21	= 1	; Clock Select
                                 .equ	CS22	= 2	; Clock Select
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Match Output Mode
                                 .equ	COM21	= 5	; Compare Match Output Mode
                                 .equ	WGM20	= 6	; Wafeform Generation Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter Register
                                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                                 
                                 ; OCR2 - Output Compare Register
                                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                                 
                                 ; TIMSK - 
                                 .equ	TOIE2	= 6	; 
                                 .equ	OCIE2	= 7	; 
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                                 .equ	ICF3	= 5	; Input Capture Flag 1
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	PSR1	= PSR321	; For compatibility
                                 ;.equ	PSR2	= PSR321	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM30	= WGM30	; For compatibility
                                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM31	= WGM31	; For compatibility
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Clock Select 3 bit 0
                                 .equ	CS31	= 1	; Clock Select 3 bit 1
                                 .equ	CS32	= 2	; Clock Select3 bit 2
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	CTC30	= WGM32	; For compatibility
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	CTC31	= WGM33	; For compatibility
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                                 
                                 ; TCNT3L - Timer/Counter3 Low Byte
                                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADFR	= 5	; ADC  Free Running Select
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	WDTON	= 0	; Watchdog timer always on
                                 .equ	M103C	= 1	; ATmega103 compatibility mode
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0xffff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 4096
                                 .equ	RAMEND	= 0x10ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 131072
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0xf000
                                 .equ	NRWW_STOP_ADDR	= 0xffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0xefff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0xfe00
                                 .equ	SECONDBOOTSTART	= 0xfc00
                                 .equ	THIRDBOOTSTART	= 0xf800
                                 .equ	FOURTHBOOTSTART	= 0xf000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                                 
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 ; purpose library, definition of addresses and constants
                                 ; 20171114 A.S.
                                 
                                 ; === definitions  ===
                                 .list
                                 .include "macros.asm"
                                 
                                 ; purpose library, general-purpose macros
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 ; modified to include newer macros used for project
                                 
                                 ; ==============
                                 ;	display macros
                                 ; ==============
                                 .macro DISPLAY1 
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 .macro DISPLAY2
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 ; ==============
                                 ; 	trivia macros
                                 ; ==============
                                 
                                 ; --- display question and answers as long as answer buttons not pressed
                                 
                                 .macro QUESTION ; question: str0, str1 answer: str2, str3, str4, str5
                                 question_start:
                                 display1:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display1
                                 display2:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@2)
                                 	ldi	zh, high(2*@2)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@3)
                                 	ldi	zh, high(2*@3)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display2
                                 display3:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@4)
                                 	ldi	zh, high(2*@4)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@5)
                                 	ldi	zh, high(2*@5)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display3
                                 	jmp question_start
                                 question_end:
                                 .endmacro
                                 
                                 ; --- set T in SREG if answer correct
                                 .macro COMPARE
                                 	clt
                                 	ldi zl, low(2*@0)
                                 	ldi zh, high(2*@0)
                                 	lpm
                                 	cp @1, r0
                                 	brne PC+2
                                 	set
                                 .endmacro
                                 
                                 ; --- print score on LCD as well as fail or pass message
                                 .macro PRINT_SCORE
                                 	call LCD_clear
                                 	brts PC+2
                                 	jmp incorrect
                                 correct:
                                 	DISPLAY1 strcorrect
                                 	CORRECT_SONG
                                 	jmp score
                                 incorrect:
                                 	DISPLAY1 strfalse
                                 	INCORRECT_SONG
                                 score:
                                 	CLR4 a3, a2, a1, a0
                                 	mov a0, @0
                                 	PRINTF LCD
                                 .db "Score:",FDEC,a,0
                                 .endmacro
                                 
                                 
                                 ; ==============
                                 ; 	pointers
                                 ; ==============
                                 
                                 ; --- loading an immediate into a pointer XYZ,SP ---
                                 .macro 	LDIX	; sram
                                 	ldi	xl, low(@0)
                                 	ldi	xh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIY	; sram	
                                 	ldi	yl, low(@0)
                                 	ldi	yh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIZ	; sram
                                 	ldi	zl, low(@0)
                                 	ldi	zh,high(@0)
                                 	
                                 	.endmacro
                                 .macro	LDZD	; sram, reg	; sram+reg -> Z
                                 	mov	zl,@1
                                 	clr	zh
                                 	subi	zl, low(-@0)
                                 	sbci	zh,high(-@0)
                                 	.endmacro
                                 .macro	LDSP	; sram
                                 	ldi	r16, low(@0)
                                 	out	spl,r16
                                 	ldi	r16,high(@0)
                                 	out	sph,r16
                                 	.endmacro
                                 
                                 ; --- load/store SRAM addr into pointer XYZ ---	
                                 .macro 	LDSX	; sram
                                 	lds	xl,@0
                                 	lds	xh,@0+1
                                 	.endmacro
                                 .macro 	LDSY	; sram
                                 	lds	yl,@0
                                 	lds	yh,@0+1
                                 	.endmacro
                                 .macro 	LDSZ	; sram
                                 	lds	zl,@0
                                 	lds	zh,@0+1
                                 	.endmacro
                                 .macro 	STSX	; sram
                                 	sts	@0,  xl
                                 	sts	@0+1,xh
                                 	.endmacro	
                                 .macro 	STSY	; sram
                                 	sts	@0,  yl
                                 	sts	@0+1,yh
                                 	.endmacro
                                 .macro 	STSZ	; sram
                                 	sts	@0,  zl
                                 	sts	@0+1,zh
                                 	.endmacro	
                                 
                                 ; --- push/pop pointer XYZ ---
                                 .macro	PUSHX			; push X
                                 	push	xl
                                 	push	xh
                                 	.endmacro
                                 .macro	POPX			; pop X
                                 	pop	xh
                                 	pop	xl
                                 	.endmacro
                                 	
                                 .macro	PUSHY			; push Y
                                 	push	yl
                                 	push	yh
                                 	.endmacro
                                 .macro	POPY			; pop Y
                                 	pop	yh
                                 	pop	yl
                                 	.endmacro
                                 
                                 .macro	PUSHZ			; push Z
                                 	push	zl
                                 	push	zh
                                 	.endmacro
                                 .macro	POPZ			; pop Z
                                 	pop	zh
                                 	pop	zl
                                 	.endmacro
                                 
                                 ; --- multiply/divide Z ---	
                                 .macro	MUL2Z			; multiply Z by 2
                                 	lsl	zl
                                 	rol	zh
                                 	.endmacro
                                 .macro	DIV2Z			; divide Z by 2
                                 	lsr	zh
                                 	ror	zl
                                 	.endmacro
                                 
                                 ; --- add register to pointer XYZ ---	
                                 .macro	ADDX	;reg		; x <- y+reg
                                 	add	xl,@0
                                 	brcc	PC+2
                                 	subi	xh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDY	;reg		; y <- y+reg
                                 	add	yl,@0
                                 	brcc	PC+2
                                 	subi	yh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDZ	;reg		; z <- z+reg
                                 	add	zl,@0
                                 	brcc	PC+2
                                 	subi	zh,-1		; add carry
                                 	.endmacro
                                 
                                 ; ===================
                                 ; 	miscellaneous
                                 ; ===================
                                 
                                 ; --- output/store (regular I/O space) immediate value ---
                                 .macro	OUTI	; port,k	output immediate value to port
                                 	ldi	w,@1
                                 	out	@0,w
                                 	.endmacro
                                 
                                 ; --- output/store (extended I/O space) immediate value ---
                                 .macro OUTEI	; port,k    output immediate value to port
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 ; --- add immediate value ---
                                 .macro	ADDI
                                 	subi	@0,-@1
                                 	.endmacro
                                 .macro	ADCI
                                 	sbci	@0,-@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with range limitation ---
                                 .macro	INC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	brlo	PC+3
                                 	ldi	@0,@1	
                                 	rjmp	PC+2
                                 	inc	@0
                                 	.endmacro
                                 
                                 .macro	DEC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@0
                                 	rjmp	PC+2
                                 	ldi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with cyclic range ---
                                 .macro	INC_CYC	; reg,low,high
                                 	cpi	@0,@2
                                 	brsh	_low	; reg>=high then reg=low
                                 	cpi	@0,@1
                                 	brlo	_low	; reg< low  then reg=low
                                 	inc	@0
                                 	rjmp	_done
                                 _low:	ldi	@0,@1
                                 _done:	
                                     .endmacro
                                 	
                                 .macro	DEC_CYC	; reg,low,high
                                 	cpi	@0,@1
                                 	breq	_high	; reg=low then reg=high
                                 	brlo	_high	; reg<low then reg=high
                                 	dec	@0	
                                 	cpi	@0,@2
                                 	brsh	_high	; reg>=high then high
                                 	rjmp	_done
                                 _high:	ldi	@0,@2
                                 _done:	
                                 	.endmacro
                                 
                                 .macro	INCDEC	;port,b1,b2,reg,low,high
                                 	sbic	@0,@1
                                 	rjmp	PC+6
                                 
                                 	cpi	@3,@5
                                 	brlo	PC+3
                                 	ldi	@3,@4	
                                 	rjmp	PC+2
                                 	inc	@3
                                 
                                 	sbic	@0,@2
                                 	rjmp	PC+7
                                 	
                                 	cpi	@3,@4
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@3
                                 	rjmp	PC+2
                                 	ldi	@3,@5
                                 	.endmacro		
                                 
                                 ; --- wait loops ---
                                 ; wait 10...196608 cycles
                                 .macro	WAIT_C	; k
                                 	ldi	w,  low((@0-7)/3)
                                 	mov	u,w			; u=LSB
                                 	ldi	w,high((@0-7)/3)+1	; w=MSB
                                 	dec	u
                                 	brne	PC-1
                                 	dec	u
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait micro-seconds (us)
                                 ; us = x*3*1000'000/clock)	==> x=us*clock/3000'000
                                 .macro	WAIT_US ; k
                                 	ldi	w, low((clock/1000*@0/3000)-1)
                                 	mov	u,w
                                 	ldi	w,high((clock/1000*@0/3000)-1)+1 ; set up: 3 cyles
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait mili-seconds (ms)
                                 .macro	WAIT_MS ; k
                                 	ldi	w, low(@0)
                                 	mov	u,w		; u = LSB	
                                 	ldi	w,high(@0)+1	; w = MSB
                                 wait_ms:
                                 	push	w		; wait 1000 usec
                                 	push	u
                                 	ldi	w, low((clock/3000)-5)	
                                 	mov	u,w
                                 	ldi	w,high((clock/3000)-5)+1
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	pop	u
                                 	pop	w
                                 	
                                 	dec	u
                                 	brne	wait_ms
                                 	dec	w
                                 	brne	wait_ms
                                 	.endmacro
                                 
                                 ; --- conditional jumps/calls ---
                                 .macro	JC0			; jump if carry=0
                                 	brcs	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JC1			; jump if carry=1
                                 	brcc	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 .macro	JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	breq	@2
                                 	.endmacro
                                 .macro	_JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rjmp	@2
                                 	.endmacro	
                                 .macro	JNK	; reg,k,addr	; jump if not(reg=k)
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro 
                                 
                                 .macro	CK	; reg,k,addr	; call if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CNK	; reg,k,addr	; call if not(reg=k)
                                 	cpi	@0,@1
                                 	breq	PC+2
                                 	rcall	@2
                                 	.endmacro 
                                 
                                 .macro	JSK	; sram,k,addr	; jump if sram=k
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	breq	@2
                                 	.endmacro 
                                 .macro	JSNK	; sram,k,addr	; jump if not(sram=k)
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- loops ---
                                 .macro	DJNZ	; reg,addr	; decr and jump if not zero
                                 	dec	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	DJNK	; reg,k,addr	; decr and jump if not k
                                 	dec	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	IJNZ	; reg,addr	; inc and jump if not zero
                                 	inc	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	breq	PC+2	
                                 	rjmp	@2
                                 	.endmacro
                                 
                                 .macro	DSJNK	; sram,k,addr	; dec sram and jump if not k
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- table lookup ---
                                 .macro	LOOKUP	;reg, index,tbl
                                 	push	ZL
                                 	push	ZH
                                 	mov	zl,@1		; move index into z
                                 	clr	zh
                                 	subi	zl, low(-2*@2)	; add base address of table
                                 	sbci	zh,high(-2*@2)	
                                 	lpm			; load program memory (into r0)
                                 	mov	@0,r0
                                 	pop	ZH
                                 	pop	ZL
                                 	.endmacro
                                 
                                 .macro	LOOKUP2	;r1,r0, index,tbl
                                 	mov	zl,@2		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	subi	zl, low(-2*@3)	; add base address of table
                                 	sbci	zh,high(-2*@3)
                                 	lpm			; get LSB byte
                                 	mov	w,r0		; temporary store LSB in w
                                 	adiw	zl,1		; increment Z
                                 	lpm			; get MSB byte
                                 	mov	@0,r0		; mov MSB to res1
                                 	mov	@1,w		; mov LSB to res0
                                 	.endmacro
                                 
                                 .macro	LOOKUP4	;r3,r2,r1,r0, index,tbl
                                 	mov	zl,@4		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh	
                                 	subi	zl, low(-2*@5)	; add base address of table
                                 	sbci	zh,high(-2*@5)
                                 	lpm
                                 	mov	@1,r0		; load high word LSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0		; load high word MSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@3,r0		; load low word LSB		
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0		; load low word MSB
                                 	.endmacro
                                 
                                 .macro	LOOKDOWN ;reg,index,tbl
                                 	ldi	ZL, low(2*@2)	; load table address
                                 	ldi	ZH,high(2*@2)
                                 	clr	@1
                                 loop:	lpm
                                 	cp	r0,@0
                                 	breq	found
                                 	inc	@1 
                                 	adiw	ZL,1
                                 	tst	r0
                                 	breq	notfound
                                 	rjmp	loop
                                 notfound:
                                 	ldi	@1,-1
                                 found:	
                                 	.endmacro
                                 
                                 ; --- branch table ---
                                 .macro	C_TBL	; reg,tbl
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl
                                 	icall
                                 	.endmacro
                                 .macro	J_TBL	; reg,tbl	
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl	
                                 	ijmp
                                 	.endmacro
                                 
                                 .macro	BRANCH	; reg		; branching using the stack
                                 	ldi	w, low(tbl)
                                 	add	w,@0
                                 	push	w
                                 	ldi	w,high(tbl)
                                 	brcc	PC+2
                                 	inc	w
                                 	push	w
                                 	ret
                                 tbl:
                                 	.endmacro	
                                 
                                 ; --- multiply/division ---
                                 .macro	DIV2	; reg
                                 	lsr	@0
                                 	.endmacro
                                 .macro	DIV4	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro	
                                 .macro	DIV8	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro
                                 	
                                 .macro	MUL2	; reg
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL4	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL8	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 
                                 ; ====================================
                                 ; 	extending existing instructios
                                 ; ====================================
                                 
                                 ; --- immediate ops with r0..r15 ---
                                 .macro	_ADDI
                                 	ldi	w,@1
                                 	add	@0,w
                                 	.endmacro
                                 .macro	_ADCI
                                 	ldi	w,@1
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	_SUBI
                                 	ldi	w,@1
                                 	sub	@0,w
                                 	.endmacro
                                 .macro	_SBCI
                                 	ldi	w,@1
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	_ANDI
                                 	ldi	w,@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_ORI
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_EORI
                                 	ldi	w,@1
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	_SBR
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_CBR
                                 	ldi	w,~@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_CPI
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	.endmacro
                                 .macro	_LDI
                                 	ldi	w,@1
                                 	mov	@0,w
                                 	.endmacro
                                 
                                 ; --- bit access for port p32..p63 ---
                                 .macro	_SBI
                                 	in	w,@0
                                 	ori	w,1<<@1
                                 	out	@0,w
                                 	.endmacro
                                 .macro	_CBI
                                 	in	w,@0
                                 	andi	w,~(1<<@1)
                                 	out	@0,w
                                 	.endmacro
                                 	
                                 ; --- extending branch distance to +/-2k ---
                                 .macro	_BREQ
                                 	brne	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRNE
                                 	breq	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCS
                                 	brcc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCC
                                 	brcs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRSH
                                 	brlo	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLO
                                 	brsh	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRMI
                                 	brpl	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRPL
                                 	brmi	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRGE
                                 	brlt	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLT
                                 	brge	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHS
                                 	brhc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHC
                                 	brhs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTS
                                 	brtc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTC
                                 	brts	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVS
                                 	brvc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVC
                                 	brvs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRIE
                                 	brid	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRID
                                 	brie	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 ; ====================
                                 ; 	bit operations
                                 ; ====================
                                 
                                 ; --- moving bits ---
                                 .macro	MOVB	; reg1,b1, reg2,b2	; reg1,bit1 <- reg2,bit2
                                 	bst	@2,@3
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	OUTB	; port1,b1, reg2,b2	; port1,bit1 <- reg2,bit2
                                 	sbrs	@2,@3
                                 	cbi	@0,@1
                                 	sbrc	@2,@3
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INB	; reg1,b1, port2,b2	; reg1,bit1 <- port2,bit2
                                 	sbis	@2,@3
                                 	cbr	@0,1<<@1
                                 	sbic	@2,@3
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 
                                 .macro	Z2C				; zero to carry
                                 	sec
                                 	breq	PC+2	; (Z=1)
                                 	clc
                                 	.endmacro
                                 .macro	Z2INVC				; zero to inverse carry
                                 	sec
                                 	brne	PC+2	; (Z=0)
                                 	clc
                                 	.endmacro
                                 
                                 .macro	C2Z				; carry to zero
                                 	sez
                                 	brcs	PC+2	; (C=1)
                                 	clz
                                 	.endmacro
                                 
                                 .macro	B2C	; reg,b			; bit to carry
                                 	sbrc	@0,@1
                                 	sec
                                 	sbrs	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2B	; reg,b			; carry to bit
                                 	brcc	PC+2
                                 	sbr	@0,(1<<@1)
                                 	brcs	PC+2
                                 	cbr	@0,(1<<@1)
                                 	.endmacro
                                 .macro	P2C	; port,b		; port to carry
                                 	sbic	@0,@1
                                 	sec
                                 	sbis	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2P	; port,b		; carry to port
                                 	brcc	PC+2
                                 	sbi	@0,@1
                                 	brcs	PC+2
                                 	cbi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inverting bits ---
                                 .macro	INVB	; reg,bit		; inverse reg,bit
                                 	ldi	w,(1<<@1)
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	INVP	; port,bit		; inverse port,bit	
                                 	sbis	@0,@1
                                 	rjmp	PC+3
                                 	cbi	@0,@1
                                 	rjmp	PC+2
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INVC				; inverse carry	
                                 	brcs	PC+3
                                 	sec
                                 	rjmp	PC+2
                                 	clc
                                 	.endmacro
                                 
                                 ; --- setting a single bit ---
                                 .macro	SETBIT	; reg(0..7)
                                 ; in	reg (0..7)
                                 ; out	reg with bit (0..7) set to 1.
                                 ; 0=00000001
                                 ; 1=00000010
                                 ; ...
                                 ; 7=10000000
                                 	mov	w,@0
                                 	clr	@0
                                 	inc	@0
                                 	andi	w,0b111	
                                 	breq	PC+4
                                 	lsl	@0
                                 	dec	w
                                 	brne	PC-2
                                 	.endmacro
                                 
                                 ; --- logical operations with masks ---
                                 .macro	MOVMSK	; reg1,reg2,mask	; reg1 <- reg2 (mask)
                                 	ldi	w,~@2	
                                 	and	@0,w
                                 	ldi	w,@2
                                 	and	@1,w	
                                 	or	@0,@1
                                 	.endmacro	
                                 .macro	ANDMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	ori	w,~@2
                                 	and	@0,w
                                 	.endmacro	
                                 .macro	ORMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	andi	w,@2
                                 	or	@0,w
                                 	.endmacro
                                 	
                                 ; --- logical operations on bits ---
                                 .macro	ANDB	; r1,b1, r2,b2, r3,b3	; reg1,b1 <- reg2,b2 AND reg3,b3
                                 	set
                                 	sbrs	@4,@5	
                                 	clt
                                 	sbrs	@2,@3	
                                 	clt
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	ORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 OR reg3.b3
                                 	clt
                                 	sbrc	@4,@5	
                                 	set
                                 	sbrc	@2,@3	
                                 	set
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	EORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 XOR reg3.b3
                                 	sbrc	@4,@5
                                 	rjmp	f1
                                 f0:	bst	@2,@3	
                                 	rjmp	PC+4
                                 f1:	set
                                 	sbrc	@0,@1
                                 	clt
                                 	bld	@0,@0	
                                 	.endmacro
                                 	
                                 ; --- operations based on register bits ---
                                 .macro	FB0	; reg,bit		; bit=0
                                 	cbr	@0,1<<@1
                                 	.endmacro
                                 .macro	FB1	; reg,bit		; bit=1
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 .macro	_FB0	; reg,bit		; bit=0
                                 	ldi	w,~(1<<@1)
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_FB1	; reg,bit		; bit=1
                                 	ldi	w,1<<@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	SB0	; reg,bit,addr		; skip if bit=0
                                 	sbrc	@0,@1
                                 	.endmacro
                                 .macro	SB1	; reg,bit,addr		; skip if bit=1
                                 	sbrs	@0,@1
                                 	.endmacro
                                 .macro	JB0	; reg,bit,addr		; jump if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JB1	; reg,bit,addr		; jump if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CB0	; reg,bit,addr		; call if bit=0
                                 	sbrs	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	CB1	; reg,bit,addr		; call if bit=1
                                 	sbrc	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	WB0	; reg,bit		; wait if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WB1	; reg,bit		; wait if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RB0	; reg,bit		; return if bit=0
                                 	sbrs	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RB1	; reg,bit		; return if bit=1
                                 	sbrc	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if bit=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WB0T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrs	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if bit=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WB1T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrc	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 	
                                 ; --- operations based on port bits ---
                                 .macro	P0	; port,bit		; port=0
                                 	cbi	@0,@1
                                 	.endmacro
                                 .macro	P1	; port,bit		; port=1
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	SP0	; port,bit		; skip if port=0
                                 	sbic	@0,@1
                                 	.endmacro
                                 .macro	SP1	; port,bit		; skip if port=1
                                 	sbis	@0,@1
                                 	.endmacro
                                 .macro	JP0	; port,bit,addr		; jump if port=0
                                 	sbis	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JP1	; port,bit,addr		; jump if port=1
                                 	sbic	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CP0	; port,bit,addr		; call if port=0
                                 	sbis	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CP1	; port,bit,addr		; call if port=1
                                 	sbic	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	WP0	; port,bit		; wait if port=0
                                 	sbis	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WP1	; port,bit		; wait if port=1
                                 	sbic	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RP0	; port,bit		; return if port=0
                                 	sbis	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RP1	; port,bit		; return if port=1
                                 	sbic	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if port=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WP0T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbis	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if port=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WP1T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbic	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 
                                 ; ===========================
                                 ; 	multi-byte operations
                                 ; ===========================
                                 
                                 .macro	SWAP4			; swap 2 variables
                                 	mov	w ,@0
                                 	mov	@0,@4
                                 	mov	@4,w
                                 	mov	w ,@1
                                 	mov	@1,@5
                                 	mov	@5,w
                                 	mov	w ,@2
                                 	mov	@2,@6
                                 	mov	@6,w
                                 	mov	w ,@3
                                 	mov	@3,@7
                                 	mov	@7,w
                                 	.endmacro
                                 .macro	SWAP3
                                 	mov	w ,@0
                                 	mov	@0,@3
                                 	mov	@3,w
                                 	mov	w ,@1
                                 	mov	@1,@4
                                 	mov	@4,w
                                 	mov	w ,@2
                                 	mov	@2,@5
                                 	mov	@5,w
                                 	.endmacro
                                 .macro	SWAP2
                                 	mov	w ,@0
                                 	mov	@0,@2
                                 	mov	@2,w
                                 	mov	w ,@1
                                 	mov	@1,@3
                                 	mov	@3,w
                                 	.endmacro
                                 .macro	SWAP1
                                 	mov	w ,@0
                                 	mov	@0,@1
                                 	mov	@1,w
                                 	.endmacro
                                 
                                 .macro	LDX4	;r..r0		; load from (x+)
                                 	ld	@3,x+
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX3	;r..r0
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX2	;r..r0	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 	
                                 .macro	LDY4	;r..r0		; load from (y+)
                                 	ld	@3,y+
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY3	;r..r0
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY2	;r..r0	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 
                                 .macro	LDZ4	;r..r0		; load from (z+)
                                 	ld	@3,z+
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ3	;r..r0
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ2	;r..r0
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 
                                 .macro	STX4	;r..r0		; store to (x+)
                                 	st	x+,@3
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX3	;r..r0
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX2	;r..r0
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 	
                                 .macro	STY4	;r..r0		; store to (y+)
                                 	st	y+,@3
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY3	;r..r0
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY2	;r..r0	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 	
                                 .macro	STZ4	;r..r0		; store to (z+)
                                 	st	z+,@3
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ3	;r..r0
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ2	;r..r0	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 	
                                 .macro	STI4	;addr,k		; store immediate
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	ldi	w,byte4(@1)
                                 	sts	@0+3,w	
                                 	.endmacro	
                                 .macro	STI3	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	.endmacro	
                                 .macro	STI2	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	STI	;addr,k
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	INC4			; increment
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC3
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC2
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 
                                 .macro	DEC4			; decrement
                                 	ldi	w,0xff
                                 	add	@3,w
                                 	adc	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC3
                                 	ldi	w,0xff
                                 	add	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC2
                                 	ldi	w,0xff
                                 	add	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 
                                 .macro	CLR9			; clear (also clears the carry)
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	clr	@8
                                 	.endmacro
                                 .macro	CLR8
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	.endmacro
                                 .macro	CLR7
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	.endmacro
                                 .macro	CLR6
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	.endmacro
                                 .macro	CLR5
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	.endmacro
                                 .macro	CLR4
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	.endmacro
                                 .macro	CLR3
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	.endmacro
                                 .macro	CLR2
                                 	sub	@0,@0
                                 	clr	@1
                                 	.endmacro
                                 
                                 .macro	COM4			; one's complement
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	.endmacro
                                 .macro	COM3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	.endmacro
                                 .macro	COM2
                                 	com	@0
                                 	com	@1
                                 	.endmacro
                                 
                                 .macro	NEG4			; negation (two's complement)
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG2
                                 	com	@0
                                 	com	@1
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 	
                                 .macro	LDI4 	; r..r0, k	; load immediate
                                 	ldi	@3,  low(@4)
                                 	ldi	@2, high(@4)
                                 	ldi	@1,byte3(@4)
                                 	ldi	@0,byte4(@4)
                                 	.endmacro
                                 .macro	LDI3
                                 	ldi	@2,  low(@3)
                                 	ldi	@1, high(@3)
                                 	ldi	@0,byte3(@3)
                                 	.endmacro
                                 .macro	LDI2
                                 	ldi	@1,  low(@2)
                                 	ldi	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LDS4			; load direct from SRAM
                                 	lds	@3,@4
                                 	lds	@2,@4+1
                                 	lds	@1,@4+2
                                 	lds	@0,@4+3
                                 	.endmacro
                                 .macro	LDS3
                                 	lds	@2,@3
                                 	lds	@1,@3+1
                                 	lds	@0,@3+2
                                 	.endmacro
                                 .macro	LDS2
                                 	lds	@1,@2
                                 	lds	@0,@2+1
                                 	.endmacro
                                 
                                 .macro	STS4			; store direct to SRAM
                                 	sts	@0+0,@4
                                 	sts	@0+1,@3
                                 	sts	@0+2,@2
                                 	sts	@0+3,@1
                                 	.endmacro
                                 .macro	STS3
                                 	sts	@0+0,@3
                                 	sts	@0+1,@2
                                 	sts	@0+2,@1
                                 	.endmacro
                                 .macro	STS2
                                 	sts	@0+0,@2
                                 	sts	@0+1,@1
                                 	.endmacro
                                 
                                 .macro	STDZ4	; d, r3,r2,r1,r0
                                 	std	z+@0+0,@4
                                 	std	z+@0+1,@3
                                 	std	z+@0+2,@2
                                 	std	z+@0+3,@1
                                 	.endmacro
                                 .macro	STDZ3	; d, r2,r1,r0
                                 	std	z+@0+0,@3
                                 	std	z+@0+1,@2
                                 	std	z+@0+2,@1
                                 	.endmacro
                                 .macro	STDZ2	; d, r1,r0
                                 	std	z+@0+0,@2
                                 	std	z+@0+1,@1
                                 	.endmacro
                                 	
                                 .macro	LPM4			; load program memory
                                 	lpm
                                 	mov	@3,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM3
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM2
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 
                                 .macro	MOV4			; move between registers
                                 	mov	@3,@7
                                 	mov	@2,@6
                                 	mov	@1,@5
                                 	mov	@0,@4
                                 	.endmacro
                                 .macro	MOV3
                                 	mov	@2,@5
                                 	mov	@1,@4
                                 	mov	@0,@3
                                 	.endmacro
                                 .macro	MOV2
                                 	mov	@1,@3
                                 	mov	@0,@2
                                 	.endmacro
                                 
                                 .macro	ADD4			; add
                                 	add	@3,@7
                                 	adc	@2,@6
                                 	adc	@1,@5
                                 	adc	@0,@4
                                 	.endmacro
                                 .macro	ADD3
                                 	add	@2,@5
                                 	adc	@1,@4
                                 	adc	@0,@3
                                 	.endmacro
                                 .macro	ADD2
                                 	add	@1,@3
                                 	adc	@0,@2
                                 	.endmacro
                                 
                                 .macro	SUB4			; subtract
                                 	sub	@3,@7
                                 	sbc	@2,@6
                                 	sbc	@1,@5
                                 	sbc	@0,@4
                                 	.endmacro
                                 .macro	SUB3
                                 	sub	@2,@5
                                 	sbc	@1,@4
                                 	sbc	@0,@3
                                 	.endmacro
                                 .macro	SUB2
                                 	sub	@1,@3
                                 	sbc	@0,@2
                                 	.endmacro
                                 	
                                 .macro	CP4			; compare
                                 	cp	@3,@7
                                 	cpc	@2,@6
                                 	cpc	@1,@5
                                 	cpc	@0,@4
                                 	.endmacro
                                 .macro	CP3
                                 	cp	@2,@5
                                 	cpc	@1,@4
                                 	cpc	@0,@3
                                 	.endmacro
                                 .macro	CP2
                                 	cp	@1,@3
                                 	cpc	@0,@2
                                 	.endmacro
                                 
                                 .macro	TST4			; test
                                 	clr	w
                                 	cp	@3,w
                                 	cpc	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST3
                                 	clr	w
                                 	cp	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST2
                                 	clr	w
                                 	cp	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 
                                 .macro	ADDI4			; add immediate
                                 	subi	@3,  low(-@4)
                                 	sbci	@2, high(-@4)
                                 	sbci	@1,byte3(-@4)
                                 	sbci	@0,byte4(-@4)
                                 	.endmacro
                                 .macro	ADDI3
                                 	subi	@2,  low(-@3)
                                 	sbci	@1, high(-@3)
                                 	sbci	@0,byte3(-@3)
                                 	.endmacro
                                 .macro	ADDI2
                                 	subi	@1,  low(-@2)
                                 	sbci	@0, high(-@2)
                                 	.endmacro
                                 	
                                 .macro	SUBI4			; subtract immediate
                                 	subi	@3,  low(@4)
                                 	sbci	@2, high(@4)
                                 	sbci	@1,byte3(@4)
                                 	sbci	@0,byte4(@4)
                                 	.endmacro
                                 .macro	SUBI3
                                 	subi	@2,  low(@3)
                                 	sbci	@1, high(@3)
                                 	sbci	@0,byte3(@3)
                                 	.endmacro
                                 .macro	SUBI2
                                 	subi	@1,  low(@2)
                                 	sbci	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LSL5			; logical shift left
                                 	lsl	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL4
                                 	lsl	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL3
                                 	lsl	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL2
                                 	lsl	@1
                                 	rol	@0
                                 	.endmacro
                                 	
                                 .macro	LSR4			; logical shift right
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	LSR3
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	LSR2
                                 	lsr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ASR4			; arithmetic shift right
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ASR3
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ASR2
                                 	asr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ROL8			; rotate left through carry
                                 	rol	@7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 
                                 .macro	ROR8			; rotate right through carry
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	ror	@7
                                 	.endmacro
                                 .macro	ROR7
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	.endmacro
                                 .macro	ROR6
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	.endmacro
                                 .macro	ROR5
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	.endmacro	
                                 .macro	ROR4
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ROR3
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ROR2
                                 	ror	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	PUSH2
                                 	push	@0
                                 	push	@1
                                 	.endmacro	
                                 .macro	POP2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 
                                 .macro	PUSH3
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	.endmacro	
                                 .macro	POP3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 	
                                 .macro	PUSH4
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	push	@3
                                 	.endmacro	
                                 .macro	POP4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 	
                                 .macro	PUSH5
                                 	pop	@0
                                 	pop	@1
                                 	pop	@2
                                 	pop	@3
                                 	pop	@4
                                 	.endmacro	
                                 .macro	POP5
                                 	pop	@4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 
                                 ; --- SRAM operations ---
                                 .macro	INCS4	; sram		; increment SRAM 4-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 	brne	end
                                 	lds	w,@0+3
                                 	inc	w
                                 	sts	@0+3,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS3	; sram		; increment SRAM 3-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS2	; sram		; increment SRAM 2-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS	; sram		; increment SRAM 1-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	DECS4	; sram		; decrement SRAM 4-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	lds	u,@0+3
                                 	sbc	u,w
                                 	sts	@0+3,u
                                 	.endmacro
                                 .macro	DECS3	; sram		; decrement SRAM 3-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	.endmacro
                                 .macro	DECS2	; sram		; decrement SRAM 2-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	.endmacro
                                 .macro	DECS	; sram		; decrement
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	MOVS4	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	lds	w,@3+1
                                 	sts	@0+3,w	
                                 	.endmacro
                                 .macro	MOVS3	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	.endmacro
                                 .macro	MOVS2	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	MOVS	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	SEXT	; reg1,reg0	; sign extend
                                 	clr	@0
                                 	sbrc	@1,7
                                 	dec	@0
                                 	.endmacro
                                 
                                 ; =======================================
                                 ;	Jump/Call with constant arguments
                                 ; =======================================
                                 	
                                 ; --- calls with arguments a,b,XYZ ---
                                 .macro	CX	; subroutine,x
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CXY	; subroutine,x,y
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXZ	; subroutine,x,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	zl, low(@2)
                                 	ldi	zh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXYZ	; subroutine,x,y,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)
                                 	ldi	zl, low(@3)
                                 	ldi	zh,high(@3)		
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CW	; subroutine,w
                                 	ldi	w, @1
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CA	; subroutine,a
                                 	ldi	a0, @1
                                 	call	@0
                                 	.endmacro
                                 .macro	CAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rcall	@0
                                 	.endmacro
                                 
                                 ; --- jump with arguments w,a,b ---
                                 .macro	JW	; subroutine,w
                                 	ldi	w, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JA	; subroutine,a
                                 	ldi	a0, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rjmp	@0
                                 	.endmacro
                                 .list
                                 
                                 
                                 .include "m128def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 	; === definitions ===
                                 .equ	KPDD = DDRD
                                 .equ	KPDO = PORTD
                                 .equ	KPDI = PIND
                                 
                                 .equ	KPD_DELAY = 30	; msec, debouncing keys of keypad
                                 
                                 .def	wr0 = r2		; detected row in hex
                                 .def	wr1 = r1		; detected column in hex
                                 .def	mask = r14		; row mask indicating which row has been detected in bin
                                 .def	wr2 = r15		; semaphore: must enter LCD display routine, unary: 0 or other
                                 
                                 	; === interrupt vector table ===
                                 .org 0
000000 940c 06bc                 	jmp reset
000002 940c 0022                 	jmp	isr_ext_int0	; external interrupt INT0
000004 940c 0027                 	jmp	isr_ext_int1	; external interrupt INT1
000006 940c 002c                 	jmp isr_ext_int2
000008 940c 0031                 	jmp isr_ext_int3
                                 
                                 .org OVF0addr
000020 940c 0110                 	jmp overflow0
                                 
                                 	; === interrupt service routines ===
                                 
                                 isr_ext_int0:
000022 e001
000023 2e10                      	_LDI	wr1, 0x01		; detect row 1
000024 e001
000025 2ee0                      	_LDI	mask, 0b00000001
000026 c00f                      	rjmp	column_detect
                                 
                                 isr_ext_int1:
000027 e002
000028 2e10                      	_LDI	wr1, 0x02		; detect row 2
000029 e002
00002a 2ee0                      	_LDI	mask, 0b00000010
00002b c00a                      	rjmp	column_detect
                                 
                                 isr_ext_int2:		
00002c e004
00002d 2e10                      	_LDI	wr1, 0x04		; detect row 3 (LSB 0100)
00002e e004
00002f 2ee0                      	_LDI	mask, 0b00000100
000030 c005                      	rjmp	column_detect
                                 
                                 isr_ext_int3:
000031 e008
000032 2e10                      	_LDI	wr1, 0x08		; detect row 4 (LSB 1000)
000033 e008
000034 2ee0                      	_LDI	mask, 0b00001000
000035 c000                      	rjmp	column_detect
                                 
                                 
                                 column_detect:
000036 ef0f
000037 bb02                          OUTI    KPDO,0xff       ; bit4-7 driven high
                                 col7: ; X2: 369#
000038 e10e
000039 2e30
00003a e001
00003b 930f
00003c 923f
00003d e300
00003e 2e30
00003f e006
000040 943a
000041 f7f1
000042 943a
000043 950a
000044 f7d9
000045 903f
000046 910f
000047 943a
000048 f791
000049 950a
00004a f781                      	WAIT_MS KPD_DELAY
00004b e70f
00004c bb02                      	OUTI KPDO,0x7f ; check column 7
00004d e10e
00004e 2e30
00004f e001
000050 930f
000051 923f
000052 e300
000053 2e30
000054 e006
000055 943a
000056 f7f1
000057 943a
000058 950a
000059 f7d9
00005a 903f
00005b 910f
00005c 943a
00005d f791
00005e 950a
00005f f781                      	WAIT_MS KPD_DELAY
000060 b300                      	in w,KPDI
000061 210e                      	and w,mask
000062 2300                      	tst w
000063 f419                      	brne col6
000064 e400
000065 2e20                      	_LDI wr0,0x40 ; (MSB 0100)
000066 c08c                      	rjmp isr_return
                                 
                                 col6: ; X1: ABCD
000067 e10e
000068 2e30
000069 e001
00006a 930f
00006b 923f
00006c e300
00006d 2e30
00006e e006
00006f 943a
000070 f7f1
000071 943a
000072 950a
000073 f7d9
000074 903f
000075 910f
000076 943a
000077 f791
000078 950a
000079 f781                      	WAIT_MS KPD_DELAY
00007a eb0f
00007b bb02                      	OUTI KPDO,0xbf ; check column 6
00007c e10e
00007d 2e30
00007e e001
00007f 930f
000080 923f
000081 e300
000082 2e30
000083 e006
000084 943a
000085 f7f1
000086 943a
000087 950a
000088 f7d9
000089 903f
00008a 910f
00008b 943a
00008c f791
00008d 950a
00008e f781                      	WAIT_MS KPD_DELAY
00008f b300                      	in w,KPDI
000090 210e                      	and w,mask
000091 2300                      	tst w
000092 f419                      	brne col5
000093 e800
000094 2e20                      	_LDI wr0,0x80 ; (MSB 1000)
000095 c05d                      	rjmp isr_return
                                 
                                 col5: ; X3: 2580
000096 e10e
000097 2e30
000098 e001
000099 930f
00009a 923f
00009b e300
00009c 2e30
00009d e006
00009e 943a
00009f f7f1
0000a0 943a
0000a1 950a
0000a2 f7d9
0000a3 903f
0000a4 910f
0000a5 943a
0000a6 f791
0000a7 950a
0000a8 f781                      	WAIT_MS KPD_DELAY
0000a9 ed0f
0000aa bb02                      	OUTI KPDO,0xdf ; check column 5
0000ab e10e
0000ac 2e30
0000ad e001
0000ae 930f
0000af 923f
0000b0 e300
0000b1 2e30
0000b2 e006
0000b3 943a
0000b4 f7f1
0000b5 943a
0000b6 950a
0000b7 f7d9
0000b8 903f
0000b9 910f
0000ba 943a
0000bb f791
0000bc 950a
0000bd f781                      	WAIT_MS KPD_DELAY
0000be b300                      	in w,KPDI
0000bf 210e                      	and w,mask
0000c0 2300                      	tst w
0000c1 f419                      	brne col4
0000c2 e200
0000c3 2e20                      	_LDI wr0,0x20
0000c4 c02e                      	rjmp isr_return
                                 
                                 col4: ; X4: 147*
0000c5 e10e
0000c6 2e30
0000c7 e001
0000c8 930f
0000c9 923f
0000ca e300
0000cb 2e30
0000cc e006
0000cd 943a
0000ce f7f1
0000cf 943a
0000d0 950a
0000d1 f7d9
0000d2 903f
0000d3 910f
0000d4 943a
0000d5 f791
0000d6 950a
0000d7 f781                      	WAIT_MS KPD_DELAY
0000d8 ee0f
0000d9 bb02                      	OUTI KPDO,0xef ; check column 4
0000da e10e
0000db 2e30
0000dc e001
0000dd 930f
0000de 923f
0000df e300
0000e0 2e30
0000e1 e006
0000e2 943a
0000e3 f7f1
0000e4 943a
0000e5 950a
0000e6 f7d9
0000e7 903f
0000e8 910f
0000e9 943a
0000ea f791
0000eb 950a
0000ec f781                      	WAIT_MS KPD_DELAY
0000ed b300                      	in w,KPDI
0000ee 210e                      	and w,mask
0000ef 2300                      	tst w
0000f0 f411                      	brne isr_return
0000f1 e100
0000f2 2e20                      	_LDI wr0,0x10
                                  
                                 isr_return:
0000f3 e01a                      	ldi _w,10 ; sound feedback of key pressed acknowledge
                                 beep01:    
0000f4 ef0f
0000f5 2ef0                          _LDI    wr2,0xff
0000f6 e525                      	ldi a0, re2
0000f7 e16e                      	ldi b0, 30 ; 2.5ms*30=75ms
0000f8 940e 05e5                 	call sound
0000fa ec08
0000fb 2e30
0000fc e001
0000fd 930f
0000fe 923f
0000ff e300
000100 2e30
000101 e006
000102 943a
000103 f7f1
000104 943a
000105 950a
000106 f7d9
000107 903f
000108 910f
000109 943a
00010a f791
00010b 950a
00010c f781                      	WAIT_MS 200
00010d e00f
00010e bb02                      	OUTI	KPDO,0x0f
00010f 9518                          reti
                                 
                                 overflow0:
000110 e000
000111 bf03                      	OUTI TCCR0, 0
000112 9518                      	reti
                                 
                                 .include "kpd4x4bis.asm"
                                 
                                 ; === initialization and configuration ===
                                 
                                 reset_kpd:	
000113 ef00
000114 bb01                      	OUTI	KPDD,0xf0		; bit0-3 pull-up and bits4-7 driven low
000115 e00f
000116 bb02                      	OUTI	KPDO,0x0f		;>(needs the two lines)
000117 ef0f
000118 bb07                      	OUTI	DDRB,0xff		; turn on LEDs
000119 e00f
00011a bf09                      	OUTI	EIMSK,0x0f		; enable INT0-INT3
00011b e000
00011c bf0a                      	OUTI	EICRB,0b0		;>at low level
                                 	
                                 
00011d 2422                      	clr		wr0
00011e 2411                      	clr		wr1
00011f 24ff                      	clr		wr2
                                 
000120 2733                      	clr		a1				
000121 2744                      	clr		a2
000122 2755                      	clr		a3
000123 2777                      	clr		b1
000124 2788                      	clr		b2
000125 2799                      	clr		b3
                                 
000126 9478                      	sei
000127 940c 0129                 	jmp	main_kpd				; not useful in this case, kept for modularity
                                 
                                 	; === main program ===
                                 main_kpd:
                                 
000129 20ff                      	tst		wr2				; check flag/semaphore
00012a f3f1                      	breq	main_kpd			; branch to main as long as no key pressed
00012b 24ff                      	clr		wr2				; clear wr2 to avoid detecting key pressed once back at beginning of main
                                 
00012c 2722                      	clr		a0
00012d 0d21                      	add		a0, wr1			; col
00012e 0d22                      	add		a0, wr0			; row
00012f 2766                      	clr b0 ; used to compute offset to LUT
                                 	; offset due to low nibble (row)
000130 2e82                      	mov c0, a0
                                 
000131 fd21                      	sbrc a0, 1
000132 5f6c                      	subi b0, -4
000133 fd22                      	sbrc a0, 2
000134 5f68                      	subi b0, -8
000135 fd23                      	sbrc a0, 3
000136 5f64                      	subi b0, -12
                                 	; offset due to high nibble (col)
000137 fd25                      	sbrc a0, 5
000138 5f6f                      	subi b0, -1
000139 fd26                      	sbrc a0, 6
00013a 5f6e                      	subi b0, -2
00013b fd27                      	sbrc a0, 7
00013c 5f6d                      	subi b0, -3
                                 
00013d 2fe6                      	mov zl, b0
00013e 27ff                      	clr zh
00013f 5ee2                      	subi zl, low(-2*KeySet01)
000140 4ffc                      	sbci zh, high(-2*KeySet01)
000141 95c8                      	lpm
000142 2d60                      	mov b0, r0
000143 9508                      	ret
                                 .include "lcd.asm"
                                 
                                 ; purpose  LCD HD44780U library
                                 ; ATmega 128 and Atmel Studio 7.0 compliant
                                 
                                 ; === definitions ===
                                 .equ	LCD_IR	= 0x8000	; address LCD instruction reg
                                 .equ	LCD_DR	= 0xc000	; address LCD data register
                                 
                                 ; === subroutines ===
                                 LCD_wr_ir:
                                 ; in	w (byte to write to LCD IR)
000144 9030 8000                 	lds	u, LCD_IR		; read IR to check busy flag  (bit7)
000146 fc37
000147 cffc                      	JB1	u,7,LCD_wr_ir	; Jump if Bit=1 (still busy)
000148 d003                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000149 9300 8000                 	sts	LCD_IR, w		; store w in IR
00014b 9508                      	ret
                                 	
                                 lcd_4us:
00014c d000                      	rcall	lcd_2us		; recursive call		
                                 lcd_2us:
00014d 0000                      	nop					; rcall(3) + nop(1) + ret(4) = 8 cycles (2us)
00014e 9508                      	ret
                                 
                                 LCD:
                                 LCD_putc:
00014f 302d
000150 f179                      	JK	a0,CR,LCD_cr	; Jump if a0=CR
000151 302a
000152 f1b9                      	JK	a0,LF,LCD_lf	; Jump if a0=LF
                                 LCD_wr_dr:
                                 ; in	a0 (byte to write to LCD DR)
000153 9100 8000                 	lds	w, LCD_IR		; read IR to check busy flag  (bit7)
000155 fd07
000156 cffc                      	JB1	w,7,LCD_wr_dr	; Jump if Bit=1 (still busy)
000157 dff4                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000158 9320 c000                 	sts	LCD_DR, a0		; store a0 in DR
00015a 9508                      	ret	
                                 	
00015b e001
00015c cfe7                      LCD_clear:		JW	LCD_wr_ir, 0b00000001		; clear display
00015d e002
00015e cfe5                      LCD_home:		JW	LCD_wr_ir, 0b00000010		; return home
00015f e100
000160 cfe3                      LCD_cursor_left:	JW	LCD_wr_ir, 0b00010000	; move cursor to left
000161 e104
000162 cfe1                      LCD_cursor_right:	JW	LCD_wr_ir, 0b00010100	; move cursor to right
000163 e108
000164 cfdf                      LCD_display_left:	JW	LCD_wr_ir, 0b00011000	; shifts display to left
000165 e10c
000166 cfdd                      LCD_display_right:	JW	LCD_wr_ir, 0b00011100	; shifts display to right
000167 e00d
000168 cfdb                      LCD_blink_on:		JW	LCD_wr_ir, 0b00001101	; Display=1,Cursor=0,Blink=1
000169 e00c
00016a cfd9                      LCD_blink_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016b e00e
00016c cfd7                      LCD_cursor_on:		JW	LCD_wr_ir, 0b00001110	; Display=1,Cursor=1,Blink=0
00016d e00c
00016e cfd5                      LCD_cursor_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016f e00f
000170 cfd3                      LCD_cursorblink: 	JW	LCD_wr_ir, 0b00001111	; Display=1,Cursor=1,Blink=1	
                                 LCD_init:
000171 b705                      	in	w,MCUCR					; enable access to ext. SRAM
000172 6c00                      	sbr	w,(1<<SRE)+(1<<SRW10)
000173 bf05                      	out	MCUCR,w
000174 e001
000175 dfce                      	CW	LCD_wr_ir, 0b00000001	; clear display
000176 e006
000177 dfcc                      	CW	LCD_wr_ir, 0b00000110	; entry mode set (Inc=1, Shift=0)
000178 e00c
000179 dfca                      	CW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0	
00017a e308
00017b dfc8                      	CW	LCD_wr_ir, 0b00111000	; 8bits=1, 2lines=1, 5x8dots=0
00017c 9508                      	ret
                                 
                                 LCD_pos:
                                 ; in	a0 = position (0x00..0x0f first line, 0x40..0x4f second line)
00017d 2f02                      	mov	w,a0
00017e 6800                      	ori	w,0b10000000
00017f cfc4                      	rjmp	LCD_wr_ir
                                 
                                 LCD_cr:
                                 ; moving the cursor to the beginning of the line (carriage return)
000180 9100 8000                 	lds	w, LCD_IR			; read IR to check busy flag  (bit7)
000182 fd07
000183 cffc                      	JB1	w,7,LCD_cr			; Jump if Bit=1 (still busy)
000184 7400                      	andi	w,0b01000000	; keep bit6 (begin of line 1/2)
000185 6800                      	ori	w,0b10000000		; write address command
000186 dfc5                      	rcall	lcd_4us			; delay to increment DRAM addr counter
000187 9300 8000                 	sts	LCD_IR,w			; store in IR
000189 9508                      	ret
                                 
                                 LCD_lf:
                                 ; moving the cursor to the beginning of the line 2 (line feed)
00018a 932f                      	push	a0				; safeguard a0
00018b e420                      	ldi	a0,$40				; load position $40 (begin of line 2)
00018c dff0                      	rcall	LCD_pos			; set cursor position
00018d 912f                      	pop	a0					; restore a0
                                 .include "string.asm"
00018e 9508                      
                                 ; AssemblerApplication1.asm
                                 ;
                                 ; Created: 30/04/2024 10:34:37
                                 ; Author : renuka
                                 ; File containing all strings to 
                                 ; print on LCD screen
                                 
                                 
                                 .cseg
                                 ;.org 
                                 ; Keypad LUT
                                 KeySet01:
00018f 3231
000190 4133
000191 3534
000192 4236
000193 3837
000194 4339
000195 302a
000196 4423
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(14): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000197 0000                      .db "123A456B789C*0#D", 0 
                                 
                                 ; Menu of game
                                 str0:
000198 4557
000199 434c
00019a 4d4f
00019b 2045
00019c 4f54
00019d 0020                      .db "WELCOME TO ", 0
                                 str1:
00019e 434d
00019f 2055
0001a0 4150
0001a1 5452
0001a2 0059                      .db "MCU PARTY", 0
                                 str2:
0001a3 2e41
0001a4 5020
0001a5 414c
0001a6 2059
0001a7 4147
0001a8 454d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(22): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001a9 0000                      .db "A. PLAY GAME", 0
                                 str3:
0001aa 2e42
0001ab 4f20
0001ac 4550
0001ad 204e
0001ae 4153
0001af 4546
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(24): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b0 0000                      .db "B. OPEN SAFE", 0
                                 
                                 ; general
                                 strwelcome:
0001b1 6557
0001b2 636c
0001b3 6d6f
0001b4 2065
0001b5 6f74
0001b6 7420
0001b7 6568
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(28): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b8 0000                      .db "Welcome to the",0
                                 
                                 strivia:
0001b9 7274
0001ba 7669
0001bb 6169
0001bc 6720
0001bd 6d61
0001be 2065
0001bf 293a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(31): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c0 0000                      .db "trivia game :)",0
                                 
                                 strlava:
0001c1 6f62
0001c2 7261
0001c3 2064
0001c4 7369
0001c5 6c20
0001c6 7661
0001c7 2061
0001c8 293a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(34): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c9 0000                      .db "board is lava :)",0
                                 
                                 strdance:
0001ca 656b
0001cb 7079
0001cc 6461
0001cd 6420
0001ce 6e61
0001cf 6563
0001d0 3a20
0001d1 0029                      .db "keypad dance :)",0
                                 
                                 strcorrect:
0001d2 6f43
0001d3 7272
0001d4 6365
0001d5 2174
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(40): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001d6 0000                      .db "Correct!",0
                                 
                                 strfalse:
0001d7 6146
0001d8 736c
0001d9 2165
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(43): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001da 0000                      .db "False!",0
                                 
                                 strivia2:
0001db 6e41
0001dc 7773
0001dd 7265
0001de 3520
0001df 312f
0001e0 2030
0001e1 6f63
0001e2 002d                      .db "Answer 5/10 co-",0
                                 
                                 strivia3:
0001e3 7272
0001e4 6365
0001e5 6c74
0001e6 2079
0001e7 6f74
0001e8 7720
0001e9 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(49): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001ea 0000                      .db "rrectly to win",0
                                 
                                 strlava2:
0001eb 6957
0001ec 206e
0001ed 2f32
0001ee 2033
0001ef 6f74
0001f0 7720
0001f1 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(52): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001f2 0000                      .db "Win 2/3 to win",0
                                 
                                 strclue1a:
0001f3 7331
0001f4 2074
0001f5 6c63
0001f6 6575
0001f7 003a                      .db "1st clue:",0
                                 
                                 strclue1b:
0001f8 4e53
0001f9 574f
0001fa 5720
0001fb 4948
0001fc 4554
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(58): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001fd 0000                      .db "SNOW WHITE",0
                                 
                                 clue1answer:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(61): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001fe 0014                      .db $14 ;7
                                 
                                 strclue2a:
0001ff 6e32
000200 2064
000201 6c63
000202 6575
000203 003a                      .db "2nd clue:",0
                                 
                                 strclue2b:
000204 754d
000205 6b73
000206 7465
000207 6565
000208 7372
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(67): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000209 0000                      .db "Musketeers",0
                                 
                                 clue2answer:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(70): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00020a 0041                      .db $41 ;3
                                 
                                 strclue3:
00020b 7233
00020c 2064
00020d 6c63
00020e 6575
00020f 203a
000210 3228
000211 6964
000212 2967
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(73): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000213 0000                      .db "3rd clue: (2dig)",0
                                 
                                 strclue3b:
000214 614b
000215 6e74
000216 7369
000217 2073
000218 7645
000219 7265
00021a 6564
00021b 6e65
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(76): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00021c 0000                      .db "Katniss Everdeen",0
                                 
                                 clue3answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(79): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00021d 0011                      .db $11 ;1
                                 
                                 clue3answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(82): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00021e 0021                      .db $21 ;2
                                 
                                 strwin1:
00021f 4f43
000220 474e
000221 4152
000222 5554
000223 414c
000224 4954
000225 4e4f
000226 0053                      .db "CONGRATULATIONS",0
                                 
                                 strwin2:
000227 4f59
000228 2055
000229 4957
00022a 004e                      .db "YOU WIN",0
                                 
                                 strlose1:
00022b 4f59
00022c 2055
00022d 4f4c
00022e 4553
00022f 002c                      .db "YOU LOSE,",0
                                 
                                 strlose2:
000230 5254
000231 2059
000232 4741
000233 4941
000234 004e                      .db "TRY AGAIN",0
                                 
                                 ; Choose games
                                 strgame1:
000235 2e41
000236 5420
000237 4952
000238 4956
000239 2041
00023a 5551
00023b 5a49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(98): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00023c 0000                      .db "A. TRIVIA QUIZ", 0
                                 strgame2:
00023d 2e42
00023e 4c20
00023f 5641
000240 2041
000241 4f42
000242 5241
000243 0044                      .db "B. LAVA BOARD", 0
                                 strgame3:
000244 2e43
000245 4b20
000246 5945
000247 4150
000248 2044
000249 4144
00024a 434e
00024b 0045                      .db "C. KEYPAD DANCE",0
                                 
                                 ; Open safe
                                 str6:
00024c 4e45
00024d 4554
00024e 2052
00024f 4150
000250 5353
000251 4f43
000252 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(106): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000253 0000                      .db "ENTER PASSCODE", 0
                                 
                                 strpasscorr:
000254 4f43
000255 5252
000256 4345
000257 2054
000258 4150
000259 5353
00025a 4f43
00025b 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(109): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00025c 0000                      .db "CORRECT PASSCODE",0
                                 
                                 strpassincorr:
00025d 4e49
00025e 4f43
00025f 5252
000260 4345
000261 0054                      .db "INCORRECT", 0
                                 
                                 strpassincorrbis:
000262 4150
000263 5353
000264 4f43
000265 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(115): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000266 0000                      .db "PASSCODE",0
                                 
                                 str8:
000267 4f43
000268 474e
000269 4152
00026a 5554
00026b 414c
00026c 4954
00026d 4e4f
00026e 2c53
00026f 0020                      .db "CONGRATULATIONS, ", 0
                                 str9:
000270 4f59
000271 2055
000272 4957
000273 204e
000274 4854
000275 5349
000276 4720
000277 4d41
000278 2045
000279 0021                      .db "YOU WIN THIS GAME !", 0
                                 str10:
00027a 4854
00027b 4e41
00027c 534b
00027d 4620
00027e 524f
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(122): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00027f 0000                      .db "THANKS FOR", 0
                                 str11:
000280 4c50
000281 5941
000282 4e49
000283 2147
000284 3a20
000285 0044                      .db "PLAYING! :D", 0
                                 
                                 ; Quiz trivia
                                 ; Question 1
                                 striviaQ1:
000286 6857
000287 206f
000288 7277
000289 746f
00028a 2065
00028b 6874
00028c 0065                      .db "Who wrote the", 0
                                 striviaQ12:
00028d 6f73
00028e 676e
00028f 2720
000290 6874
000291 6972
000292 6c6c
000293 7265
000294 3f27
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(131): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000295 0000                      .db "song 'thriller'?", 0
                                 strivia1A:
000296 2e41
000297 5020
000298 414c
000299 4259
00029a 494f
00029b 4320
00029c 5241
00029d 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(133): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00029e 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia1B:
00029f 2e42
0002a0 5420
0002a1 4152
0002a2 5943
0002a3 4320
0002a4 4148
0002a5 4d50
0002a6 4e41
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(135): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002a7 0000                      .db "B. TRACY CHAPMAN", 0
                                 strivia1C:
0002a8 2e43
0002a9 4120
0002aa 202e
0002ab 4353
0002ac 4d48
0002ad 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(137): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002ae 0000                      .db "C. A. SCHMID", 0
                                 strivia1D:
0002af 2e44
0002b0 4d20
0002b1 202e
0002b2 414a
0002b3 4b43
0002b4 4f53
0002b5 004e                      .db "D. M. JACKSON", 0
                                 answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(141): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002b6 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 2
                                 striviaQ2:
0002b7 6857
0002b8 206f
0002b9 6c70
0002ba 7961
0002bb 0073                      .db "Who plays", 0
                                 striviaQ22:
0002bc 6548
0002bd 6d72
0002be 6f69
0002bf 656e
0002c0 003f                      .db "Hermione?", 0
                                 strivia2A:
0002c1 2e41
0002c2 4520
0002c3 4d4d
0002c4 2041
0002c5 4157
0002c6 5354
0002c7 4e4f
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(149): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002c8 0000                      .db "A. EMMA WATSON", 0
                                 strivia2B:
0002c9 2e42
0002ca 4520
0002cb 4d4d
0002cc 2041
0002cd 5453
0002ce 4e4f
0002cf 0045                      .db "B. EMMA STONE", 0
                                 strivia2C:
0002d0 2e43
0002d1 5020
0002d2 414c
0002d3 4259
0002d4 494f
0002d5 4320
0002d6 5241
0002d7 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(153): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002d8 0000                      .db "C. PLAYBOI CARTI", 0
                                 strivia2D:
0002d9 2e44
0002da 5a20
0002db 454f
0002dc 5320
0002dd 4c41
0002de 4144
0002df 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(155): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e0 0000                      .db "D. ZOE SALDANA", 0
                                 answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(157): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e1 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 3
                                 striviaQ3:
0002e2 6857
0002e3 6369
0002e4 2068
0002e5 6162
0002e6 646e
0002e7 7720
0002e8 6f72
0002e9 6574
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(161): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002ea 0000                      .db "Which band wrote", 0
                                 striviaQ32:
0002eb 6827
0002ec 7965
0002ed 7920
0002ee 756f
0002ef 2027
0002f0 003f                      .db "'hey you' ?", 0
                                 strivia3A:
0002f1 2e41
0002f2 5020
0002f3 414c
0002f4 4259
0002f5 494f
0002f6 4320
0002f7 5241
0002f8 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(165): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002f9 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia3B:
0002fa 2e42
0002fb 4c20
0002fc 4445
0002fd 5a20
0002fe 5045
0002ff 4c50
000300 4e49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(167): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000301 0000                      .db "B. LED ZEPPLIN", 0
                                 strivia3C:
000302 2e43
000303 4a20
000304 554f
000305 4e52
000306 5945
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(169): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000307 0000                      .db "C. JOURNEY", 0
                                 strivia3D:
000308 2e44
000309 5020
00030a 4e49
00030b 204b
00030c 4c46
00030d 594f
00030e 0044                      .db "D. PINK FLOYD", 0
                                 answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(173): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00030f 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 4
                                 striviaQ4:
000310 6857
000311 206f
000312 7277
000313 746f
000314 2065
000315 4127
000316 7269
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(177): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000317 0000                      .db "Who wrote 'Air", 0
                                 striviaQ42:
000318 6e6f
000319 4720
00031a 7320
00031b 7274
00031c 6e69
00031d 2767
00031e 003f                      .db "on G string'?", 0
                                 strivia4A:
00031f 2e41
000320 5020
000321 414c
000322 4259
000323 494f
000324 4320
000325 5241
000326 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(181): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000327 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia4B:
000328 2e42
000329 4220
00032a 4545
00032b 4854
00032c 564f
00032d 4e45
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(183): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00032e 0000                      .db "B. BEETHOVEN", 0
                                 strivia4C:
00032f 2e43
000330 5320
000331 4843
000332 4255
000333 5245
000334 0054                      .db "C. SCHUBERT", 0
                                 strivia4D:
000335 2e44
000336 4a20
000337 532e
000338 202e
000339 4142
00033a 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(187): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00033b 0000                      .db "D. J.S. BACH", 0
                                 answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(189): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00033c 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 5
                                 striviaQ5:
00033d 6857
00033e 206f
00033f 6574
000340 6361
000341 6568
000342 0073                      .db "Who teaches", 0
                                 striviaQ52:
000343 434d
000344 2055
000345 6562
000346 7473
000347 003f                      .db "MCU best?", 0
                                 strivia5A:
000348 2e41
000349 5020
00034a 414c
00034b 4259
00034c 494f
00034d 4320
00034e 5241
00034f 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(197): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000350 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia5B:
000351 2e42
000352 4120
000353 202e
000354 4353
000355 4d48
000356 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(199): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000357 0000                      .db "B. A. SCHMID", 0
                                 strivia5C:
000358 2e43
000359 4d20
00035a 202e
00035b 4c41
00035c 0049                      .db "C. M. ALI", 0
                                 strivia5D:
00035d 2e44
00035e 4320
00035f 2052
000360 0037                      .db "D. CR 7", 0
                                 answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(205): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000361 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 6
                                 striviaQ6:
000362 6857
000363 206f
000364 6f77
000365 206e
000366 6874
000367 2065
000368 3032
000369 3232
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(209): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00036a 0000                      .db "Who won the 2022", 0
                                 striviaQ62:
00036b 4946
00036c 4146
00036d 5720
00036e 726f
00036f 646c
000370 4320
000371 7075
000372 003f                      .db "FIFA World Cup?", 0
                                 strivia6A:
000373 2e41
000374 5020
000375 414c
000376 4259
000377 494f
000378 4320
000379 5241
00037a 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(213): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00037b 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia6B:
00037c 2e42
00037d 5320
00037e 4957
00037f 5a54
000380 5245
000381 414c
000382 444e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(215): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000383 0000                      .db "B. SWITZERLAND", 0
                                 strivia6C:
000384 2e43
000385 4120
000386 4752
000387 4e45
000388 4954
000389 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(217): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00038a 0000                      .db "C. ARGENTINA", 0
                                 strivia6D:
00038b 2e44
00038c 4620
00038d 4152
00038e 434e
00038f 0045                      .db "D. FRANCE", 0
                                 answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(221): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000390 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 7
                                 striviaQ7:
000391 6857
000392 6369
000393 2068
000394 6964
000395 6873
000396 6920
000397 0073                      .db "Which dish is", 0
                                 striviaQ72:
000398 6f6e
000399 2074
00039a 7773
00039b 7369
00039c 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(227): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00039d 0000                      .db "not swiss?", 0
                                 strivia7A:
00039e 2e41
00039f 5020
0003a0 414c
0003a1 4259
0003a2 494f
0003a3 4320
0003a4 5241
0003a5 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(229): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003a6 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia7B:
0003a7 2e42
0003a8 5220
0003a9 4341
0003aa 454c
0003ab 5454
0003ac 0045                      .db "B. RACLETTE", 0
                                 strivia7C:
0003ad 2e43
0003ae 4620
0003af 4e4f
0003b0 5544
0003b1 0045                      .db "C. FONDUE", 0
                                 strivia7D:
0003b2 2e44
0003b3 5220
0003b4 454f
0003b5 5453
0003b6 0049                      .db "D. ROESTI", 0
                                 answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(237): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003b7 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 8
                                 striviaQ8:
0003b8 6857
0003b9 7461
0003ba 7327
0003bb 7420
0003bc 6568
0003bd 6320
0003be 7061
0003bf 2d69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(241): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003c0 0000                      .db "What's the capi-", 0
                                 striviaQ82:
0003c1 6174
0003c2 206c
0003c3 666f
0003c4 4c20
0003c5 6f61
0003c6 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(243): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003c7 0000                      .db "tal of Laos?", 0
                                 strivia8A:
0003c8 2e41
0003c9 4c20
0003ca 4f41
0003cb 0053                      .db "A. LAOS", 0
                                 strivia8B:
0003cc 2e42
0003cd 5620
0003ce 4549
0003cf 544e
0003d0 4149
0003d1 454e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(247): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003d2 0000                      .db "B. VIENTIANE", 0
                                 strivia8C:
0003d3 2e43
0003d4 5620
0003d5 4e45
0003d6 4349
0003d7 0045                      .db "C. VENICE", 0
                                 strivia8D:
0003d8 2e44
0003d9 5020
0003da 414c
0003db 4259
0003dc 494f
0003dd 4320
0003de 5241
0003df 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(251): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003e0 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(253): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003e1 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 9
                                 striviaQ9:
0003e2 6857
0003e3 7461
0003e4 7327
0003e5 7420
0003e6 6568
0003e7 6220
0003e8 7365
0003e9 0074                      .db "What's the best", 0
                                 striviaQ92:
0003ea 6573
0003eb 7463
0003ec 6f69
0003ed 206e
0003ee 7461
0003ef 4520
0003f0 4650
0003f1 3f4c
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(259): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003f2 0000                      .db "section at EPFL?", 0
                                 strivia9A:
0003f3 2e41
0003f4 4c20
0003f5 4649
0003f6 2045
0003f7 4353
0003f8 4549
0003f9 434e
0003fa 5345
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(261): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003fb 0000                      .db "A. LIFE SCIENCES", 0
                                 strivia9B:
0003fc 2e42
0003fd 4d20
0003fe 4349
0003ff 4f52
000400 4554
000401 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(263): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000402 0000                      .db "B. MICROTECH", 0
                                 strivia9C:
000403 2e43
000404 4520
000405 454c
000406 0043                      .db "C. ELEC", 0
                                 strivia9D:
000407 2e44
000408 5020
000409 414c
00040a 4259
00040b 494f
00040c 4320
00040d 5241
00040e 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(267): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00040f 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(269): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000410 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 10
                                 striviaQ10:
000411 6857
000412 206f
000413 7277
000414 746f
000415 2065
000416 6874
000417 0065                      .db "Who wrote the", 0
                                 striviaQ102:
000418 6f73
000419 676e
00041a 2720
00041b 6b73
00041c 2779
00041d 003f                      .db "song 'sky'?", 0
                                 strivia10A:
00041e 2e41
00041f 4b20
000420 4e41
000421 4559
000422 5720
000423 5345
000424 0054                      .db "A. KANYE WEST", 0
                                 strivia10B:
000425 2e42
000426 5020
000427 414c
000428 4259
000429 494f
00042a 4320
00042b 5241
00042c 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(279): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00042d 0000                      .db "B. PLAYBOI CARTI", 0
                                 strivia10C:
00042e 2e43
00042f 4120
000430 202e
000431 4353
000432 4d48
000433 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(281): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000434 0000                      .db "C. A. SCHMID", 0
                                 strivia10D:
000435 2e44
000436 5420
000437 5941
000438 4f4c
000439 2052
00043a 5753
00043b 4649
00043c 0054                      .db "D. TAYLOR SWIFT", 0
                                 answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(285): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00043d 0082                      .db 0x82 ; 0xfb
                                 
                                 ; THE BOARD IS LAVA
                                 strlava3:
00043e 6441
00043f 2064
000440 2e30
000441 4335
000442 6920
000443 206e
000444 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(289): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000445 0000                      .db "Add 0.5C in 8s",0
                                 
                                 strlava4:
000446 6441
000447 2064
000448 2e30
000449 2d35
00044a 4331
00044b 6920
00044c 206e
00044d 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(292): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00044e 0000                      .db "Add 0.5-1C in 8s",0
                                 
                                 strlava5:
00044f 6441
000450 2064
000451 4331
000452 6920
000453 206e
000454 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(295): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000455 0000                      .db "Add 1C in 8s",0
                                 
                                 strlavawin1:
000456 4f59
000457 2055
000458 4957
000459 214e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(298): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00045a 0000                      .db "YOU WIN!",0
                                 
                                 strlavawin2:
00045b 4f43
00045c 474e
00045d 4152
00045e 5554
00045f 414c
000460 4954
000461 4e4f
000462 2153
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(301): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000463 0000                      .db "CONGRATULATIONS!",0
                                 
                                 strlavalost:
000464 7449
000465 7327
000466 6620
000467 6572
000468 7a65
000469 6e69
00046a 2167
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(304): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00046b 0000                      .db "It's freezing!",0
                                 
                                 strlavahot:
00046c 2032
00046d 6f68
00046e 2074
00046f 6f74
000470 6820
000471 6e61
000472 6c64
000473 2165
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(307): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000474 0000                      .db "2 hot to handle!",0
                                 
                                 ; DANCE
                                 strdance2:
000475 6f43
000476 656d
000477 6420
000478 6e61
000479 6563
00047a 202c
00047b 6f6e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(311): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00047c 0000                      .db "Come dance, no",0
                                 
                                 strdance3:
00047d 7265
00047e 6f72
00047f 7372
000480 6120
000481 6c6c
000482 776f
000483 6465
000484 0021                      .db "errors allowed!",0
                                 
                                 strdance4:
000485 3d3d
000486 523d
000487 7065
000488 6165
000489 2074
00048a 6874
00048b 3d65
00048c 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(317): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00048d 0000                      .db "===Repeat the===",0
                                 
                                 strdance5:
00048e 3d3d
00048f 3d3d
000490 6573
000491 7571
000492 6e65
000493 6563
000494 3d3d
000495 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(320): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000496 0000                      .db "====sequence====",0
                                 
                                 strdance_game1:
000497 3d3d
000498 3d3d
000499 3d3d
00049a 3735
00049b 3d42
00049c 3d3d
00049d 3d3d
00049e 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(323): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00049f 0000                      .db "======57B=======",0
                                 
                                 game1answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(326): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004a0 0022                      .db $22 ;5
                                 game1answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(328): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004a1 0014                      .db $14 ;7
                                 game1answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(330): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004a2 0082                      .db $82 ;B
                                 
                                 strdance_game2:
0004a3 3d3d
0004a4 3d3d
0004a5 303d
0004a6 3941
0004a7 3343
0004a8 3d44
0004a9 3d3d
0004aa 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(333): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ab 0000                      .db "=====0A9C3D=====",0
                                 
                                 game2answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(336): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ac 0028                      .db $28 ;0
                                 game2answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(338): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ad 0081                      .db $81 ;A
                                 game2answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(340): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ae 0044                      .db $44 ;9
                                 game2answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(342): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004af 0084                      .db $84 ;C
                                 game2answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(344): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004b0 0041                      .db $41 ;3
                                 game2answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(346): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004b1 0088                      .db $88 ;D
                                 
                                 strdance_game3:
0004b2 3d3d
0004b3 393d
0004b4 3932
0004b5 4230
0004b6 4144
0004b7 3023
0004b8 3d34
0004b9 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(349): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ba 0000                      .db "===9290BDA#04===",0
                                 
                                 game3answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(352): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004bb 0044                      .db $44 ;9
                                 game3answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(354): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004bc 0021                      .db $21 ;2
                                 game3answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(356): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004bd 0044                      .db $44 ;9
                                 game3answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(358): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004be 0028                      .db $28 ;0
                                 game3answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(360): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004bf 0082                      .db $82 ;B
                                 game3answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(362): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004c0 0088                      .db $88 ;D
                                 game3answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(364): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004c1 0081                      .db $81 ;A
                                 game3answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(366): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004c2 0048                      .db $48 ;#
                                 game3answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(368): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004c3 0028                      .db $28 ;0
                                 game3answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(370): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004c4 0012                      .db $12 ;4
                                 
                                 strdance_:
0004c5 3d3d
0004c6 3d3d
0004c7 3d3d
0004c8 3d3d
0004c9 3d3d
0004ca 3d3d
0004cb 3d3d                      .include "subroutines.asm"
0004cc 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm(1): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm' included form here
0004cd 0000                      
                                  * subroutines.asm
                                  *
                                  *  Created: 30/04/2024 11:21:07
                                  *   Author: renuka
                                  */ 
                                 
                                 ; code from: tp05 puts02.asm
                                  LCD_putstring:
0004ce 95c8                      	lpm
0004cf 2000                      	tst		r0
0004d0 f021                      	breq	done
0004d1 2d20                      	mov		a0, r0
0004d2 dc7c                      	rcall	LCD_putc
0004d3 9631                      	adiw	zl, 1
0004d4 cff9                      	rjmp	LCD_putstring
0004d5 9508                      done:ret
                                 
                                 ; ===================================== celebration music ===========================================
                                 sound_celebrate:
                                 .include "printf.asm"
                                 
                                 ; purpose library, formatted output generation
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 
                                 ; === description ===
                                 ; 
                                 ; The program "printf" interprets and prints formatted strings.
                                 ; The special formatting characters regognized are:
                                 ;
                                 ; FDEC	decimal number
                                 ; FHEX	hexadecimal number
                                 ; FBIN	binary number
                                 ; FFRAC	fixed fraction number
                                 ; FCHAR	single ASCII character
                                 ; FSTR	zero-terminated ASCII string
                                 	
                                 ; The special formatting characters are distinguished from normal 
                                 ; ASCII characters by having bit7 set to 1.
                                 
                                 ; Signification of bit fields:
                                 ;
                                 ; b 	bytes		1..4 b bytes		2
                                 ; s 	sign		0(unsigned), 1(signed)	1
                                 ; i		integer digits	
                                 ; e 	base		2,,36			5
                                 ; dp 	dec. point	0..32			5
                                 ; $if	i=integer digits,  0=all digits,  1..15 digits 
                                 ;		f=fraction digits, 0=no fraction, 1..15 digits
                                 ;
                                 ; Formatting characters must be followed by an SRAM address (0..ff)
                                 ; FBIN,	sram
                                 ; FHEX,	sram
                                 ; FDEC,	sram
                                 ; FCHAR,sram
                                 ; FSTR,	sram
                                 ;
                                 ; The address 'sram' is a 1-byte constant. It addresses
                                 ; 	 0..1f	registers r0..r31, 
                                 ; 	20..3f	i/o ports, (need to be addressed with an offset of $20)
                                 ;	60..ff	SRAM registers (warning: extended i/o in AVR128)
                                 
                                 ; The FFRAC formatting character must be followed by 
                                 ;	ONE sram address and 
                                 ;	TWO more formatting characters
                                 ; FFRAC,sram,dp,$if
                                 
                                 ; dp	decimal point position, 0=right, 32=left
                                 ; $if	format i.f, i=integer digits, f=fraction digits
                                 
                                 ; The special formatting characters use the following coding
                                 ;
                                 ; FDEC	11bb'iiis	i=0 all digits, i=1-7 digits
                                 ; FBIN	101i'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FHEX	1001'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 ; FREP	1000'0110
                                 ; FFUNC	1000'0111
                                 ;	1000'0010
                                 ;	1000'0011
                                 ; FESC	1000'0000
                                 
                                 ; examples
                                 ; formatting string			printing
                                 ; "a=",FDEC,a,0				1-byte variable a, unsigned decimal
                                 ; "a=",FDEC2,a,0			2-byte variable a (a1,a0), unsigend
                                 ; "a=",FDEC|FSIGN,a,0		1-byte variable 1, signed decimal
                                 ; "n=",FBIN,PIND+$20,0		i/o port, binary, notice offset of $20
                                 ; "f=",FFRAC4|FSIGN,a,16,$88,0	4-byte signed fixed-point fraction
                                 ;				dec.point at 16, 8 int.digits, 8 frac.digits	
                                 ; "f=",FFRAC2,a,16,$18,0		2-byte unsigned fixed-point fraction
                                 ;				dec.point at 16, 1 int.digits, 8 frac.digits	
                                 ; "a=",FDEC|FDIG5|FSIGN,a,0	1-byte variable, 5-digit, decimal, signed
                                 ; "a=",FDEC|FDIG5,a,0		1-byte variable, 5-digit, decimal, unsigned
                                 
                                 ; === registers modified ===
                                 ; e0,e1	used to transmit address of putc routine
                                 ; zh,zl	used as pointer to prog-memory
                                 
                                 ; === constants ==============================================
                                 
                                 .equ	FDEC	= 0b11000000	; 1-byte variable
                                 .equ	FDEC2	= 0b11010000	; 2-byte variable
                                 .equ	FDEC3	= 0b11100000	; 3-byte variable
                                 .equ	FDEC4	= 0b11110000	; 4-byte variable
                                 
                                 .equ	FBIN	= 0b10100000
                                 .equ	FHEX	= 0b10010100	; 1-byte variable
                                 .equ	FHEX2	= 0b10011000	; 2-byte variable
                                 .equ	FHEX3	= 0b10011100	; 3-byte variable
                                 .equ	FHEX4	= 0b10010000	; 4-byte variable
                                 
                                 .equ	FFRAC	= 0b10001000	; 1-byte variable
                                 .equ	FFRAC2	= 0b10001010	; 2-byte variable
                                 .equ	FFRAC3	= 0b10001100	; 3-byte variable
                                 .equ	FFRAC4	= 0b10001110	; 4-byte variable
                                 
                                 .equ	FCHAR	= 0b10000100
                                 .equ	FSTR	= 0b10000101
                                 
                                 .equ	FSIGN	= 0b00000001
                                 
                                 .equ	FDIG1	= 1<<1
                                 .equ	FDIG2	= 2<<1
                                 .equ	FDIG3	= 3<<1	
                                 .equ	FDIG4	= 4<<1
                                 .equ	FDIG5	= 5<<1
                                 .equ	FDIG6	= 6<<1
                                 .equ	FDIG7	= 7<<1
                                 
                                 ; ===macro ====================================================
                                 
                                 .macro	PRINTF			; putc function (UART, LCD...)
                                 	ldi	w, low(@0)		; address of "putc" in e1:d0
                                 	mov	e0,w
                                 	ldi	w,high(@0)
                                 	mov	e1,w
                                 	call	_printf
                                 	.endmacro
                                 
                                 ; mod	y,z
                                 
                                 
                                 ; === routines ================================================
                                 
                                 _printf:
0004d6 91ff
0004d7 91ef                      	POPZ			; z points to begin of "string"
0004d8 0fee
0004d9 1fff                      	MUL2Z			; multiply Z by two, (word ptr -> byte ptr)
0004da 93af
0004db 93bf                      	PUSHX
                                 		
                                 _printf_read:
0004dc 95c8                      	lpm				; places prog_mem(Z) into r0 (=c)
0004dd 9631                      	adiw	zl,1	; increment pointer Z
0004de 2000                      	tst	r0			; test for ZERO (=end of string)
0004df f021                      	breq	_printf_end	; char=0 indicates end of ascii string
0004e0 f04a                      	brmi	_printf_formatted ; bit7=1 indicates formatting character
0004e1 2d00                      	mov	w,r0
0004e2 d013                      	rcall	_putw	; display the character
0004e3 cff8                      	rjmp	_printf_read	; read next character in the string
                                 	
                                 _printf_end:
0004e4 9631                      	adiw	zl,1	; point to the next character
0004e5 95f6
0004e6 95e7                      	DIV2Z			; divide by 2 (byte ptr -> word ptr)
0004e7 91bf
0004e8 91af                      	POPX
0004e9 9409                      	ijmp			; return to instruction after "string"
                                 
                                 _printf_formatted:
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 
0004ea fa00                      	bst	r0,0		; store sign in T
0004eb 2d00                      	mov	w,r0		; store formatting character in w
                                 
0004ec 95c8                      	lpm	
0004ed 2da0                      	mov	xl,r0		; load x-pointer with SRAM address
0004ee 27bb                      	clr	xh			; clear high-byte
0004ef 9631                       	adiw	zl,1	; increment pointer Z
                                 
                                 ;	JB1	w,6,_putdec
                                 ;	JB1	w,5,_putbin
                                 ;	JB1	w,4,_puthex
                                 ;	JB1	w,3,_putfrac
0004f0 3804
0004f1 f079                      	JK	w,FCHAR,_putchar
0004f2 3805
0004f3 f081                      	JK	w,FSTR ,_putstr
0004f4 c015                      	rjmp	_putnum
                                 	
0004f5 cfe6                      	rjmp	_printf_read	
                                 
                                 ; === putc (put character) ===============================
                                 ; in	w	character to put
                                 ;	e1,e0	address of output routine (UART, LCD putc)
                                 _putw:
0004f6 932f
0004f7 93ff
0004f8 93ef                      	PUSH3	a0,zh,zl
0004f9 2de4
0004fa 2df5
0004fb 2f20                      	MOV3	a0,zh,zl, w,e1,e0
0004fc 9509                      	icall			; indirect call to "putc"
0004fd 91ef
0004fe 91ff
0004ff 912f                      	POP3	a0,zh,zl
000500 9508                      	ret
                                 
                                 ; === putchar (put character) ============================
                                 ; in	x	pointer to character to put
                                 _putchar:
000501 910c                      	ld	w,x
000502 dff3                      	rcall	_putw
000503 cfd8                      	rjmp	_printf_read
                                 	
                                 ; === putstr (put string) ================================
                                 ; in	x	pointer to ascii string
                                 ;	b3,b2	address of output routine (UART, LCD putc)
                                 _putstr:
000504 910d                      	ld	w,x+
000505 2300                      	tst	w
000506 f409                      	brne	PC+2
000507 cfd4                      	rjmp	_printf_read
000508 dfed                      	rcall	_putw
000509 cffa                      	rjmp	_putstr
                                 
                                 ; === putnum (dec/bin/hex/frac) ===========================
                                 ; in	x	pointer to SRAM variable to print
                                 ; 	r0	formatting character
                                 	
                                 _putnum:
00050a 935f
00050b 934f
00050c 933f
00050d 932f                      	PUSH4	a3,a2,a1,a0	; safeguard a
00050e 939f
00050f 938f
000510 937f
000511 936f                      	PUSH4	b3,b2,b1,b0	; safeguard b	
000512 912d
000513 913d
000514 914d
000515 915d                      	LDX4	a3,a2,a1,a0	; load operand to print into a
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FRACT	1000'1bbs
                                 
000516 fd06
000517 c006                      	JB1	w,6,_putdec
000518 fd05
000519 c00f                      	JB1	w,5,_putbin
00051a fd04
00051b c010                      	JB1	w,4,_puthex
00051c fd03
00051d c019                      	JB1	w,3,_putfrac
                                 
                                 ; FDEC	11bb'iiis
                                 _putdec:
00051e e06a                      	ldi	b0,10		; b0 = base (10)
                                 
00051f 2f70                      	mov	b1,w
000520 9576                      	lsr	b1
000521 7077                      	andi	b1,0b111	
000522 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
000523 e080                      	ldi	b2,0		; b2 = dec. point position = 0 (right)
                                 	
000524 2f90                      	mov	b3,w
000525 9592                      	swap	b3
000526 7093                      	andi	b3,0b11
000527 9593                      	inc	b3			; b3 = number of bytes (1..4)
000528 c01a                      	rjmp	_getnum	; get number of digits (iii)
                                 
                                 ; FBIN	101i'iiis	addr
                                 _putbin:	
000529 e062                      	ldi	b0,2		; b0 = base (2)
00052a e094                      	ldi	b3,4		; b3 = number of bytes (4)	
00052b c003                      	rjmp	_getdig	; get number of digits (iii)
                                 
                                 ; FHEX	1001'iiis	addr
                                 _puthex:	
00052c e160                      	ldi	b0,16		; b0 = base (16)
00052d e094                      	ldi	b3,4		; b3 = number of bytes (4)
00052e c000                      	rjmp	_getdig
                                 
                                 _getdig:
00052f 2f70                      	mov	b1,w
000530 9576                      	lsr	b1
000531 7077                      	andi	b1,0b111
000532 f409                      	brne	PC+2
000533 e078                      	ldi	b1,8		; if b1=0 then 8-digits
000534 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
000535 e080                      	ldi	b2, 0		; b2 = dec. point position = 0 (right)
000536 c00c                      	rjmp	_getnum
                                 
                                 ; FFRAC	1000'1bbs	addr	 00dd'dddd, 	iiii'ffff
                                 	
                                 _putfrac:
000537 e06a                      	ldi	b0,10		; base=10	
000538 95c8                      	lpm
000539 2d80                      	mov	b2,r0		; load dec.point position
00053a 9631                      	adiw	zl,1	; increment char pointer
00053b 95c8                      	lpm
00053c 2d70                      	mov	b1,r0		; load ii.ff format
00053d 9631                      	adiw	zl,1	; increment char pointer
                                 	
00053e 2f90                      	mov	b3,w
00053f 9595                      	asr	b3
000540 7093                      	andi	b3,0b11
000541 9593                      	inc	b3			; b3 = number of bytes (1..4)
                                 
000542 c000                      	rjmp	_getnum
                                 
                                 _getnum:
                                 ; in 	a	4-byte variable
                                 ; 	b3	number of bytes (1..4)
                                 ;	T	sign, 0=unsigned, 1=signed
                                 
000543 3094
000544 f081                      	JK	b3,4,_printf_4b
000545 3093
000546 f051                      	JK	b3,3,_printf_3b
000547 3092
000548 f021                      	JK	b3,2,_printf_2b	
                                 	
                                 _printf_1b:			; sign extension
000549 2733                      	clr	a1
00054a f416                      	brtc	PC+3	; T=1 sign extension
00054b fd27                      	sbrc	a0,7
00054c ef3f                      	ldi	a1,0xff
                                 _printf_2b:
00054d 2744                      	clr	a2
00054e f416                      	brtc	PC+3	; T=1 sign extension	
00054f fd37                      	sbrc	a1,7
000550 ef4f                      	ldi	a2,0xff
                                 _printf_3b:	
000551 2755                      	clr	a3
000552 f416                      	brtc	PC+3	; T=1 sign extension
000553 fd47                      	sbrc	a2,7
000554 ef5f                      	ldi	a3,0xff
                                 _printf_4b:
                                 
000555 d009                      	rcall	_ftoa		; float to ascii
000556 916f
000557 917f
000558 918f
000559 919f                      	POP4	b3,b2,b1,b0	; restore b
00055a 912f
00055b 913f
00055c 914f
00055d 915f                      	POP4	a3,a2,a1,a0	; restore a
                                 	
00055e cf7d                      	rjmp	_printf_read
                                 
                                 ; ===============================================
                                 ; func	ftoa
                                 ; converts a fixed-point fractional number to an ascii string
                                 ; author (c) Raphael Holzer
                                 ;
                                 ; in	a3-a0	variable to print
                                 ;	b0	base, 2 to 36, but usually decimal (10)
                                 ;	b1	number of digits to print ii.ff
                                 ; 	b2	position of the decimal point (0=right, 32=left)
                                 ;	T	sign (T=0 unsiged, T=1 signed)
                                 
                                 _ftoa:
00055f 92cf                      	push	d0
000560 92bf
000561 92af
000562 929f
000563 928f                      	PUSH4	c3,c2,c1,c0	; c = fraction part, a = integer part
000564 18bb
000565 24aa
000566 2499
000567 2488                      	CLR4	c3,c2,c1,c0	; clear fraction part
                                 
000568 f486                      	brtc	_ftoa_plus	; if T=0 then unsigned
000569 94e8                      	clt
00056a 2355                      	tst	a3				; if MSb(a)=1 then a=-a
00056b f46a                      	brpl	_ftoa_plus
00056c 9468                      	set					; T=1 (minus)
00056d 2377                      	tst	b1
00056e f009                      	breq	PC+2		; if b1=0 the print ALL digits
00056f 5170                      	subi	b1,0x10		; decrease int digits
000570 9550
000571 9540
000572 9530
000573 9520
000574 ef0f
000575 1b20
000576 0b30
000577 0b40
000578 0b50                      	NEG4	a3,a2,a1,a0	; negate a
                                 _ftoa_plus:	
000579 2388                      	tst	b2				; b0=0 (only integer part)
00057a f051                      	breq	_ftoa_int	
                                 _ftoa_shift:	
00057b 9555
00057c 9547
00057d 9537
00057e 9527                      	ASR4	a3,a2,a1,a0	; a = integer part	
00057f 94b7
000580 94a7
000581 9497
000582 9487                      	ROR4	c3,c2,c1,c0	; c = fraction part
000583 958a
000584 f7b1                      	DJNZ	b2,_ftoa_shift
                                 _ftoa_int:
000585 937f                      	push	b1			; ii.ff (ii=int digits)
000586 9572                      	swap	b1
000587 707f                      	andi	b1,0x0f
                                 	
000588 e20e                      	ldi	w,'.'			; push decimal point
000589 930f                      	push	w
                                 _ftoa_int1:
00058a d045                      	rcall	_div41		; int=int/10
00058b 2d0c                      	mov	w,d0			; d=reminder
00058c d030                      	rcall	_hex2asc
00058d 930f                      	push	w			; push rem(int/10)
00058e 2700
00058f 1720
000590 0730
000591 0740
000592 0750                      	TST4	a3,a2,a1,a0	; (int/10)=?
000593 f029                      	breq	_ftoa_space	; (int/10)=0 then finished
000594 2377                      	tst	b1
000595 f3a1                      	breq	_ftoa_int1	; if b1=0 then print ALL int-digits
000596 957a
000597 f791                      	DJNZ	b1,_ftoa_int1
000598 c007                      	rjmp	_ftoa_sign
                                 _ftoa_space:
000599 2377                      	tst	b1				; if b1=0 then print ALL int-digits
00059a f029                      	breq	_ftoa_sign
00059b 957a                      	dec	b1
00059c f019                      	breq	_ftoa_sign
00059d e200                      	ldi	w,' '			; write spaces
00059e df57                      	rcall	_putw	
00059f cff9                      	rjmp	_ftoa_space
                                 _ftoa_sign:
0005a0 f416                      	brtc	PC+3		; if T=1 then write 'minus'
0005a1 e20d                      	ldi	w,'-'
0005a2 df53                      	rcall	_putw
                                 _ftoa_int3:
0005a3 910f                      	pop	w
0005a4 320e                      	cpi	w,'.'
0005a5 f011                      	breq	PC+3
0005a6 df4f                      	rcall	_putw
0005a7 cffb                      	rjmp	_ftoa_int3
                                 
0005a8 917f                      	pop	b1				; ii.ff (ff=frac digits)
0005a9 707f                      	andi	b1,0x0f
0005aa 2377                      	tst	b1
0005ab f059                      	breq	_ftoa_end
                                 _ftoa_point:	
0005ac df49                      	rcall	_putw		; write decimal point
0005ad 2d28
0005ae 2d39
0005af 2d4a
0005b0 2d5b                      	MOV4	a3,a2,a1,a0, c3,c2,c1,c0		
                                 _ftoa_frac:
0005b1 d011                      	rcall	_mul41		; d.frac=10*frac
0005b2 2d0c                      	mov	w,d0
0005b3 d009                      	rcall	_hex2asc
0005b4 df41                      	rcall	_putw
0005b5 957a
0005b6 f7d1                      	DJNZ	b1,_ftoa_frac
                                 _ftoa_end:
0005b7 908f
0005b8 909f
0005b9 90af
0005ba 90bf                      	POP4	c3,c2,c1,c0
0005bb 90cf                      	pop	d0
0005bc 9508                      	ret
                                 
                                 ; === hexadecimal to ascii ===
                                 ; in	w
                                 _hex2asc:
0005bd 300a                      	cpi	w,10
0005be f410                      	brsh	PC+3
0005bf 5d00                      	addi	w,'0'
0005c0 9508                      	ret
0005c1 5a09                      	addi	w,('a'-10)
0005c2 9508                      	ret
                                 
                                 ; === multiply 4byte*1byte ===
                                 ; funct mul41
                                 ; multiplies a3-a0 (4-byte) by b0 (1-byte)
                                 ; author (c) Raphael Holzer, EPFL
                                 ; 
                                 ; in	a3..a0	multiplicand (argument to multiply)
                                 ;	b0	multiplier
                                 ; out	a3..a0	result
                                 ; 	d0	result MSB (byte 4)
                                 ;
0005c3 24cc                      _mul41:	clr	d0			; clear byte4 of result
0005c4 e200                      	ldi	w,32			; load bit counter
0005c5 9488                      __m41:	clc				; clear carry
0005c6 fd20                      	sbrc	a0,0		; skip addition if LSB=0
0005c7 0ec6                      	add	d0,b0			; add b to MSB of a
0005c8 94c7
0005c9 9557
0005ca 9547
0005cb 9537
0005cc 9527                      	ROR5	d0,a3,a2,a1,a0	; shift-right c, LSB (of b) into carry
0005cd 950a
0005ce f7b1                      	DJNZ	w,__m41		; Decrement and Jump if bit-count Not Zero
0005cf 9508                      	ret
                                 
                                 ; === divide 4byte/1byte ===
                                 ; func div41
                                 ; in	a0..a3 	divident (argument to divide)
                                 ;	b0 	divider
                                 ; out	a0..a3 	result 
                                 ;	d0	reminder
                                 ;
0005d0 24cc                      _div41:	clr	d0			; d will contain the remainder
0005d1 e200                      	ldi	w,32			; load bit counter
0005d2 1f22
0005d3 1f33
0005d4 1f44
0005d5 1f55
0005d6 1ccc                      __d41:	ROL5	d0,a3,a2,a1,a0	; shift carry into result c
0005d7 1ac6                      	sub	d0, b0			; subtract b from remainder
0005d8 f408                      	brcc	PC+2	
0005d9 0ec6                      	add	d0, b0			; restore if remainder became negative
0005da 950a
0005db f7b1                      	DJNZ	w,__d41		; Decrement and Jump if bit-count Not Zero
0005dc 1f22
0005dd 1f33
0005de 1f44
0005df 1f55                      	ROL4	a3,a2,a1,a0	; last shift (carry into result c)
0005e0 9550
0005e1 9540
0005e2 9530
0005e3 9520                      	COM4	a3,a2,a1,a0	; complement result
0005e4 9508                      	ret
                                 .include "songs.asm"
                                 
                                 
                                 .macro CELEBRATE_song
                                 ; 1e tonalit
                                 	ldi a0, do2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, so
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, do2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, mi2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, mi3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 ; 2e tonalit
                                 	ldi a0, dom2
                                 	ldi b0, 80 
                                 	call sound
                                 
                                 	ldi a0, som
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, dom2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, som3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, dom3
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, dom3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 ; 3e tonalit
                                 	ldi a0, rem2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, lam
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, rem2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, rem3
                                 	ldi b0, 170
                                 	call sound
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 200
                                 	call sound
                                 .endmacro
                                 
                                 .macro LOSE_SONG
                                 	ldi a0, si2
                                 	ldi b0, 80
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 90
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, mi3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, re3
                                 	ldi b0, 70
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 140
                                 	call sound
                                 	WAIT_MS 700
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, mi2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 150
                                 	call sound
                                 .endmacro
                                 
                                 .macro MENU_SONG
                                     ; 1e part
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 90
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, do2
                                     ldi b0, 70
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                     ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 300 
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150 
                                 	;2e part
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, mi
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, si
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, la2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                     
                                 	ldi a0, fam2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                 
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, rem2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 .endmacro
                                 
                                 .macro CORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, dom3
                                 	ldi b0, 5
                                 	call sound
                                 	ldi a0, la2
                                 	call sound
                                 	ldi a0, dom3
                                 	call sound
                                 	ldi a0, la2
                                 	call sound
                                 .endmacro
                                 
                                 .macro INCORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, do
                                 	ldi b0, 30
                                 	call sound
                                 	ldi a0, do
                                 	call sound
                                 .include "sound.asm"
                                 
                                 ; purpose library, sound generation
                                 
                                 sound:
                                 ; in	a0	period of oscillation (in 10us)
                                 ; 	b0	duration of sound (in 2.5ms)
                                 
0005e5 2f76                      	mov	b1,b0		; duration high byte = b
0005e6 2766                      	clr	b0		; duration  low byte = 0
0005e7 2733                      	clr	a1		; period high byte = a
0005e8 2322                      	tst	a0
0005e9 f071                      	breq	sound_off	; if a0=0 then no sound	
                                 sound1:
0005ea 2f02                      	mov	w,a0		
0005eb d012                      	rcall	wait9us		; 9us
0005ec 0000                      	nop			; 0.25us
0005ed 950a                      	dec	w		; 0.25us
0005ee f7e1                      	brne	PC-3		; 0.50us	total = 10us
0005ef 9b1a
0005f0 c002
0005f1 981a
0005f2 c001
0005f3 9a1a                      	INVP	PORTE,SPEAKER	; invert piezo output
0005f4 1b62                      	sub	b0,a0		; decrement duration low  byte
0005f5 0b73                      	sbc	b1,a1		; decrement duration high byte
0005f6 f798                      	brcc	sound1		; continue if duration>0
0005f7 9508                      	ret
                                 
                                 sound_off:
0005f8 e021                      	ldi	a0,1
0005f9 d004                      	rcall	wait9us
0005fa 1b62                      	sub	b0,a0		; decrement duration low  byte
0005fb 0b73                      	sbc	b1,a1		; decrement duration high byte
0005fc f7e0                      	brcc	PC-3		; continue if duration>0
0005fd 9508                      	ret
                                 
                                 ; === wait routines ===
                                 
0005fe c000                      wait9us:rjmp	PC+1		; waiting 2 cycles
0005ff c000                      	rjmp	PC+1		; waiting 2 cylces
000600 d000                      wait8us:rcall	wait4us		; recursive call with "falling through"
000601 d000                      wait4us:rcall	wait2us	
000602 0000                      wait2us:nop
000603 9508                      	ret		; rcall(4), nop(1), ret(3) = 8cycl. (=2us)
                                 
                                 ; === calculation of the musical scale ===
                                  
                                 ; period (10us)	= 100'000/freq(Hz)
                                 .equ	do	= 100000/517	; (517 Hz)
                                 .equ	dom	= do*944/1000	; do major
                                 .equ	re	= do*891/1000
                                 .equ	rem	= do*841/1000	; re major
                                 .equ	mi	= do*794/1000
                                 .equ	fa	= do*749/1000
                                 .equ	fam	= do*707/1000	; fa major
                                 .equ	so	= do*667/1000
                                 .equ	som	= do*630/1000	; so major
                                 .equ	la	= do*595/1000
                                 .equ	lam	= do*561/1000	; la major
                                 .equ	si	= do*530/1000
                                 
                                 .equ	do2	= do/2
                                 .equ	dom2	= dom/2
                                 .equ	re2	= re/2
                                 .equ	rem2	= rem/2
                                 .equ	mi2	= mi/2
                                 .equ	fa2	= fa/2
                                 .equ	fam2	= fam/2
                                 .equ	so2	= so/2
                                 .equ	som2	= som/2
                                 .equ	la2	= la/2
                                 .equ	lam2	= lam/2
                                 .equ	si2	= si/2
                                 
                                 .equ	do3	= do/4
                                 .equ	dom3	= dom/4
                                 .equ	re3	= re/4
                                 .equ	rem3	= rem/4
                                 .equ	mi3	= mi/4
                                 .equ	fa3	= fa/4
                                 .equ	fam3	= fam/4
                                 .equ	so3	= so/4
                                 .equ	som3	= som/4
                                 .equ	la3	= la/4
                                 .equ	lam3	= lam/4
                                 .equ	si3	= si/4	
                                 .include "wire1.asm"		; include Dallas 1-wire(R) routines
                                 
                                 ; purpose Dallas 1-wire(R) interface library
                                 
                                 ; === definitions ===
                                 .equ	DQ_port	= PORTB
                                 .equ	DQ_pin	= DQ
                                 
                                 .equ	DS18B20		= 0x28
                                 
                                 .equ	readROM		= 0x33
                                 .equ	matchROM	= 0x55
                                 .equ	skipROM		= 0xcc
                                 .equ	searchROM	= 0xf0
                                 .equ	alarmSearch	= 0xec
                                 
                                 .equ	writeScratchpad	= 0x4e
                                 .equ	readScratchpad	= 0xbe
                                 .equ	copyScratchpad	= 0x48
                                 .equ	convertT	= 0x44
                                 .equ	recallE2	= 0xb8
                                 .equ	readPowerSupply	= 0xb4
                                 
                                 ; === routines ===
                                 
                                 .macro	WIRE1	; t0,t1,t2
                                 	sbi	DQ_port-1,DQ_pin	; pull DQ low (DDR=1 output)
                                 	ldi	w,(@0+1)/2	
                                 	rcall	wire1_wait		; wait low time (t0)
                                 	cbi	DQ_port-1,DQ_pin	; release DQ (DDR=0 input)
                                 	ldi	w,(@1+1)/2	
                                 	rcall	wire1_wait		; wait high time (t1)
                                 	in	w,DQ_port-2			; sample line (PINx=PORTx-2)
                                 	bst	w,DQ_pin			; store result in T
                                 	ldi	w,(@2+1)/2	
                                 	rcall	wire1_wait		; wait separation time (t2)
                                 	ret
                                 	.endmacro	
                                 
                                 wire1_wait:
000604 950a                      	dec	w					; loop time 2usec
000605 0000                      	nop
000606 0000                      	nop
000607 0000                      	nop
000608 0000                      	nop
000609 0000                      	nop
00060a f7c9                      	brne	wire1_wait
00060b 9508                      	ret
                                 
                                 wire1_init:
00060c 98c5                      	cbi	DQ_port,  DQ_pin	; PORT=0 low (for pull-down)
00060d 98bd                      	cbi	DQ_port-1,DQ_pin	; DDR=0 (input hi Z)
00060e 9508                      	ret
                                 	
00060f 9abd
000610 ef00
000611 dff2
000612 98bd
000613 e203
000614 dfef
000615 b306
000616 fb05
000617 ec0d
000618 dfeb
000619 9508                      wire1_reset:	WIRE1	480,70,410
00061a 9abd
00061b e10c
00061c dfe7
00061d 98bd
00061e e002
00061f dfe4
000620 b306
000621 fb05
000622 e001
000623 dfe0
000624 9508                      wire1_write0:	WIRE1	56,4,1
000625 9abd
000626 e001
000627 dfdc
000628 98bd
000629 e10e
00062a dfd9
00062b b306
00062c fb05
00062d e001
00062e dfd5
00062f 9508                      wire1_write1:	WIRE1	1,59,1
000630 9abd
000631 e001
000632 dfd1
000633 98bd
000634 e007
000635 dfce
000636 b306
000637 fb05
000638 e107
000639 dfca
00063a 9508                      wire1_read1:	WIRE1	1,14,45
                                 	
                                 wire1_write:
00063b 933f                      	push	a1
00063c e038                      	ldi	a1,8
00063d 9527                      	ror	a0
                                 
00063e f410                      	brcc	PC+3				; if C=1 then wire1, else wire0
00063f dfe5                      	rcall	wire1_write1
000640 c001                      	rjmp	PC+2
000641 dfd8                      	rcall	wire1_write0
                                 
000642 953a
000643 f7c9                      	DJNZ	a1,wire1_write+2	; dec and jump if not zero
000644 913f                      	pop	a1	
000645 9508                      	ret
                                 
                                 wire1_read:
000646 933f                      	push	a1
000647 e038                      	ldi	a1,8
000648 9527                      	ror	a0
000649 dfe6                      	rcall	wire1_read1			; returns result in T
00064a f927                      	bld	a0,7					; move T to MSb
00064b 953a
00064c f7d9                      	DJNZ	a1,wire1_read+2		; dec and jump if not zero
00064d 913f                      	pop	a1	
00064e 9508                      	ret
                                 	
                                 wire1_crc:
00064f e109                      	ldi	w,0b00011001
000650 e048                      	ldi	a2,8
000651 9527                      crc1:	ror	a0
000652 f408                      	brcc	PC+2
000653 2730                      	eor	a1,w
000654 fb30                      	bst	a1,0
000655 9537                      	ror	a1
000656 f937                      	bld	a1,7
000657 954a
000658 f7c1                      	DJNZ	a2,crc1
                                 .include "wire1_temp2.asm"
000659 9508                      
                                 ; purpose Dallas 1-wire(R) temperature sensor interfacing: temperature
                                 ; module: M5, input port: PORTB
                                 
                                 ; === initialization (reset) ===
                                 reset_wire:		
00065a dfb1                      	rcall	wire1_init		; initialize 1-wire(R) interface
00065b e000
00065c bf02                      	OUTI TCNT0, 0x00
00065d e001
00065e bf07                      	OUTI TIMSK, (1<<TOIE0)  ; timer0 overflow interrupt enable
00065f e008
000660 bf00                      	OUTI ASSR, (1<<AS0)
000661 e007
000662 bf03                      	OUTI TCCR0, 7
                                 	
000663 9478                      	sei
000664 e001
000665 2eb0                      	_LDI c3, 1
000666 c000                      	rjmp	main_wire
                                 
                                 ; === main program ===
                                 main_wire:
000667 dfa7                      	rcall	wire1_reset			; send a reset pulse
000668 ec2c
000669 940e 063b                 	CA	wire1_write, skipROM	; skip ROM identification
00066b e424
00066c 940e 063b                 	CA	wire1_write, convertT	; initiate temp conversion
00066e ee0e
00066f 2e30
000670 e003
000671 930f
000672 923f
000673 e300
000674 2e30
000675 e006
000676 943a
000677 f7f1
000678 943a
000679 950a
00067a f7d9
00067b 903f
00067c 910f
00067d 943a
00067e f791
00067f 950a
000680 f781                      	WAIT_MS	750					; wait 750 msec
                                 	
000681 dadb                      	rcall	lcd_home			; place cursor to home position
000682 df8c                      	rcall	wire1_reset			; send a reset pulse
000683 ec2c
000684 940e 063b                 	CA	wire1_write, skipROM
000686 eb2e
000687 940e 063b                 	CA	wire1_write, readScratchpad	
000689 dfbc                      	rcall	wire1_read			; read temperature LSB
00068a 2e82                      	mov	c0,a0
00068b dfba                      	rcall	wire1_read			; read temperature MSB
00068c 2f72                      	mov	b1,a0
00068d 2d68                      	mov	b0,c0
                                 	
00068e 940e 015b                 	call LCD_clear
000690 e420
000691 940e 017d                 	CA lcd_pos, $40
000693 e40f
000694 2e40
000695 e001
000696 2e50
000697 940e 04d6                 	PRINTF	LCD
000699 6574
00069a 706d
00069b 3d31
00069c 168b
00069d 4204
00069e 2043
00069f 000d                      .db	"temp1=",FFRAC2+FSIGN,b,4,$42,"C ",CR,0
0006a0 e000
0006a1 16b0                      	_CPI c3, 0
0006a2 f021                      	breq out_test
0006a3 2ec6                      	mov d0, b0
0006a4 2ed7                      	mov d1, b1
0006a5 e000
0006a6 2eb0                      	_LDI c3,0
                                 out_test:
0006a7 e020
0006a8 940e 017d                 	CA lcd_pos, $0
0006aa e40f
0006ab 2e40
0006ac e001
0006ad 2e50
0006ae 940e 04d6                 	PRINTF	LCD
0006b0 6574
0006b1 706d
0006b2 3d30
0006b3 0c8b
0006b4 4204
0006b5 2043
0006b6 000d                      .db	"temp0=",FFRAC2+FSIGN,d,4,$42,"C ",CR,0
0006b7 b683                      	in c0, TCCR0 
0006b8 fc80                      	sbrc c0, 0
0006b9 940c 0667                 	jmp main_wire
0006bb 9508                      	ret
                                 
                                 
                                 reset:
0006bc ef0f
0006bd bf0d
0006be e100
0006bf bf0e                      	LDSP	RAMEND	
0006c0 dab0                      	rcall LCD_init
0006c1 ef0f                      	ldi r16, 0xff
0006c2 bb07                      	out DDRB, r16
0006c3 e000                      	ldi r16, 0x00
0006c4 bb01                      	out DDRD, r16
0006c5 9a12                      	sbi		DDRE,SPEAKER	; enable sound
0006c6 940c 06c8                 	jmp main
                                 
                                 main:
0006c8 940e 015b                 	call	LCD_clear
0006ca 940e 0171
0006cc e3e0
0006cd e0f3
0006ce 940e 04ce
0006d0 e3ec
0006d1 e0f3
0006d2 e420
0006d3 940e 017d
0006d5 940e 04ce                 	DISPLAY2 str0, str1
                                 	;MENU_SONG
                                 
                                 
                                 main_loop:
0006d7 d011                      	rcall start
0006d8 fd61
0006d9 940e 0702                 	CB1 b0,1, safe
0006db fd60
0006dc 940e 07d2                 	CB1 b0,0, games
0006de fd60
0006df 940e 0807                 	CB1 b0,0, trivia
0006e1 fd61
0006e2 940e 1135                 	CB1 b0,1, lava
0006e4 fd62
0006e5 940e 1430                 	CB1 b0,2, dance
                                 
0006e7 940c 06d7                 	jmp main_loop
                                 
                                 start:
0006e9 940e 0171
0006eb e4e6
0006ec e0f3
0006ed 940e 04ce
0006ef e5e4
0006f0 e0f3
0006f1 e420
0006f2 940e 017d
0006f4 940e 04ce                 	DISPLAY2 str2, str3
0006f6 940e 0113                 	call reset_kpd
0006f8 940e 19db                 	call check_reset
0006fa 2f62                      	mov b0, a0
0006fb 3861                      	cpi b0, 0x81
0006fc f011                      	breq PC+3
0006fd 3862                      	cpi b0, 0x82
0006fe f409                      	brne PC+2
0006ff 9508                      	ret
000700 940c 06d7                 	jmp main_loop
                                 
                                 safe:
000702 940e 0171
000704 e9e8
000705 e0f4
000706 940e 04ce                 	DISPLAY1 str6
000708 e000
000709 2e90                      	_LDI c1, 0
00070a e420
00070b 940e 017d                 	CA LCD_pos, $40
00070d e40f
00070e 2e40
00070f e001
000710 2e50
000711 940e 04d6                 	PRINTF LCD
000713 2020
000714 2020
000715 2020
000716 2a2a
000717 2a2a
000718 2020
000719 2020
00071a 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(165): warning: .cseg .db misalignment - padding zero byte
00071b 0000                      .db	"      ****      ",0
00071c 940e 0113                 	call reset_kpd
00071e 940e 19db                 	call check_reset
000720 94e8
000721 efec
000722 e0f3
000723 95c8
000724 1520
000725 f409
000726 9468                      	COMPARE clue1answer, a0
000727 f40e                      	brtc PC+2
000728 9493                      	inc c1
000729 e420
00072a 940e 017d                 	CA LCD_pos, $40
00072c e40f
00072d 2e40
00072e e001
00072f 2e50
000730 940e 04d6                 	PRINTF LCD
000732 2020
000733 2020
000734 2020
000735 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(173): warning: .cseg .db misalignment - padding zero byte
000736 0000                      .db	"      ",FSTR,b,0
000737 e427
000738 940e 017d                 	CA LCD_pos, $47 
00073a 940e 0113                 	call reset_kpd
00073c 940e 19db                 	call check_reset
00073e 94e8
00073f e1e4
000740 e0f4
000741 95c8
000742 1520
000743 f409
000744 9468                      	COMPARE clue2answer, a0
000745 f40e                      	brtc PC+2
000746 9493                      	inc c1
000747 e40f
000748 2e40
000749 e001
00074a 2e50
00074b 940e 04d6                 	PRINTF LCD
00074d 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(181): warning: .cseg .db misalignment - padding zero byte
00074e 0000                      .db	FSTR,b,0
00074f e428
000750 940e 017d                 	CA LCD_pos, $48
000752 940e 0113                 	call reset_kpd
000754 940e 19db                 	call check_reset
000756 94e8
000757 e3ea
000758 e0f4
000759 95c8
00075a 1520
00075b f409
00075c 9468                      	COMPARE clue3answer1, a0
00075d f40e                      	brtc PC+2
00075e 9493                      	inc c1
00075f e40f
000760 2e40
000761 e001
000762 2e50
000763 940e 04d6                 	PRINTF LCD
000765 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(189): warning: .cseg .db misalignment - padding zero byte
000766 0000                      .db	FSTR,b,0
000767 e429
000768 940e 017d                 	CA LCD_pos, $49
00076a 940e 0113                 	call reset_kpd
00076c 940e 19db                 	call check_reset
00076e 94e8
00076f e3ec
000770 e0f4
000771 95c8
000772 1520
000773 f409
000774 9468                      	COMPARE clue3answer2, a0
000775 f40e                      	brtc PC+2
000776 9493                      	inc c1
000777 e40f
000778 2e40
000779 e001
00077a 2e50
00077b 940e 04d6                 	PRINTF LCD
00077d 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(197): warning: .cseg .db misalignment - padding zero byte
00077e 0000                      .db	FSTR,b,0
00077f ee08
000780 2e30
000781 e004
000782 930f
000783 923f
000784 e300
000785 2e30
000786 e006
000787 943a
000788 f7f1
000789 943a
00078a 950a
00078b f7d9
00078c 903f
00078d 910f
00078e 943a
00078f f791
000790 950a
000791 f781                      	WAIT_MS 1000
000792 e004
000793 1690                      	_CPI c1, 4
000794 f4d9                      	brne incorrectpass
                                 correctpass:
000795 940e 0171
000797 eae8
000798 e0f4
000799 940e 04ce                 	DISPLAY1 strpasscorr
00079b ed00
00079c 2e30
00079d e008
00079e 930f
00079f 923f
0007a0 e300
0007a1 2e30
0007a2 e006
0007a3 943a
0007a4 f7f1
0007a5 943a
0007a6 950a
0007a7 f7d9
0007a8 903f
0007a9 910f
0007aa 943a
0007ab f791
0007ac 950a
0007ad f781                      	WAIT_MS 2000
0007ae 940c 19b9                 	jmp end
                                 incorrectpass:
0007b0 940e 0171
0007b2 ebea
0007b3 e0f4
0007b4 940e 04ce
0007b6 ece4
0007b7 e0f4
0007b8 e420
0007b9 940e 017d
0007bb 940e 04ce                 	DISPLAY2 strpassincorr, strpassincorrbis
0007bd ed00
0007be 2e30
0007bf e008
0007c0 930f
0007c1 923f
0007c2 e300
0007c3 2e30
0007c4 e006
0007c5 943a
0007c6 f7f1
0007c7 943a
0007c8 950a
0007c9 f7d9
0007ca 903f
0007cb 910f
0007cc 943a
0007cd f791
0007ce 950a
0007cf f781                      	WAIT_MS 2000
0007d0 940c 06d7                 	jmp main_loop
                                 
                                 games:
                                 page1:
0007d2 940e 0171
0007d4 e6ea
0007d5 e0f4
0007d6 940e 04ce
0007d8 e7ea
0007d9 e0f4
0007da e420
0007db 940e 017d
0007dd 940e 04ce                 	DISPLAY2 strgame1, strgame2
0007df 940e 0113                 	call reset_kpd
0007e1 940e 19db                 	call check_reset
0007e3 2f62                      	mov b0, a0
0007e4 3861                      	cpi b0, 0x81 ; A
0007e5 f409                      	brne PC+2
0007e6 9508                      	ret
0007e7 3862                      	cpi b0, 0x82 ; B
0007e8 f409                      	brne PC+2
0007e9 9508                      	ret
0007ea 3864                      	cpi b0, 0x84 ; C
0007eb f409                      	brne PC+2
0007ec 9508                      	ret
0007ed 3468                      	cpi b0, 0x48 ; check if # key pressed
0007ee f719                      	brne page1
                                 page2:
0007ef 940e 0171
0007f1 e8e8
0007f2 e0f4
0007f3 940e 04ce                 	DISPLAY1 strgame3
0007f5 940e 0113                 	call reset_kpd
0007f7 940e 19db                 	call check_reset
0007f9 2f62                      	mov b0, a0
0007fa 3861                      	cpi b0, 0x81 ; A
0007fb f409                      	brne PC+2
0007fc 9508                      	ret
0007fd 3862                      	cpi b0, 0x82 ; B
0007fe f409                      	brne PC+2
0007ff 9508                      	ret
000800 3864                      	cpi b0, 0x84 ; C
000801 f409                      	brne PC+2
000802 9508                      	ret
000803 3468                      	cpi b0, 0x48 ; check if # key pressed
000804 f751                      	brne page2
000805 940c 07d2                 	jmp games
                                 
                                 
                                 trivia:
000807 940e 0171
000809 e6e2
00080a e0f3
00080b 940e 04ce
00080d e7e2
00080e e0f3
00080f e420
000810 940e 017d
000812 940e 04ce                 	DISPLAY2 strwelcome, strivia
000814 ed00
000815 2e30
000816 e008
000817 930f
000818 923f
000819 e300
00081a 2e30
00081b e006
00081c 943a
00081d f7f1
00081e 943a
00081f 950a
000820 f7d9
000821 903f
000822 910f
000823 943a
000824 f791
000825 950a
000826 f781                      	WAIT_MS 2000
000827 940e 0171
000829 ebe6
00082a e0f3
00082b 940e 04ce
00082d ece6
00082e e0f3
00082f e420
000830 940e 017d
000832 940e 04ce                 	DISPLAY2 strivia2, strivia3
000834 ed00
000835 2e30
000836 e008
000837 930f
000838 923f
000839 e300
00083a 2e30
00083b e006
00083c 943a
00083d f7f1
00083e 943a
00083f 950a
000840 f7d9
000841 903f
000842 910f
000843 943a
000844 f791
000845 950a
000846 f781                      	WAIT_MS 2000
000847 e000
000848 2e90                      	_LDI c1, 0x00
000849 940e 0171
00084b e0ec
00084c e0f5
00084d 940e 04ce
00084f e1ea
000850 e0f5
000851 e420
000852 940e 017d
000854 940e 04ce
000856 940e 0113
000858 940e 19db
00085a 2f62
00085b 7820
00085c f009
00085d 940c 0893
00085f 3468
000860 f741
000861 940e 0171
000863 e2ec
000864 e0f5
000865 940e 04ce
000867 e3ee
000868 e0f5
000869 e420
00086a 940e 017d
00086c 940e 04ce
00086e 940e 0113
000870 940e 19db
000872 2f62
000873 7820
000874 f009
000875 940c 0893
000877 3468
000878 f741
000879 940e 0171
00087b e5e0
00087c e0f5
00087d 940e 04ce
00087f e5ee
000880 e0f5
000881 e420
000882 940e 017d
000884 940e 04ce
000886 940e 0113
000888 940e 19db
00088a 2f62
00088b 7820
00088c f009
00088d 940c 0893
00088f 3468
000890 f741
000891 940c 0849                 	QUESTION striviaQ1, striviaQ12, strivia1A, strivia1B, strivia1C, strivia1D
000893 94e8
000894 e6ec
000895 e0f5
000896 95c8
000897 1560
000898 f409
000899 9468                      	COMPARE answer1, b0
00089a f40e                      	brtc PC+2
00089b 9493                      	inc c1
00089c 940e 015b
00089e f00e
00089f 940c 08c9
0008a1 940e 0171
0008a3 eae4
0008a4 e0f3
0008a5 940e 04ce
0008a7 ef04
0008a8 2e30
0008a9 e002
0008aa 930f
0008ab 923f
0008ac e300
0008ad 2e30
0008ae e006
0008af 943a
0008b0 f7f1
0008b1 943a
0008b2 950a
0008b3 f7d9
0008b4 903f
0008b5 910f
0008b6 943a
0008b7 f791
0008b8 950a
0008b9 f781
0008ba e22d
0008bb e065
0008bc 940e 05e5
0008be e329
0008bf 940e 05e5
0008c1 e22d
0008c2 940e 05e5
0008c4 e329
0008c5 940e 05e5
0008c7 940c 08e9
0008c9 940e 0171
0008cb eaee
0008cc e0f3
0008cd 940e 04ce
0008cf ef04
0008d0 2e30
0008d1 e002
0008d2 930f
0008d3 923f
0008d4 e300
0008d5 2e30
0008d6 e006
0008d7 943a
0008d8 f7f1
0008d9 943a
0008da 950a
0008db f7d9
0008dc 903f
0008dd 910f
0008de 943a
0008df f791
0008e0 950a
0008e1 f781
0008e2 ec21
0008e3 e16e
0008e4 940e 05e5
0008e6 ec21
0008e7 940e 05e5
0008e9 1b55
0008ea 2744
0008eb 2733
0008ec 2722
0008ed 2d29
0008ee e40f
0008ef 2e40
0008f0 e001
0008f1 2e50
0008f2 940e 04d6
0008f4 6353
0008f5 726f
0008f6 3a65
0008f7 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(256): macro 'PRINT_SCORE' called here
0008f8 0000                      	PRINT_SCORE c1
0008f9 ed00
0008fa 2e30
0008fb e008
0008fc 930f
0008fd 923f
0008fe e300
0008ff 2e30
000900 e006
000901 943a
000902 f7f1
000903 943a
000904 950a
000905 f7d9
000906 903f
000907 910f
000908 943a
000909 f791
00090a 950a
00090b f781                      	WAIT_MS 2000
00090c 940e 0171
00090e e6ee
00090f e0f5
000910 940e 04ce
000912 e7e8
000913 e0f5
000914 e420
000915 940e 017d
000917 940e 04ce
000919 940e 0113
00091b 940e 19db
00091d 2f62
00091e 7820
00091f f009
000920 940c 0956
000922 3468
000923 f741
000924 940e 0171
000926 e8e2
000927 e0f5
000928 940e 04ce
00092a e9e2
00092b e0f5
00092c e420
00092d 940e 017d
00092f 940e 04ce
000931 940e 0113
000933 940e 19db
000935 2f62
000936 7820
000937 f009
000938 940c 0956
00093a 3468
00093b f741
00093c 940e 0171
00093e eae0
00093f e0f5
000940 940e 04ce
000942 ebe2
000943 e0f5
000944 e420
000945 940e 017d
000947 940e 04ce
000949 940e 0113
00094b 940e 19db
00094d 2f62
00094e 7820
00094f f009
000950 940c 0956
000952 3468
000953 f741
000954 940c 090c                 	QUESTION striviaQ2, striviaQ22, strivia2A, strivia2B, strivia2C, strivia2D
000956 94e8
000957 ece2
000958 e0f5
000959 95c8
00095a 1560
00095b f409
00095c 9468                      	COMPARE answer2, b0
00095d f40e                      	brtc PC+2
00095e 9493                      	inc c1
00095f 940e 015b
000961 f00e
000962 940c 098c
000964 940e 0171
000966 eae4
000967 e0f3
000968 940e 04ce
00096a ef04
00096b 2e30
00096c e002
00096d 930f
00096e 923f
00096f e300
000970 2e30
000971 e006
000972 943a
000973 f7f1
000974 943a
000975 950a
000976 f7d9
000977 903f
000978 910f
000979 943a
00097a f791
00097b 950a
00097c f781
00097d e22d
00097e e065
00097f 940e 05e5
000981 e329
000982 940e 05e5
000984 e22d
000985 940e 05e5
000987 e329
000988 940e 05e5
00098a 940c 09ac
00098c 940e 0171
00098e eaee
00098f e0f3
000990 940e 04ce
000992 ef04
000993 2e30
000994 e002
000995 930f
000996 923f
000997 e300
000998 2e30
000999 e006
00099a 943a
00099b f7f1
00099c 943a
00099d 950a
00099e f7d9
00099f 903f
0009a0 910f
0009a1 943a
0009a2 f791
0009a3 950a
0009a4 f781
0009a5 ec21
0009a6 e16e
0009a7 940e 05e5
0009a9 ec21
0009aa 940e 05e5
0009ac 1b55
0009ad 2744
0009ae 2733
0009af 2722
0009b0 2d29
0009b1 e40f
0009b2 2e40
0009b3 e001
0009b4 2e50
0009b5 940e 04d6
0009b7 6353
0009b8 726f
0009b9 3a65
0009ba 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(262): macro 'PRINT_SCORE' called here
0009bb 0000                      	PRINT_SCORE c1
0009bc ed00
0009bd 2e30
0009be e008
0009bf 930f
0009c0 923f
0009c1 e300
0009c2 2e30
0009c3 e006
0009c4 943a
0009c5 f7f1
0009c6 943a
0009c7 950a
0009c8 f7d9
0009c9 903f
0009ca 910f
0009cb 943a
0009cc f791
0009cd 950a
0009ce f781                      	WAIT_MS 2000
0009cf 940e 0171
0009d1 ece4
0009d2 e0f5
0009d3 940e 04ce
0009d5 ede6
0009d6 e0f5
0009d7 e420
0009d8 940e 017d
0009da 940e 04ce
0009dc 940e 0113
0009de 940e 19db
0009e0 2f62
0009e1 7820
0009e2 f009
0009e3 940c 0a19
0009e5 3468
0009e6 f741
0009e7 940e 0171
0009e9 eee2
0009ea e0f5
0009eb 940e 04ce
0009ed efe4
0009ee e0f5
0009ef e420
0009f0 940e 017d
0009f2 940e 04ce
0009f4 940e 0113
0009f6 940e 19db
0009f8 2f62
0009f9 7820
0009fa f009
0009fb 940c 0a19
0009fd 3468
0009fe f741
0009ff 940e 0171
000a01 e0e4
000a02 e0f6
000a03 940e 04ce
000a05 e1e0
000a06 e0f6
000a07 e420
000a08 940e 017d
000a0a 940e 04ce
000a0c 940e 0113
000a0e 940e 19db
000a10 2f62
000a11 7820
000a12 f009
000a13 940c 0a19
000a15 3468
000a16 f741
000a17 940c 09cf                 	QUESTION striviaQ3, striviaQ32, strivia3A, strivia3B, strivia3C, strivia3D
000a19 94e8
000a1a e1ee
000a1b e0f6
000a1c 95c8
000a1d 1560
000a1e f409
000a1f 9468                      	COMPARE answer3, b0
000a20 f40e                      	brtc PC+2
000a21 9493                      	inc c1
000a22 940e 015b
000a24 f00e
000a25 940c 0a4f
000a27 940e 0171
000a29 eae4
000a2a e0f3
000a2b 940e 04ce
000a2d ef04
000a2e 2e30
000a2f e002
000a30 930f
000a31 923f
000a32 e300
000a33 2e30
000a34 e006
000a35 943a
000a36 f7f1
000a37 943a
000a38 950a
000a39 f7d9
000a3a 903f
000a3b 910f
000a3c 943a
000a3d f791
000a3e 950a
000a3f f781
000a40 e22d
000a41 e065
000a42 940e 05e5
000a44 e329
000a45 940e 05e5
000a47 e22d
000a48 940e 05e5
000a4a e329
000a4b 940e 05e5
000a4d 940c 0a6f
000a4f 940e 0171
000a51 eaee
000a52 e0f3
000a53 940e 04ce
000a55 ef04
000a56 2e30
000a57 e002
000a58 930f
000a59 923f
000a5a e300
000a5b 2e30
000a5c e006
000a5d 943a
000a5e f7f1
000a5f 943a
000a60 950a
000a61 f7d9
000a62 903f
000a63 910f
000a64 943a
000a65 f791
000a66 950a
000a67 f781
000a68 ec21
000a69 e16e
000a6a 940e 05e5
000a6c ec21
000a6d 940e 05e5
000a6f 1b55
000a70 2744
000a71 2733
000a72 2722
000a73 2d29
000a74 e40f
000a75 2e40
000a76 e001
000a77 2e50
000a78 940e 04d6
000a7a 6353
000a7b 726f
000a7c 3a65
000a7d 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(268): macro 'PRINT_SCORE' called here
000a7e 0000                      	PRINT_SCORE c1
000a7f ed00
000a80 2e30
000a81 e008
000a82 930f
000a83 923f
000a84 e300
000a85 2e30
000a86 e006
000a87 943a
000a88 f7f1
000a89 943a
000a8a 950a
000a8b f7d9
000a8c 903f
000a8d 910f
000a8e 943a
000a8f f791
000a90 950a
000a91 f781                      	WAIT_MS 2000
000a92 940e 0171
000a94 e2e0
000a95 e0f6
000a96 940e 04ce
000a98 e3e0
000a99 e0f6
000a9a e420
000a9b 940e 017d
000a9d 940e 04ce
000a9f 940e 0113
000aa1 940e 19db
000aa3 2f62
000aa4 7820
000aa5 f009
000aa6 940c 0adc
000aa8 3468
000aa9 f741
000aaa 940e 0171
000aac e3ee
000aad e0f6
000aae 940e 04ce
000ab0 e5e0
000ab1 e0f6
000ab2 e420
000ab3 940e 017d
000ab5 940e 04ce
000ab7 940e 0113
000ab9 940e 19db
000abb 2f62
000abc 7820
000abd f009
000abe 940c 0adc
000ac0 3468
000ac1 f741
000ac2 940e 0171
000ac4 e5ee
000ac5 e0f6
000ac6 940e 04ce
000ac8 e6ea
000ac9 e0f6
000aca e420
000acb 940e 017d
000acd 940e 04ce
000acf 940e 0113
000ad1 940e 19db
000ad3 2f62
000ad4 7820
000ad5 f009
000ad6 940c 0adc
000ad8 3468
000ad9 f741
000ada 940c 0a92                 	QUESTION striviaQ4, striviaQ42, strivia4A, strivia4B, strivia4C, strivia4D
000adc 94e8
000add e7e8
000ade e0f6
000adf 95c8
000ae0 1560
000ae1 f409
000ae2 9468                      	COMPARE answer4, b0
000ae3 f40e                      	brtc PC+2
000ae4 9493                      	inc c1
000ae5 940e 015b
000ae7 f00e
000ae8 940c 0b12
000aea 940e 0171
000aec eae4
000aed e0f3
000aee 940e 04ce
000af0 ef04
000af1 2e30
000af2 e002
000af3 930f
000af4 923f
000af5 e300
000af6 2e30
000af7 e006
000af8 943a
000af9 f7f1
000afa 943a
000afb 950a
000afc f7d9
000afd 903f
000afe 910f
000aff 943a
000b00 f791
000b01 950a
000b02 f781
000b03 e22d
000b04 e065
000b05 940e 05e5
000b07 e329
000b08 940e 05e5
000b0a e22d
000b0b 940e 05e5
000b0d e329
000b0e 940e 05e5
000b10 940c 0b32
000b12 940e 0171
000b14 eaee
000b15 e0f3
000b16 940e 04ce
000b18 ef04
000b19 2e30
000b1a e002
000b1b 930f
000b1c 923f
000b1d e300
000b1e 2e30
000b1f e006
000b20 943a
000b21 f7f1
000b22 943a
000b23 950a
000b24 f7d9
000b25 903f
000b26 910f
000b27 943a
000b28 f791
000b29 950a
000b2a f781
000b2b ec21
000b2c e16e
000b2d 940e 05e5
000b2f ec21
000b30 940e 05e5
000b32 1b55
000b33 2744
000b34 2733
000b35 2722
000b36 2d29
000b37 e40f
000b38 2e40
000b39 e001
000b3a 2e50
000b3b 940e 04d6
000b3d 6353
000b3e 726f
000b3f 3a65
000b40 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(274): macro 'PRINT_SCORE' called here
000b41 0000                      	PRINT_SCORE c1
000b42 ed00
000b43 2e30
000b44 e008
000b45 930f
000b46 923f
000b47 e300
000b48 2e30
000b49 e006
000b4a 943a
000b4b f7f1
000b4c 943a
000b4d 950a
000b4e f7d9
000b4f 903f
000b50 910f
000b51 943a
000b52 f791
000b53 950a
000b54 f781                      	WAIT_MS 2000
000b55 940e 0171
000b57 e7ea
000b58 e0f6
000b59 940e 04ce
000b5b e8e6
000b5c e0f6
000b5d e420
000b5e 940e 017d
000b60 940e 04ce
000b62 940e 0113
000b64 940e 19db
000b66 2f62
000b67 7820
000b68 f009
000b69 940c 0b9f
000b6b 3468
000b6c f741
000b6d 940e 0171
000b6f e9e0
000b70 e0f6
000b71 940e 04ce
000b73 eae2
000b74 e0f6
000b75 e420
000b76 940e 017d
000b78 940e 04ce
000b7a 940e 0113
000b7c 940e 19db
000b7e 2f62
000b7f 7820
000b80 f009
000b81 940c 0b9f
000b83 3468
000b84 f741
000b85 940e 0171
000b87 ebe0
000b88 e0f6
000b89 940e 04ce
000b8b ebea
000b8c e0f6
000b8d e420
000b8e 940e 017d
000b90 940e 04ce
000b92 940e 0113
000b94 940e 19db
000b96 2f62
000b97 7820
000b98 f009
000b99 940c 0b9f
000b9b 3468
000b9c f741
000b9d 940c 0b55                 	QUESTION striviaQ5, striviaQ52, strivia5A, strivia5B, strivia5C, strivia5D
000b9f 94e8
000ba0 ece2
000ba1 e0f6
000ba2 95c8
000ba3 1560
000ba4 f409
000ba5 9468                      	COMPARE answer5, b0
000ba6 f40e                      	brtc PC+2
000ba7 9493                      	inc c1
000ba8 940e 015b
000baa f00e
000bab 940c 0bd5
000bad 940e 0171
000baf eae4
000bb0 e0f3
000bb1 940e 04ce
000bb3 ef04
000bb4 2e30
000bb5 e002
000bb6 930f
000bb7 923f
000bb8 e300
000bb9 2e30
000bba e006
000bbb 943a
000bbc f7f1
000bbd 943a
000bbe 950a
000bbf f7d9
000bc0 903f
000bc1 910f
000bc2 943a
000bc3 f791
000bc4 950a
000bc5 f781
000bc6 e22d
000bc7 e065
000bc8 940e 05e5
000bca e329
000bcb 940e 05e5
000bcd e22d
000bce 940e 05e5
000bd0 e329
000bd1 940e 05e5
000bd3 940c 0bf5
000bd5 940e 0171
000bd7 eaee
000bd8 e0f3
000bd9 940e 04ce
000bdb ef04
000bdc 2e30
000bdd e002
000bde 930f
000bdf 923f
000be0 e300
000be1 2e30
000be2 e006
000be3 943a
000be4 f7f1
000be5 943a
000be6 950a
000be7 f7d9
000be8 903f
000be9 910f
000bea 943a
000beb f791
000bec 950a
000bed f781
000bee ec21
000bef e16e
000bf0 940e 05e5
000bf2 ec21
000bf3 940e 05e5
000bf5 1b55
000bf6 2744
000bf7 2733
000bf8 2722
000bf9 2d29
000bfa e40f
000bfb 2e40
000bfc e001
000bfd 2e50
000bfe 940e 04d6
000c00 6353
000c01 726f
000c02 3a65
000c03 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(280): macro 'PRINT_SCORE' called here
000c04 0000                      	PRINT_SCORE c1
000c05 ed00
000c06 2e30
000c07 e008
000c08 930f
000c09 923f
000c0a e300
000c0b 2e30
000c0c e006
000c0d 943a
000c0e f7f1
000c0f 943a
000c10 950a
000c11 f7d9
000c12 903f
000c13 910f
000c14 943a
000c15 f791
000c16 950a
000c17 f781                      	WAIT_MS 2000
000c18 940e 0171
000c1a ece4
000c1b e0f6
000c1c 940e 04ce
000c1e ede6
000c1f e0f6
000c20 e420
000c21 940e 017d
000c23 940e 04ce
000c25 940e 0113
000c27 940e 19db
000c29 2f62
000c2a 7820
000c2b f009
000c2c 940c 0c62
000c2e 3468
000c2f f741
000c30 940e 0171
000c32 eee6
000c33 e0f6
000c34 940e 04ce
000c36 efe8
000c37 e0f6
000c38 e420
000c39 940e 017d
000c3b 940e 04ce
000c3d 940e 0113
000c3f 940e 19db
000c41 2f62
000c42 7820
000c43 f009
000c44 940c 0c62
000c46 3468
000c47 f741
000c48 940e 0171
000c4a e0e8
000c4b e0f7
000c4c 940e 04ce
000c4e e1e6
000c4f e0f7
000c50 e420
000c51 940e 017d
000c53 940e 04ce
000c55 940e 0113
000c57 940e 19db
000c59 2f62
000c5a 7820
000c5b f009
000c5c 940c 0c62
000c5e 3468
000c5f f741
000c60 940c 0c18                 	QUESTION striviaQ6, striviaQ62, strivia6A, strivia6B, strivia6C, strivia6D
000c62 94e8
000c63 e2e0
000c64 e0f7
000c65 95c8
000c66 1560
000c67 f409
000c68 9468                      	COMPARE answer6, b0
000c69 f40e                      	brtc PC+2
000c6a 9493                      	inc c1
000c6b 940e 015b
000c6d f00e
000c6e 940c 0c98
000c70 940e 0171
000c72 eae4
000c73 e0f3
000c74 940e 04ce
000c76 ef04
000c77 2e30
000c78 e002
000c79 930f
000c7a 923f
000c7b e300
000c7c 2e30
000c7d e006
000c7e 943a
000c7f f7f1
000c80 943a
000c81 950a
000c82 f7d9
000c83 903f
000c84 910f
000c85 943a
000c86 f791
000c87 950a
000c88 f781
000c89 e22d
000c8a e065
000c8b 940e 05e5
000c8d e329
000c8e 940e 05e5
000c90 e22d
000c91 940e 05e5
000c93 e329
000c94 940e 05e5
000c96 940c 0cb8
000c98 940e 0171
000c9a eaee
000c9b e0f3
000c9c 940e 04ce
000c9e ef04
000c9f 2e30
000ca0 e002
000ca1 930f
000ca2 923f
000ca3 e300
000ca4 2e30
000ca5 e006
000ca6 943a
000ca7 f7f1
000ca8 943a
000ca9 950a
000caa f7d9
000cab 903f
000cac 910f
000cad 943a
000cae f791
000caf 950a
000cb0 f781
000cb1 ec21
000cb2 e16e
000cb3 940e 05e5
000cb5 ec21
000cb6 940e 05e5
000cb8 1b55
000cb9 2744
000cba 2733
000cbb 2722
000cbc 2d29
000cbd e40f
000cbe 2e40
000cbf e001
000cc0 2e50
000cc1 940e 04d6
000cc3 6353
000cc4 726f
000cc5 3a65
000cc6 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(286): macro 'PRINT_SCORE' called here
000cc7 0000                      	PRINT_SCORE c1
000cc8 ed00
000cc9 2e30
000cca e008
000ccb 930f
000ccc 923f
000ccd e300
000cce 2e30
000ccf e006
000cd0 943a
000cd1 f7f1
000cd2 943a
000cd3 950a
000cd4 f7d9
000cd5 903f
000cd6 910f
000cd7 943a
000cd8 f791
000cd9 950a
000cda f781                      	WAIT_MS 2000
000cdb 940e 0171
000cdd e2e2
000cde e0f7
000cdf 940e 04ce
000ce1 e3e0
000ce2 e0f7
000ce3 e420
000ce4 940e 017d
000ce6 940e 04ce
000ce8 940e 0113
000cea 940e 19db
000cec 2f62
000ced 7820
000cee f009
000cef 940c 0d25
000cf1 3468
000cf2 f741
000cf3 940e 0171
000cf5 e3ec
000cf6 e0f7
000cf7 940e 04ce
000cf9 e4ee
000cfa e0f7
000cfb e420
000cfc 940e 017d
000cfe 940e 04ce
000d00 940e 0113
000d02 940e 19db
000d04 2f62
000d05 7820
000d06 f009
000d07 940c 0d25
000d09 3468
000d0a f741
000d0b 940e 0171
000d0d e5ea
000d0e e0f7
000d0f 940e 04ce
000d11 e6e4
000d12 e0f7
000d13 e420
000d14 940e 017d
000d16 940e 04ce
000d18 940e 0113
000d1a 940e 19db
000d1c 2f62
000d1d 7820
000d1e f009
000d1f 940c 0d25
000d21 3468
000d22 f741
000d23 940c 0cdb                 	QUESTION striviaQ7, striviaQ72, strivia7A, strivia7B, strivia7C, strivia7D
000d25 94e8
000d26 e6ee
000d27 e0f7
000d28 95c8
000d29 1560
000d2a f409
000d2b 9468                      	COMPARE answer7, b0
000d2c f40e                      	brtc PC+2
000d2d 9493                      	inc c1
000d2e 940e 015b
000d30 f00e
000d31 940c 0d5b
000d33 940e 0171
000d35 eae4
000d36 e0f3
000d37 940e 04ce
000d39 ef04
000d3a 2e30
000d3b e002
000d3c 930f
000d3d 923f
000d3e e300
000d3f 2e30
000d40 e006
000d41 943a
000d42 f7f1
000d43 943a
000d44 950a
000d45 f7d9
000d46 903f
000d47 910f
000d48 943a
000d49 f791
000d4a 950a
000d4b f781
000d4c e22d
000d4d e065
000d4e 940e 05e5
000d50 e329
000d51 940e 05e5
000d53 e22d
000d54 940e 05e5
000d56 e329
000d57 940e 05e5
000d59 940c 0d7b
000d5b 940e 0171
000d5d eaee
000d5e e0f3
000d5f 940e 04ce
000d61 ef04
000d62 2e30
000d63 e002
000d64 930f
000d65 923f
000d66 e300
000d67 2e30
000d68 e006
000d69 943a
000d6a f7f1
000d6b 943a
000d6c 950a
000d6d f7d9
000d6e 903f
000d6f 910f
000d70 943a
000d71 f791
000d72 950a
000d73 f781
000d74 ec21
000d75 e16e
000d76 940e 05e5
000d78 ec21
000d79 940e 05e5
000d7b 1b55
000d7c 2744
000d7d 2733
000d7e 2722
000d7f 2d29
000d80 e40f
000d81 2e40
000d82 e001
000d83 2e50
000d84 940e 04d6
000d86 6353
000d87 726f
000d88 3a65
000d89 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(292): macro 'PRINT_SCORE' called here
000d8a 0000                      	PRINT_SCORE c1
000d8b ed00
000d8c 2e30
000d8d e008
000d8e 930f
000d8f 923f
000d90 e300
000d91 2e30
000d92 e006
000d93 943a
000d94 f7f1
000d95 943a
000d96 950a
000d97 f7d9
000d98 903f
000d99 910f
000d9a 943a
000d9b f791
000d9c 950a
000d9d f781                      	WAIT_MS 2000
000d9e 940e 0171
000da0 e7e0
000da1 e0f7
000da2 940e 04ce
000da4 e8e2
000da5 e0f7
000da6 e420
000da7 940e 017d
000da9 940e 04ce
000dab 940e 0113
000dad 940e 19db
000daf 2f62
000db0 7820
000db1 f009
000db2 940c 0de8
000db4 3468
000db5 f741
000db6 940e 0171
000db8 e9e0
000db9 e0f7
000dba 940e 04ce
000dbc e9e8
000dbd e0f7
000dbe e420
000dbf 940e 017d
000dc1 940e 04ce
000dc3 940e 0113
000dc5 940e 19db
000dc7 2f62
000dc8 7820
000dc9 f009
000dca 940c 0de8
000dcc 3468
000dcd f741
000dce 940e 0171
000dd0 eae6
000dd1 e0f7
000dd2 940e 04ce
000dd4 ebe0
000dd5 e0f7
000dd6 e420
000dd7 940e 017d
000dd9 940e 04ce
000ddb 940e 0113
000ddd 940e 19db
000ddf 2f62
000de0 7820
000de1 f009
000de2 940c 0de8
000de4 3468
000de5 f741
000de6 940c 0d9e                 	QUESTION striviaQ8, striviaQ82, strivia8A, strivia8B, strivia8C, strivia8D
000de8 94e8
000de9 ece2
000dea e0f7
000deb 95c8
000dec 1560
000ded f409
000dee 9468                      	COMPARE answer8, b0
000def f40e                      	brtc PC+2
000df0 9493                      	inc c1
000df1 940e 015b
000df3 f00e
000df4 940c 0e1e
000df6 940e 0171
000df8 eae4
000df9 e0f3
000dfa 940e 04ce
000dfc ef04
000dfd 2e30
000dfe e002
000dff 930f
000e00 923f
000e01 e300
000e02 2e30
000e03 e006
000e04 943a
000e05 f7f1
000e06 943a
000e07 950a
000e08 f7d9
000e09 903f
000e0a 910f
000e0b 943a
000e0c f791
000e0d 950a
000e0e f781
000e0f e22d
000e10 e065
000e11 940e 05e5
000e13 e329
000e14 940e 05e5
000e16 e22d
000e17 940e 05e5
000e19 e329
000e1a 940e 05e5
000e1c 940c 0e3e
000e1e 940e 0171
000e20 eaee
000e21 e0f3
000e22 940e 04ce
000e24 ef04
000e25 2e30
000e26 e002
000e27 930f
000e28 923f
000e29 e300
000e2a 2e30
000e2b e006
000e2c 943a
000e2d f7f1
000e2e 943a
000e2f 950a
000e30 f7d9
000e31 903f
000e32 910f
000e33 943a
000e34 f791
000e35 950a
000e36 f781
000e37 ec21
000e38 e16e
000e39 940e 05e5
000e3b ec21
000e3c 940e 05e5
000e3e 1b55
000e3f 2744
000e40 2733
000e41 2722
000e42 2d29
000e43 e40f
000e44 2e40
000e45 e001
000e46 2e50
000e47 940e 04d6
000e49 6353
000e4a 726f
000e4b 3a65
000e4c 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(298): macro 'PRINT_SCORE' called here
000e4d 0000                      	PRINT_SCORE c1
000e4e ed00
000e4f 2e30
000e50 e008
000e51 930f
000e52 923f
000e53 e300
000e54 2e30
000e55 e006
000e56 943a
000e57 f7f1
000e58 943a
000e59 950a
000e5a f7d9
000e5b 903f
000e5c 910f
000e5d 943a
000e5e f791
000e5f 950a
000e60 f781                      	WAIT_MS 2000
000e61 940e 0171
000e63 ece4
000e64 e0f7
000e65 940e 04ce
000e67 ede4
000e68 e0f7
000e69 e420
000e6a 940e 017d
000e6c 940e 04ce
000e6e 940e 0113
000e70 940e 19db
000e72 2f62
000e73 7820
000e74 f009
000e75 940c 0eab
000e77 3468
000e78 f741
000e79 940e 0171
000e7b eee6
000e7c e0f7
000e7d 940e 04ce
000e7f efe8
000e80 e0f7
000e81 e420
000e82 940e 017d
000e84 940e 04ce
000e86 940e 0113
000e88 940e 19db
000e8a 2f62
000e8b 7820
000e8c f009
000e8d 940c 0eab
000e8f 3468
000e90 f741
000e91 940e 0171
000e93 e0e6
000e94 e0f8
000e95 940e 04ce
000e97 e0ee
000e98 e0f8
000e99 e420
000e9a 940e 017d
000e9c 940e 04ce
000e9e 940e 0113
000ea0 940e 19db
000ea2 2f62
000ea3 7820
000ea4 f009
000ea5 940c 0eab
000ea7 3468
000ea8 f741
000ea9 940c 0e61                 	QUESTION striviaQ9, striviaQ92, strivia9A, strivia9B, strivia9C, strivia9D
000eab 94e8
000eac e2e0
000ead e0f8
000eae 95c8
000eaf 1560
000eb0 f409
000eb1 9468                      	COMPARE answer9, b0
000eb2 f40e                      	brtc PC+2
000eb3 9493                      	inc c1
000eb4 940e 015b
000eb6 f00e
000eb7 940c 0ee1
000eb9 940e 0171
000ebb eae4
000ebc e0f3
000ebd 940e 04ce
000ebf ef04
000ec0 2e30
000ec1 e002
000ec2 930f
000ec3 923f
000ec4 e300
000ec5 2e30
000ec6 e006
000ec7 943a
000ec8 f7f1
000ec9 943a
000eca 950a
000ecb f7d9
000ecc 903f
000ecd 910f
000ece 943a
000ecf f791
000ed0 950a
000ed1 f781
000ed2 e22d
000ed3 e065
000ed4 940e 05e5
000ed6 e329
000ed7 940e 05e5
000ed9 e22d
000eda 940e 05e5
000edc e329
000edd 940e 05e5
000edf 940c 0f01
000ee1 940e 0171
000ee3 eaee
000ee4 e0f3
000ee5 940e 04ce
000ee7 ef04
000ee8 2e30
000ee9 e002
000eea 930f
000eeb 923f
000eec e300
000eed 2e30
000eee e006
000eef 943a
000ef0 f7f1
000ef1 943a
000ef2 950a
000ef3 f7d9
000ef4 903f
000ef5 910f
000ef6 943a
000ef7 f791
000ef8 950a
000ef9 f781
000efa ec21
000efb e16e
000efc 940e 05e5
000efe ec21
000eff 940e 05e5
000f01 1b55
000f02 2744
000f03 2733
000f04 2722
000f05 2d29
000f06 e40f
000f07 2e40
000f08 e001
000f09 2e50
000f0a 940e 04d6
000f0c 6353
000f0d 726f
000f0e 3a65
000f0f 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(304): macro 'PRINT_SCORE' called here
000f10 0000                      	PRINT_SCORE c1
000f11 ed00
000f12 2e30
000f13 e008
000f14 930f
000f15 923f
000f16 e300
000f17 2e30
000f18 e006
000f19 943a
000f1a f7f1
000f1b 943a
000f1c 950a
000f1d f7d9
000f1e 903f
000f1f 910f
000f20 943a
000f21 f791
000f22 950a
000f23 f781                      	WAIT_MS 2000
000f24 940e 0171
000f26 e2e2
000f27 e0f8
000f28 940e 04ce
000f2a e3e0
000f2b e0f8
000f2c e420
000f2d 940e 017d
000f2f 940e 04ce
000f31 940e 0113
000f33 940e 19db
000f35 2f62
000f36 7820
000f37 f009
000f38 940c 0f6e
000f3a 3468
000f3b f741
000f3c 940e 0171
000f3e e3ec
000f3f e0f8
000f40 940e 04ce
000f42 e4ea
000f43 e0f8
000f44 e420
000f45 940e 017d
000f47 940e 04ce
000f49 940e 0113
000f4b 940e 19db
000f4d 2f62
000f4e 7820
000f4f f009
000f50 940c 0f6e
000f52 3468
000f53 f741
000f54 940e 0171
000f56 e5ec
000f57 e0f8
000f58 940e 04ce
000f5a e6ea
000f5b e0f8
000f5c e420
000f5d 940e 017d
000f5f 940e 04ce
000f61 940e 0113
000f63 940e 19db
000f65 2f62
000f66 7820
000f67 f009
000f68 940c 0f6e
000f6a 3468
000f6b f741
000f6c 940c 0f24                 	QUESTION striviaQ10, striviaQ102, strivia10A, strivia10B, strivia10C, strivia10D
000f6e 94e8
000f6f e7ea
000f70 e0f8
000f71 95c8
000f72 1560
000f73 f409
000f74 9468                      	COMPARE answer10, b0
000f75 f40e                      	brtc PC+2
000f76 9493                      	inc c1
000f77 940e 015b
000f79 f00e
000f7a 940c 0fa4
000f7c 940e 0171
000f7e eae4
000f7f e0f3
000f80 940e 04ce
000f82 ef04
000f83 2e30
000f84 e002
000f85 930f
000f86 923f
000f87 e300
000f88 2e30
000f89 e006
000f8a 943a
000f8b f7f1
000f8c 943a
000f8d 950a
000f8e f7d9
000f8f 903f
000f90 910f
000f91 943a
000f92 f791
000f93 950a
000f94 f781
000f95 e22d
000f96 e065
000f97 940e 05e5
000f99 e329
000f9a 940e 05e5
000f9c e22d
000f9d 940e 05e5
000f9f e329
000fa0 940e 05e5
000fa2 940c 0fc4
000fa4 940e 0171
000fa6 eaee
000fa7 e0f3
000fa8 940e 04ce
000faa ef04
000fab 2e30
000fac e002
000fad 930f
000fae 923f
000faf e300
000fb0 2e30
000fb1 e006
000fb2 943a
000fb3 f7f1
000fb4 943a
000fb5 950a
000fb6 f7d9
000fb7 903f
000fb8 910f
000fb9 943a
000fba f791
000fbb 950a
000fbc f781
000fbd ec21
000fbe e16e
000fbf 940e 05e5
000fc1 ec21
000fc2 940e 05e5
000fc4 1b55
000fc5 2744
000fc6 2733
000fc7 2722
000fc8 2d29
000fc9 e40f
000fca 2e40
000fcb e001
000fcc 2e50
000fcd 940e 04d6
000fcf 6353
000fd0 726f
000fd1 3a65
000fd2 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(310): macro 'PRINT_SCORE' called here
000fd3 0000                      	PRINT_SCORE c1
000fd4 ed00
000fd5 2e30
000fd6 e008
000fd7 930f
000fd8 923f
000fd9 e300
000fda 2e30
000fdb e006
000fdc 943a
000fdd f7f1
000fde 943a
000fdf 950a
000fe0 f7d9
000fe1 903f
000fe2 910f
000fe3 943a
000fe4 f791
000fe5 950a
000fe6 f781                      	WAIT_MS 2000
000fe7 e005                      	ldi w, 0x05
000fe8 1690                      	cp c1, w
000fe9 f410                      	brsh trivia_won
000fea 940c 1077                 	jmp trivia_lost
                                 trivia_won:
000fec 940e 0171
000fee e3ee
000fef e0f4
000ff0 940e 04ce
000ff2 e4ee
000ff3 e0f4
000ff4 e420
000ff5 940e 017d
000ff7 940e 04ce                     DISPLAY2 strwin1, strwin2
000ff9 e620
000ffa e560
000ffb 940e 05e5
000ffd e820
000ffe e36c
000fff 940e 05e5
001001 e620
001002 e560
001003 940e 05e5
001005 e42c
001006 e36c
001007 940e 05e5
001009 e420
00100a e36c
00100b 940e 05e5
00100d e320
00100e e36c
00100f 940e 05e5
001011 e226
001012 ea6a
001013 940e 05e5
001015 e320
001016 ea6a
001017 940e 05e5
001019 e52b
00101a e560
00101b 940e 05e5
00101d e729
00101e e36c
00101f 940e 05e5
001021 e52b
001022 e560
001023 940e 05e5
001025 e428
001026 e36c
001027 940e 05e5
001029 e12e
00102a e36c
00102b 940e 05e5
00102d e22d
00102e e36c
00102f 940e 05e5
001031 e224
001032 ea6a
001033 940e 05e5
001035 e22d
001036 ea6a
001037 940e 05e5
001039 e521
00103a e560
00103b 940e 05e5
00103d e62c
00103e e36c
00103f 940e 05e5
001041 e521
001042 e560
001043 940e 05e5
001045 e420
001046 e36c
001047 940e 05e5
001049 e326
00104a e36c
00104b 940e 05e5
00104d e228
00104e ea6a
00104f 940e 05e5
001051 e224
001052 ec68
001053 940e 05e5                 	CELEBRATE_song
001055 940e 0171
001057 eee6
001058 e0f3
001059 940e 04ce
00105b efe0
00105c e0f3
00105d e420
00105e 940e 017d
001060 940e 04ce                 	DISPLAY2 strclue1a, strclue1b
001062 ea00
001063 2e30
001064 e100
001065 930f
001066 923f
001067 e300
001068 2e30
001069 e006
00106a 943a
00106b f7f1
00106c 943a
00106d 950a
00106e f7d9
00106f 903f
001070 910f
001071 943a
001072 f791
001073 950a
001074 f781                      	WAIT_MS 4000
001075 940c 06d7                 	jmp main_loop
                                 trivia_lost:
001077 940e 0171
001079 e5e6
00107a e0f4
00107b 940e 04ce
00107d e6e0
00107e e0f4
00107f e420
001080 940e 017d
001082 940e 04ce                 	DISPLAY2 strlose1, strlose2
001084 e323
001085 e560
001086 940e 05e5
001088 e30c
001089 2e30
00108a e001
00108b 930f
00108c 923f
00108d e300
00108e 2e30
00108f e006
001090 943a
001091 f7f1
001092 943a
001093 950a
001094 f7d9
001095 903f
001096 910f
001097 943a
001098 f791
001099 950a
00109a f781
00109b e224
00109c e56a
00109d 940e 05e5
00109f e30c
0010a0 2e30
0010a1 e001
0010a2 930f
0010a3 923f
0010a4 e300
0010a5 2e30
0010a6 e006
0010a7 943a
0010a8 f7f1
0010a9 943a
0010aa 950a
0010ab f7d9
0010ac 903f
0010ad 910f
0010ae 943a
0010af f791
0010b0 950a
0010b1 f781
0010b2 e224
0010b3 e466
0010b4 940e 05e5
0010b6 e30c
0010b7 2e30
0010b8 e001
0010b9 930f
0010ba 923f
0010bb e300
0010bc 2e30
0010bd e006
0010be 943a
0010bf f7f1
0010c0 943a
0010c1 950a
0010c2 f7d9
0010c3 903f
0010c4 910f
0010c5 943a
0010c6 f791
0010c7 950a
0010c8 f781
0010c9 e224
0010ca e466
0010cb 940e 05e5
0010cd e30c
0010ce 2e30
0010cf e001
0010d0 930f
0010d1 923f
0010d2 e300
0010d3 2e30
0010d4 e006
0010d5 943a
0010d6 f7f1
0010d7 943a
0010d8 950a
0010d9 f7d9
0010da 903f
0010db 910f
0010dc 943a
0010dd f791
0010de 950a
0010df f781
0010e0 e224
0010e1 e466
0010e2 940e 05e5
0010e4 e226
0010e5 e466
0010e6 940e 05e5
0010e8 e22a
0010e9 e466
0010ea 940e 05e5
0010ec e320
0010ed e86c
0010ee 940e 05e5
0010f0 eb0c
0010f1 2e30
0010f2 e003
0010f3 930f
0010f4 923f
0010f5 e300
0010f6 2e30
0010f7 e006
0010f8 943a
0010f9 f7f1
0010fa 943a
0010fb 950a
0010fc f7d9
0010fd 903f
0010fe 910f
0010ff 943a
001100 f791
001101 950a
001102 f781
001103 e320
001104 e664
001105 940e 05e5
001107 e420
001108 e664
001109 940e 05e5
00110b e42c
00110c e664
00110d 940e 05e5
00110f e326
001110 e664
001111 940e 05e5
001113 e320
001114 e664
001115 940e 05e5
001117 e326
001118 e664
001119 940e 05e5
00111b e32c
00111c e664
00111d 940e 05e5
00111f e326
001120 e664
001121 940e 05e5
001123 e32c
001124 e664
001125 940e 05e5
001127 e420
001128 e560
001129 940e 05e5
00112b e428
00112c e36c
00112d 940e 05e5
00112f e420
001130 e966
001131 940e 05e5                 	LOSE_SONG
001133 940c 06d7                 	jmp main_loop
                                 
                                 lava:
001135 940e 0171
001137 e6e2
001138 e0f3
001139 940e 04ce
00113b e8e2
00113c e0f3
00113d e420
00113e 940e 017d
001140 940e 04ce                 	DISPLAY2 strwelcome, strlava
001142 ed00
001143 2e30
001144 e008
001145 930f
001146 923f
001147 e300
001148 2e30
001149 e006
00114a 943a
00114b f7f1
00114c 943a
00114d 950a
00114e f7d9
00114f 903f
001150 910f
001151 943a
001152 f791
001153 950a
001154 f781                      	WAIT_MS 2000
001155 940e 0171
001157 ede6
001158 e0f3
001159 940e 04ce                 	DISPLAY1 strlava2
00115b ed00
00115c 2e30
00115d e008
00115e 930f
00115f 923f
001160 e300
001161 2e30
001162 e006
001163 943a
001164 f7f1
001165 943a
001166 950a
001167 f7d9
001168 903f
001169 910f
00116a 943a
00116b f791
00116c 950a
00116d f781                      	WAIT_MS 2000
                                 	; start counter of game wins
00116e e000
00116f 2e90                      	_LDI c1, 0x00
001170 940e 0171
001172 e7ec
001173 e0f8
001174 940e 04ce                 	DISPLAY1 strlava3
001176 ed00
001177 2e30
001178 e008
001179 930f
00117a 923f
00117b e300
00117c 2e30
00117d e006
00117e 943a
00117f f7f1
001180 943a
001181 950a
001182 f7d9
001183 903f
001184 910f
001185 943a
001186 f791
001187 950a
001188 f781                      	WAIT_MS 2000
                                  ; add at least 0.5C
001189 940e 065a                 	call reset_wire
00118b 196c                      	sub b0, d0 ;compare final value with intial one
00118c 097d                      	sbc b1, d1
00118d e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
00118e e030                      	ldi a1, 0x00
00118f 1762                      	cp b0, a0
001190 0773                      	cpc b1, a1
001191 f14a                      	brmi lost1
                                 win1:
001192 940e 0171
001194 eaec
001195 e0f8
001196 940e 04ce                 	DISPLAY1 strlavawin1
001198 ef04
001199 2e30
00119a e002
00119b 930f
00119c 923f
00119d e300
00119e 2e30
00119f e006
0011a0 943a
0011a1 f7f1
0011a2 943a
0011a3 950a
0011a4 f7d9
0011a5 903f
0011a6 910f
0011a7 943a
0011a8 f791
0011a9 950a
0011aa f781
0011ab e22d
0011ac e065
0011ad 940e 05e5
0011af e329
0011b0 940e 05e5
0011b2 e22d
0011b3 940e 05e5
0011b5 e329
0011b6 940e 05e5                 	CORRECT_SONG
0011b8 9493                      	inc c1
0011b9 940c 11dd                 	jmp task2
                                 lost1:
0011bb 940e 0171
0011bd ece8
0011be e0f8
0011bf 940e 04ce                 	DISPLAY1 strlavalost
0011c1 ef04
0011c2 2e30
0011c3 e002
0011c4 930f
0011c5 923f
0011c6 e300
0011c7 2e30
0011c8 e006
0011c9 943a
0011ca f7f1
0011cb 943a
0011cc 950a
0011cd f7d9
0011ce 903f
0011cf 910f
0011d0 943a
0011d1 f791
0011d2 950a
0011d3 f781
0011d4 ec21
0011d5 e16e
0011d6 940e 05e5
0011d8 ec21
0011d9 940e 05e5                 	INCORRECT_SONG
0011db 940c 11dd                 	jmp task2
                                 task2:
0011dd 940e 0171
0011df e8ec
0011e0 e0f8
0011e1 940e 04ce                 	DISPLAY1 strlava4
0011e3 ed00
0011e4 2e30
0011e5 e008
0011e6 930f
0011e7 923f
0011e8 e300
0011e9 2e30
0011ea e006
0011eb 943a
0011ec f7f1
0011ed 943a
0011ee 950a
0011ef f7d9
0011f0 903f
0011f1 910f
0011f2 943a
0011f3 f791
0011f4 950a
0011f5 f781                      	WAIT_MS 2000
                                  ; add at least 1C
0011f6 940e 065a                 	call reset_wire
0011f8 196c                      	sub b0, d0 ;compare final value with intial one
0011f9 097d                      	sbc b1, d1
0011fa e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
0011fb e030                      	ldi a1, 0x00
0011fc 1762                      	cp b0, a0
0011fd 0773                      	cpc b1, a1
0011fe f192                      	brmi lost2a
0011ff e120                      	ldi a0, 0x10 ; 0x0008 = +0.5 degree. Goal to reach
001200 e030                      	ldi a1, 0x00
001201 1b62                      	sub b0, a0
001202 0b73                      	sbc b1, a1
001203 f00a                      	brmi PC+2
001204 940c 1253                 	jmp lost2b
                                 win2:
001206 940e 015b                 	call LCD_clear
001208 940e 0171
00120a eaec
00120b e0f8
00120c 940e 04ce                 	DISPLAY1 strlavawin1
00120e ef04
00120f 2e30
001210 e002
001211 930f
001212 923f
001213 e300
001214 2e30
001215 e006
001216 943a
001217 f7f1
001218 943a
001219 950a
00121a f7d9
00121b 903f
00121c 910f
00121d 943a
00121e f791
00121f 950a
001220 f781
001221 e22d
001222 e065
001223 940e 05e5
001225 e329
001226 940e 05e5
001228 e22d
001229 940e 05e5
00122b e329
00122c 940e 05e5                 	CORRECT_SONG
00122e 9493                      	inc c1
00122f 940c 1275                 	jmp task3
                                 lost2a:
001231 940e 0171
001233 ece8
001234 e0f8
001235 940e 04ce                 	DISPLAY1 strlavalost
001237 ef04
001238 2e30
001239 e002
00123a 930f
00123b 923f
00123c e300
00123d 2e30
00123e e006
00123f 943a
001240 f7f1
001241 943a
001242 950a
001243 f7d9
001244 903f
001245 910f
001246 943a
001247 f791
001248 950a
001249 f781
00124a ec21
00124b e16e
00124c 940e 05e5
00124e ec21
00124f 940e 05e5                 	INCORRECT_SONG
001251 940c 1275                 	jmp task3
                                 lost2b:
001253 940e 0171
001255 ede8
001256 e0f8
001257 940e 04ce                 	DISPLAY1 strlavahot
001259 ef04
00125a 2e30
00125b e002
00125c 930f
00125d 923f
00125e e300
00125f 2e30
001260 e006
001261 943a
001262 f7f1
001263 943a
001264 950a
001265 f7d9
001266 903f
001267 910f
001268 943a
001269 f791
00126a 950a
00126b f781
00126c ec21
00126d e16e
00126e 940e 05e5
001270 ec21
001271 940e 05e5                 	INCORRECT_SONG
001273 940c 1275                 	jmp task3
                                 task3:
001275 940e 0171
001277 e9ee
001278 e0f8
001279 940e 04ce                 	DISPLAY1 strlava5
00127b ed00
00127c 2e30
00127d e008
00127e 930f
00127f 923f
001280 e300
001281 2e30
001282 e006
001283 943a
001284 f7f1
001285 943a
001286 950a
001287 f7d9
001288 903f
001289 910f
00128a 943a
00128b f791
00128c 950a
00128d f781                      	WAIT_MS 2000
                                  ; add at least 1C
00128e 940e 065a                 	call reset_wire
001290 196c                      	sub b0, d0 ;compare final value with intial one
001291 097d                      	sbc b1, d1
001292 e120                      	ldi a0, 0x10 ; 0x0010 = +1 degree. Goal to reach
001293 e030                      	ldi a1, 0x00
001294 1762                      	cp b0, a0
001295 0773                      	cpc b1, a1
001296 f14a                      	brmi lost3
                                 win3:
001297 940e 0171
001299 eaec
00129a e0f8
00129b 940e 04ce                 	DISPLAY1 strlavawin1
00129d ef04
00129e 2e30
00129f e002
0012a0 930f
0012a1 923f
0012a2 e300
0012a3 2e30
0012a4 e006
0012a5 943a
0012a6 f7f1
0012a7 943a
0012a8 950a
0012a9 f7d9
0012aa 903f
0012ab 910f
0012ac 943a
0012ad f791
0012ae 950a
0012af f781
0012b0 e22d
0012b1 e065
0012b2 940e 05e5
0012b4 e329
0012b5 940e 05e5
0012b7 e22d
0012b8 940e 05e5
0012ba e329
0012bb 940e 05e5                 	CORRECT_SONG
0012bd 9493                      	inc c1
0012be 940c 12e2                 	jmp end_game
                                 lost3:
0012c0 940e 0171
0012c2 ece8
0012c3 e0f8
0012c4 940e 04ce                 	DISPLAY1 strlavalost
0012c6 ef04
0012c7 2e30
0012c8 e002
0012c9 930f
0012ca 923f
0012cb e300
0012cc 2e30
0012cd e006
0012ce 943a
0012cf f7f1
0012d0 943a
0012d1 950a
0012d2 f7d9
0012d3 903f
0012d4 910f
0012d5 943a
0012d6 f791
0012d7 950a
0012d8 f781
0012d9 ec21
0012da e16e
0012db 940e 05e5
0012dd ec21
0012de 940e 05e5                 	INCORRECT_SONG
0012e0 940c 12e2                 	jmp end_game
                                 end_game:
0012e2 e002                      	ldi w, 0x02
0012e3 1690                      	cp c1, w
0012e4 f410                      	brsh lava_won
0012e5 940c 1372                 	jmp lava_lost
                                 lava_won:
0012e7 940e 0171
0012e9 eaec
0012ea e0f8
0012eb 940e 04ce
0012ed ebe6
0012ee e0f8
0012ef e420
0012f0 940e 017d
0012f2 940e 04ce                     DISPLAY2 strlavawin1, strlavawin2
0012f4 e620
0012f5 e560
0012f6 940e 05e5
0012f8 e820
0012f9 e36c
0012fa 940e 05e5
0012fc e620
0012fd e560
0012fe 940e 05e5
001300 e42c
001301 e36c
001302 940e 05e5
001304 e420
001305 e36c
001306 940e 05e5
001308 e320
001309 e36c
00130a 940e 05e5
00130c e226
00130d ea6a
00130e 940e 05e5
001310 e320
001311 ea6a
001312 940e 05e5
001314 e52b
001315 e560
001316 940e 05e5
001318 e729
001319 e36c
00131a 940e 05e5
00131c e52b
00131d e560
00131e 940e 05e5
001320 e428
001321 e36c
001322 940e 05e5
001324 e12e
001325 e36c
001326 940e 05e5
001328 e22d
001329 e36c
00132a 940e 05e5
00132c e224
00132d ea6a
00132e 940e 05e5
001330 e22d
001331 ea6a
001332 940e 05e5
001334 e521
001335 e560
001336 940e 05e5
001338 e62c
001339 e36c
00133a 940e 05e5
00133c e521
00133d e560
00133e 940e 05e5
001340 e420
001341 e36c
001342 940e 05e5
001344 e326
001345 e36c
001346 940e 05e5
001348 e228
001349 ea6a
00134a 940e 05e5
00134c e224
00134d ec68
00134e 940e 05e5                 	CELEBRATE_song
001350 940e 0171
001352 efee
001353 e0f3
001354 940e 04ce
001356 e0e8
001357 e0f4
001358 e420
001359 940e 017d
00135b 940e 04ce                 	DISPLAY2 strclue2a, strclue2b
00135d ea00
00135e 2e30
00135f e100
001360 930f
001361 923f
001362 e300
001363 2e30
001364 e006
001365 943a
001366 f7f1
001367 943a
001368 950a
001369 f7d9
00136a 903f
00136b 910f
00136c 943a
00136d f791
00136e 950a
00136f f781                      	WAIT_MS 4000
001370 940c 06d7                 	jmp main_loop
                                 lava_lost:
001372 940e 0171
001374 e5e6
001375 e0f4
001376 940e 04ce
001378 e6e0
001379 e0f4
00137a e420
00137b 940e 017d
00137d 940e 04ce                 	DISPLAY2 strlose1, strlose2
00137f e323
001380 e560
001381 940e 05e5
001383 e30c
001384 2e30
001385 e001
001386 930f
001387 923f
001388 e300
001389 2e30
00138a e006
00138b 943a
00138c f7f1
00138d 943a
00138e 950a
00138f f7d9
001390 903f
001391 910f
001392 943a
001393 f791
001394 950a
001395 f781
001396 e224
001397 e56a
001398 940e 05e5
00139a e30c
00139b 2e30
00139c e001
00139d 930f
00139e 923f
00139f e300
0013a0 2e30
0013a1 e006
0013a2 943a
0013a3 f7f1
0013a4 943a
0013a5 950a
0013a6 f7d9
0013a7 903f
0013a8 910f
0013a9 943a
0013aa f791
0013ab 950a
0013ac f781
0013ad e224
0013ae e466
0013af 940e 05e5
0013b1 e30c
0013b2 2e30
0013b3 e001
0013b4 930f
0013b5 923f
0013b6 e300
0013b7 2e30
0013b8 e006
0013b9 943a
0013ba f7f1
0013bb 943a
0013bc 950a
0013bd f7d9
0013be 903f
0013bf 910f
0013c0 943a
0013c1 f791
0013c2 950a
0013c3 f781
0013c4 e224
0013c5 e466
0013c6 940e 05e5
0013c8 e30c
0013c9 2e30
0013ca e001
0013cb 930f
0013cc 923f
0013cd e300
0013ce 2e30
0013cf e006
0013d0 943a
0013d1 f7f1
0013d2 943a
0013d3 950a
0013d4 f7d9
0013d5 903f
0013d6 910f
0013d7 943a
0013d8 f791
0013d9 950a
0013da f781
0013db e224
0013dc e466
0013dd 940e 05e5
0013df e226
0013e0 e466
0013e1 940e 05e5
0013e3 e22a
0013e4 e466
0013e5 940e 05e5
0013e7 e320
0013e8 e86c
0013e9 940e 05e5
0013eb eb0c
0013ec 2e30
0013ed e003
0013ee 930f
0013ef 923f
0013f0 e300
0013f1 2e30
0013f2 e006
0013f3 943a
0013f4 f7f1
0013f5 943a
0013f6 950a
0013f7 f7d9
0013f8 903f
0013f9 910f
0013fa 943a
0013fb f791
0013fc 950a
0013fd f781
0013fe e320
0013ff e664
001400 940e 05e5
001402 e420
001403 e664
001404 940e 05e5
001406 e42c
001407 e664
001408 940e 05e5
00140a e326
00140b e664
00140c 940e 05e5
00140e e320
00140f e664
001410 940e 05e5
001412 e326
001413 e664
001414 940e 05e5
001416 e32c
001417 e664
001418 940e 05e5
00141a e326
00141b e664
00141c 940e 05e5
00141e e32c
00141f e664
001420 940e 05e5
001422 e420
001423 e560
001424 940e 05e5
001426 e428
001427 e36c
001428 940e 05e5
00142a e420
00142b e966
00142c 940e 05e5                 	LOSE_SONG
00142e 940c 06d7                 	jmp main_loop
                                 
                                 
                                 dance:
                                 sequence1:
001430 940e 0171
001432 e6e2
001433 e0f3
001434 940e 04ce
001436 e9e4
001437 e0f3
001438 e420
001439 940e 017d
00143b 940e 04ce                 	DISPLAY2 strwelcome, strdance
00143d ed00
00143e 2e30
00143f e008
001440 930f
001441 923f
001442 e300
001443 2e30
001444 e006
001445 943a
001446 f7f1
001447 943a
001448 950a
001449 f7d9
00144a 903f
00144b 910f
00144c 943a
00144d f791
00144e 950a
00144f f781                      	WAIT_MS 2000
001450 940e 0171
001452 eeea
001453 e0f8
001454 940e 04ce
001456 efea
001457 e0f8
001458 e420
001459 940e 017d
00145b 940e 04ce                 	DISPLAY2 strdance2, strdance3
00145d ed00
00145e 2e30
00145f e008
001460 930f
001461 923f
001462 e300
001463 2e30
001464 e006
001465 943a
001466 f7f1
001467 943a
001468 950a
001469 f7d9
00146a 903f
00146b 910f
00146c 943a
00146d f791
00146e 950a
00146f f781                      	WAIT_MS 2000
001470 940e 0171
001472 e0ea
001473 e0f9
001474 940e 04ce
001476 e1ec
001477 e0f9
001478 e420
001479 940e 017d
00147b 940e 04ce                 	DISPLAY2 strdance4, strdance5
00147d ed00
00147e 2e30
00147f e008
001480 930f
001481 923f
001482 e300
001483 2e30
001484 e006
001485 943a
001486 f7f1
001487 943a
001488 950a
001489 f7d9
00148a 903f
00148b 910f
00148c 943a
00148d f791
00148e 950a
00148f f781                      	WAIT_MS 2000
001490 940e 0171
001492 e2ee
001493 e0f9
001494 940e 04ce
001496 e8ea
001497 e0f9
001498 e420
001499 940e 017d
00149b 940e 04ce                 	DISPLAY2 strdance_game1, strdance_
00149d ed00
00149e 2e30
00149f e008
0014a0 930f
0014a1 923f
0014a2 e300
0014a3 2e30
0014a4 e006
0014a5 943a
0014a6 f7f1
0014a7 943a
0014a8 950a
0014a9 f7d9
0014aa 903f
0014ab 910f
0014ac 943a
0014ad f791
0014ae 950a
0014af f781                      	WAIT_MS 2000
0014b0 940e 015b                 	call LCD_clear
0014b2 e40f
0014b3 2e40
0014b4 e001
0014b5 2e50
0014b6 940e 04d6                 	PRINTF LCD
0014b8 2a2a
0014b9 2a2a
0014ba 2a2a
0014bb 2a2a
0014bc 2a2a
0014bd 2a2a
0014be 2a2a
0014bf 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(436): warning: .cseg .db misalignment - padding zero byte
0014c0 0000                      .db	"****************",0
0014c1 e420
0014c2 940e 017d                 	CA LCD_pos, $40
0014c4 e40f
0014c5 2e40
0014c6 e001
0014c7 2e50
0014c8 940e 04d6                 	PRINTF LCD
0014ca 2a2a
0014cb 2a2a
0014cc 2a2a
0014cd 2a2a
0014ce 2a2a
0014cf 2a2a
0014d0 2a2a
0014d1 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(439): warning: .cseg .db misalignment - padding zero byte
0014d2 0000                      .db	"****************",0
0014d3 e000
0014d4 2e90                      	_LDI c1, 0 ; counter for each game
0014d5 e000
0014d6 2ea0                      	_LDI c2, 0 ; overall counter
0014d7 940e 0113                 	call reset_kpd
0014d9 940e 19db                 	call check_reset
0014db 94e8
0014dc e4e0
0014dd e0f9
0014de 95c8
0014df 1520
0014e0 f409
0014e1 9468                      	COMPARE game1answer1, a0
0014e2 f40e                      	brtc PC+2
0014e3 9493                      	inc c1
0014e4 e420
0014e5 940e 017d                 	CA LCD_pos, $40
0014e7 e40f
0014e8 2e40
0014e9 e001
0014ea 2e50
0014eb 940e 04d6                 	PRINTF LCD
0014ed 2a2a
0014ee 2a2a
0014ef 2a2a
0014f0 1685
0014f1 2a2a
0014f2 2a2a
0014f3 2a2a
0014f4 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(449): warning: .cseg .db misalignment - padding zero byte
0014f5 0000                      .db	"******",FSTR,b,"********",0
0014f6 e427
0014f7 940e 017d                 	CA LCD_pos, $47 
0014f9 940e 0113                 	call reset_kpd
0014fb 940e 19db                 	call check_reset
0014fd 94e8
0014fe e4e2
0014ff e0f9
001500 95c8
001501 1520
001502 f409
001503 9468                      	COMPARE game1answer2, a0
001504 f40e                      	brtc PC+2
001505 9493                      	inc c1
001506 e40f
001507 2e40
001508 e001
001509 2e50
00150a 940e 04d6                 	PRINTF LCD
00150c 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(457): warning: .cseg .db misalignment - padding zero byte
00150d 0000                      .db	FSTR,b,0
00150e e428
00150f 940e 017d                 	CA LCD_pos, $48 
001511 940e 0113                 	call reset_kpd
001513 940e 19db                 	call check_reset
001515 94e8
001516 e4e4
001517 e0f9
001518 95c8
001519 1520
00151a f409
00151b 9468                      	COMPARE game1answer3, a0
00151c f40e                      	brtc PC+2
00151d 9493                      	inc c1
00151e e40f
00151f 2e40
001520 e001
001521 2e50
001522 940e 04d6                 	PRINTF LCD
001524 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(465): warning: .cseg .db misalignment - padding zero byte
001525 0000                      .db	FSTR,b,0
001526 ed00
001527 2e30
001528 e008
001529 930f
00152a 923f
00152b e300
00152c 2e30
00152d e006
00152e 943a
00152f f7f1
001530 943a
001531 950a
001532 f7d9
001533 903f
001534 910f
001535 943a
001536 f791
001537 950a
001538 f781                      	WAIT_MS 2000
001539 e003
00153a 1690                      	_CPI c1, 3
00153b f411                      	brne lose_1
00153c 940c 1559                 	jmp win_1
                                 lose_1:
00153e 940e 0171
001540 eaee
001541 e0f3
001542 940e 04ce                 	DISPLAY1 strfalse
001544 ed00
001545 2e30
001546 e008
001547 930f
001548 923f
001549 e300
00154a 2e30
00154b e006
00154c 943a
00154d f7f1
00154e 943a
00154f 950a
001550 f7d9
001551 903f
001552 910f
001553 943a
001554 f791
001555 950a
001556 f781                      	WAIT_MS 2000
001557 940c 1575                 	jmp sequence2
                                 win_1:
001559 940e 0171
00155b eae4
00155c e0f3
00155d 940e 04ce                 	DISPLAY1 strcorrect
00155f ed00
001560 2e30
001561 e008
001562 930f
001563 923f
001564 e300
001565 2e30
001566 e006
001567 943a
001568 f7f1
001569 943a
00156a 950a
00156b f7d9
00156c 903f
00156d 910f
00156e 943a
00156f f791
001570 950a
001571 f781                      	WAIT_MS 2000
001572 94a3                      	inc c2
001573 940c 1575                 	jmp sequence2
                                 sequence2:
001575 e000
001576 2e90                      	_LDI c1, 0 ; counter for each game
001577 940e 0171
001579 e0ea
00157a e0f9
00157b 940e 04ce
00157d e1ec
00157e e0f9
00157f e420
001580 940e 017d
001582 940e 04ce                 	DISPLAY2 strdance4, strdance5
001584 ed00
001585 2e30
001586 e008
001587 930f
001588 923f
001589 e300
00158a 2e30
00158b e006
00158c 943a
00158d f7f1
00158e 943a
00158f 950a
001590 f7d9
001591 903f
001592 910f
001593 943a
001594 f791
001595 950a
001596 f781                      	WAIT_MS 2000
001597 940e 0171
001599 e4e6
00159a e0f9
00159b 940e 04ce
00159d e8ea
00159e e0f9
00159f e420
0015a0 940e 017d
0015a2 940e 04ce                 	DISPLAY2 strdance_game2, strdance_
0015a4 ed00
0015a5 2e30
0015a6 e008
0015a7 930f
0015a8 923f
0015a9 e300
0015aa 2e30
0015ab e006
0015ac 943a
0015ad f7f1
0015ae 943a
0015af 950a
0015b0 f7d9
0015b1 903f
0015b2 910f
0015b3 943a
0015b4 f791
0015b5 950a
0015b6 f781                      	WAIT_MS 2000
0015b7 940e 015b                 	call LCD_clear
0015b9 e40f
0015ba 2e40
0015bb e001
0015bc 2e50
0015bd 940e 04d6                 	PRINTF LCD
0015bf 2a2a
0015c0 2a2a
0015c1 2a2a
0015c2 2a2a
0015c3 2a2a
0015c4 2a2a
0015c5 2a2a
0015c6 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(487): warning: .cseg .db misalignment - padding zero byte
0015c7 0000                      .db	"****************",0
0015c8 e420
0015c9 940e 017d                 	CA LCD_pos, $40
0015cb e40f
0015cc 2e40
0015cd e001
0015ce 2e50
0015cf 940e 04d6                 	PRINTF LCD
0015d1 2a2a
0015d2 2a2a
0015d3 2a2a
0015d4 2a2a
0015d5 2a2a
0015d6 2a2a
0015d7 2a2a
0015d8 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(490): warning: .cseg .db misalignment - padding zero byte
0015d9 0000                      .db	"****************",0
0015da 940e 0113                 	call reset_kpd
0015dc 940e 19db                 	call check_reset
0015de 94e8
0015df e5e8
0015e0 e0f9
0015e1 95c8
0015e2 1520
0015e3 f409
0015e4 9468                      	COMPARE game2answer1, a0
0015e5 f40e                      	brtc PC+2
0015e6 9493                      	inc c1
0015e7 e420
0015e8 940e 017d                 	CA LCD_pos, $40
0015ea e40f
0015eb 2e40
0015ec e001
0015ed 2e50
0015ee 940e 04d6                 	PRINTF LCD
0015f0 2a2a
0015f1 2a2a
0015f2 852a
0015f3 2a16
0015f4 2a2a
0015f5 2a2a
0015f6 2a2a
0015f7 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(498): warning: .cseg .db misalignment - padding zero byte
0015f8 0000                      .db	"*****",FSTR,b,"*********",0
0015f9 e426
0015fa 940e 017d                 	CA LCD_pos, $46
0015fc 940e 0113                 	call reset_kpd
0015fe 940e 19db                 	call check_reset
001600 94e8
001601 e5ea
001602 e0f9
001603 95c8
001604 1520
001605 f409
001606 9468                      	COMPARE game2answer2, a0
001607 f40e                      	brtc PC+2
001608 9493                      	inc c1
001609 e40f
00160a 2e40
00160b e001
00160c 2e50
00160d 940e 04d6                 	PRINTF LCD
00160f 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(506): warning: .cseg .db misalignment - padding zero byte
001610 0000                      .db	FSTR,b,0
001611 e427
001612 940e 017d                 	CA LCD_pos, $47 
001614 940e 0113                 	call reset_kpd
001616 940e 19db                 	call check_reset
001618 94e8
001619 e5ec
00161a e0f9
00161b 95c8
00161c 1520
00161d f409
00161e 9468                      	COMPARE game2answer3, a0
00161f f40e                      	brtc PC+2
001620 9493                      	inc c1
001621 e40f
001622 2e40
001623 e001
001624 2e50
001625 940e 04d6                 	PRINTF LCD
001627 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(514): warning: .cseg .db misalignment - padding zero byte
001628 0000                      .db	FSTR,b,0
001629 e428
00162a 940e 017d                 	CA LCD_pos, $48 
00162c 940e 0113                 	call reset_kpd
00162e 940e 19db                 	call check_reset
001630 94e8
001631 e5ee
001632 e0f9
001633 95c8
001634 1520
001635 f409
001636 9468                      	COMPARE game2answer4, a0
001637 f40e                      	brtc PC+2
001638 9493                      	inc c1
001639 e40f
00163a 2e40
00163b e001
00163c 2e50
00163d 940e 04d6                 	PRINTF LCD
00163f 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(522): warning: .cseg .db misalignment - padding zero byte
001640 0000                      .db	FSTR,b,0
001641 e429
001642 940e 017d                 	CA LCD_pos, $49 
001644 940e 0113                 	call reset_kpd
001646 940e 19db                 	call check_reset
001648 94e8
001649 e6e0
00164a e0f9
00164b 95c8
00164c 1520
00164d f409
00164e 9468                      	COMPARE game2answer5, a0
00164f f40e                      	brtc PC+2
001650 9493                      	inc c1
001651 e40f
001652 2e40
001653 e001
001654 2e50
001655 940e 04d6                 	PRINTF LCD
001657 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(530): warning: .cseg .db misalignment - padding zero byte
001658 0000                      .db	FSTR,b,0
001659 e42a
00165a 940e 017d                 CA LCD_pos, $4a 
00165c 940e 0113                 	call reset_kpd
00165e 940e 19db                 	call check_reset
001660 94e8
001661 e6e2
001662 e0f9
001663 95c8
001664 1520
001665 f409
001666 9468                      	COMPARE game2answer6, a0
001667 f40e                      	brtc PC+2
001668 9493                      	inc c1
001669 e40f
00166a 2e40
00166b e001
00166c 2e50
00166d 940e 04d6                 	PRINTF LCD
00166f 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(538): warning: .cseg .db misalignment - padding zero byte
001670 0000                      .db	FSTR,b,0
001671 ed00
001672 2e30
001673 e008
001674 930f
001675 923f
001676 e300
001677 2e30
001678 e006
001679 943a
00167a f7f1
00167b 943a
00167c 950a
00167d f7d9
00167e 903f
00167f 910f
001680 943a
001681 f791
001682 950a
001683 f781                      	WAIT_MS 2000
001684 e006
001685 1690                      	_CPI c1, 6
001686 f411                      	brne lose_2
001687 940c 16a4                 	jmp win_2
                                 lose_2:
001689 940e 0171
00168b eaee
00168c e0f3
00168d 940e 04ce                 	DISPLAY1 strfalse
00168f ed00
001690 2e30
001691 e008
001692 930f
001693 923f
001694 e300
001695 2e30
001696 e006
001697 943a
001698 f7f1
001699 943a
00169a 950a
00169b f7d9
00169c 903f
00169d 910f
00169e 943a
00169f f791
0016a0 950a
0016a1 f781                      	WAIT_MS 2000
0016a2 940c 16c0                 	jmp sequence3
                                 win_2:
0016a4 940e 0171
0016a6 eae4
0016a7 e0f3
0016a8 940e 04ce                 	DISPLAY1 strcorrect
0016aa ed00
0016ab 2e30
0016ac e008
0016ad 930f
0016ae 923f
0016af e300
0016b0 2e30
0016b1 e006
0016b2 943a
0016b3 f7f1
0016b4 943a
0016b5 950a
0016b6 f7d9
0016b7 903f
0016b8 910f
0016b9 943a
0016ba f791
0016bb 950a
0016bc f781                      	WAIT_MS 2000
0016bd 94a3                      	inc c2
0016be 940c 16c0                 	jmp sequence3
                                 sequence3:
0016c0 e000
0016c1 2e90                      	_LDI c1, 0 ; counter for each game
0016c2 940e 0171
0016c4 e0ea
0016c5 e0f9
0016c6 940e 04ce
0016c8 e1ec
0016c9 e0f9
0016ca e420
0016cb 940e 017d
0016cd 940e 04ce                 	DISPLAY2 strdance4, strdance5
0016cf ed00
0016d0 2e30
0016d1 e008
0016d2 930f
0016d3 923f
0016d4 e300
0016d5 2e30
0016d6 e006
0016d7 943a
0016d8 f7f1
0016d9 943a
0016da 950a
0016db f7d9
0016dc 903f
0016dd 910f
0016de 943a
0016df f791
0016e0 950a
0016e1 f781                      	WAIT_MS 2000
0016e2 940e 0171
0016e4 e6e4
0016e5 e0f9
0016e6 940e 04ce
0016e8 e8ea
0016e9 e0f9
0016ea e420
0016eb 940e 017d
0016ed 940e 04ce                 	DISPLAY2 strdance_game3, strdance_
0016ef ed00
0016f0 2e30
0016f1 e008
0016f2 930f
0016f3 923f
0016f4 e300
0016f5 2e30
0016f6 e006
0016f7 943a
0016f8 f7f1
0016f9 943a
0016fa 950a
0016fb f7d9
0016fc 903f
0016fd 910f
0016fe 943a
0016ff f791
001700 950a
001701 f781                      	WAIT_MS 2000
001702 940e 015b                 	call LCD_clear
001704 e40f
001705 2e40
001706 e001
001707 2e50
001708 940e 04d6                 	PRINTF LCD
00170a 2a2a
00170b 2a2a
00170c 2a2a
00170d 2a2a
00170e 2a2a
00170f 2a2a
001710 2a2a
001711 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(560): warning: .cseg .db misalignment - padding zero byte
001712 0000                      .db	"****************",0
001713 e420
001714 940e 017d                 	CA LCD_pos, $40
001716 e40f
001717 2e40
001718 e001
001719 2e50
00171a 940e 04d6                 	PRINTF LCD
00171c 2a2a
00171d 2a2a
00171e 2a2a
00171f 2a2a
001720 2a2a
001721 2a2a
001722 2a2a
001723 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(563): warning: .cseg .db misalignment - padding zero byte
001724 0000                      .db	"****************",0
001725 940e 0113                 	call reset_kpd
001727 940e 19db                 	call check_reset
001729 94e8
00172a e7e6
00172b e0f9
00172c 95c8
00172d 1520
00172e f409
00172f 9468                      	COMPARE game3answer1, a0
001730 f40e                      	brtc PC+2
001731 9493                      	inc c1
001732 e420
001733 940e 017d                 	CA LCD_pos, $40
001735 e40f
001736 2e40
001737 e001
001738 2e50
001739 940e 04d6                 	PRINTF LCD
00173b 2a2a
00173c 852a
00173d 2a16
00173e 2a2a
00173f 2a2a
001740 2a2a
001741 2a2a
001742 2a2a
001743 002a                      .db	"***",FSTR,b,"************",0
001744 e424
001745 940e 017d                 	CA LCD_pos, $44
001747 940e 0113                 	call reset_kpd
001749 940e 19db                 	call check_reset
00174b 94e8
00174c e7e8
00174d e0f9
00174e 95c8
00174f 1520
001750 f409
001751 9468                      	COMPARE game3answer2, a0
001752 f40e                      	brtc PC+2
001753 9493                      	inc c1
001754 e40f
001755 2e40
001756 e001
001757 2e50
001758 940e 04d6                 	PRINTF LCD
00175a 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(579): warning: .cseg .db misalignment - padding zero byte
00175b 0000                      .db	FSTR,b,0
00175c e425
00175d 940e 017d                 	CA LCD_pos, $45 
00175f 940e 0113                 	call reset_kpd
001761 940e 19db                 	call check_reset
001763 94e8
001764 e7ea
001765 e0f9
001766 95c8
001767 1520
001768 f409
001769 9468                      	COMPARE game3answer3, a0
00176a f40e                      	brtc PC+2
00176b 9493                      	inc c1
00176c e40f
00176d 2e40
00176e e001
00176f 2e50
001770 940e 04d6                 	PRINTF LCD
001772 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(587): warning: .cseg .db misalignment - padding zero byte
001773 0000                      .db	FSTR,b,0
001774 e426
001775 940e 017d                 	CA LCD_pos, $46 
001777 940e 0113                 	call reset_kpd
001779 940e 19db                 	call check_reset
00177b 94e8
00177c e7ec
00177d e0f9
00177e 95c8
00177f 1520
001780 f409
001781 9468                      	COMPARE game3answer4, a0
001782 f40e                      	brtc PC+2
001783 9493                      	inc c1
001784 e40f
001785 2e40
001786 e001
001787 2e50
001788 940e 04d6                 	PRINTF LCD
00178a 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(595): warning: .cseg .db misalignment - padding zero byte
00178b 0000                      .db	FSTR,b,0
00178c e427
00178d 940e 017d                 	CA LCD_pos, $47 
00178f 940e 0113                 	call reset_kpd
001791 940e 19db                 	call check_reset
001793 94e8
001794 e7ee
001795 e0f9
001796 95c8
001797 1520
001798 f409
001799 9468                      	COMPARE game3answer5, a0
00179a f40e                      	brtc PC+2
00179b 9493                      	inc c1
00179c e40f
00179d 2e40
00179e e001
00179f 2e50
0017a0 940e 04d6                 	PRINTF LCD
0017a2 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(603): warning: .cseg .db misalignment - padding zero byte
0017a3 0000                      .db	FSTR,b,0
0017a4 e428
0017a5 940e 017d                 	CA LCD_pos, $48
0017a7 940e 0113                 	call reset_kpd
0017a9 940e 19db                 	call check_reset
0017ab 94e8
0017ac e8e0
0017ad e0f9
0017ae 95c8
0017af 1520
0017b0 f409
0017b1 9468                      	COMPARE game3answer6, a0
0017b2 f40e                      	brtc PC+2
0017b3 9493                      	inc c1
0017b4 e40f
0017b5 2e40
0017b6 e001
0017b7 2e50
0017b8 940e 04d6                 	PRINTF LCD
0017ba 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(611): warning: .cseg .db misalignment - padding zero byte
0017bb 0000                      .db	FSTR,b,0
0017bc e429
0017bd 940e 017d                 	CA LCD_pos, $49 
0017bf 940e 0113                 	call reset_kpd
0017c1 940e 19db                 	call check_reset
0017c3 94e8
0017c4 e8e2
0017c5 e0f9
0017c6 95c8
0017c7 1520
0017c8 f409
0017c9 9468                      	COMPARE game3answer7, a0
0017ca f40e                      	brtc PC+2
0017cb 9493                      	inc c1
0017cc e40f
0017cd 2e40
0017ce e001
0017cf 2e50
0017d0 940e 04d6                 	PRINTF LCD
0017d2 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(619): warning: .cseg .db misalignment - padding zero byte
0017d3 0000                      .db	FSTR,b,0
0017d4 e42a
0017d5 940e 017d                 	CA LCD_pos, $4a
0017d7 940e 0113                 	call reset_kpd
0017d9 940e 19db                 	call check_reset
0017db 94e8
0017dc e8e4
0017dd e0f9
0017de 95c8
0017df 1520
0017e0 f409
0017e1 9468                      	COMPARE game3answer8, a0
0017e2 f40e                      	brtc PC+2
0017e3 9493                      	inc c1
0017e4 e40f
0017e5 2e40
0017e6 e001
0017e7 2e50
0017e8 940e 04d6                 	PRINTF LCD
0017ea 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(627): warning: .cseg .db misalignment - padding zero byte
0017eb 0000                      .db	FSTR,b,0
0017ec e42b
0017ed 940e 017d                 	CA LCD_pos, $4b
0017ef 940e 0113                 	call reset_kpd
0017f1 940e 19db                 	call check_reset
0017f3 94e8
0017f4 e8e6
0017f5 e0f9
0017f6 95c8
0017f7 1520
0017f8 f409
0017f9 9468                      	COMPARE game3answer9, a0
0017fa f40e                      	brtc PC+2
0017fb 9493                      	inc c1
0017fc e40f
0017fd 2e40
0017fe e001
0017ff 2e50
001800 940e 04d6                 	PRINTF LCD
001802 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(635): warning: .cseg .db misalignment - padding zero byte
001803 0000                      .db	FSTR,b,0
001804 e42c
001805 940e 017d                 	CA LCD_pos, $4c
001807 940e 0113                 	call reset_kpd
001809 940e 19db                 	call check_reset
00180b 94e8
00180c e8e8
00180d e0f9
00180e 95c8
00180f 1520
001810 f409
001811 9468                      	COMPARE game3answer10, a0
001812 f40e                      	brtc PC+2
001813 9493                      	inc c1
001814 e40f
001815 2e40
001816 e001
001817 2e50
001818 940e 04d6                 	PRINTF LCD
00181a 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(643): warning: .cseg .db misalignment - padding zero byte
00181b 0000                      .db	FSTR,b,0
00181c ed00
00181d 2e30
00181e e008
00181f 930f
001820 923f
001821 e300
001822 2e30
001823 e006
001824 943a
001825 f7f1
001826 943a
001827 950a
001828 f7d9
001829 903f
00182a 910f
00182b 943a
00182c f791
00182d 950a
00182e f781                      	WAIT_MS 2000
00182f e00a
001830 1690                      	_CPI c1, 10
001831 f411                      	brne lose_3
001832 940c 184f                 	jmp win_3
                                 lose_3:
001834 940e 0171
001836 eaee
001837 e0f3
001838 940e 04ce                 	DISPLAY1 strfalse
00183a ed00
00183b 2e30
00183c e008
00183d 930f
00183e 923f
00183f e300
001840 2e30
001841 e006
001842 943a
001843 f7f1
001844 943a
001845 950a
001846 f7d9
001847 903f
001848 910f
001849 943a
00184a f791
00184b 950a
00184c f781                      	WAIT_MS 2000
00184d 940c 186b                 	jmp final_keypad
                                 win_3:
00184f 940e 0171
001851 eae4
001852 e0f3
001853 940e 04ce                 	DISPLAY1 strcorrect
001855 ed00
001856 2e30
001857 e008
001858 930f
001859 923f
00185a e300
00185b 2e30
00185c e006
00185d 943a
00185e f7f1
00185f 943a
001860 950a
001861 f7d9
001862 903f
001863 910f
001864 943a
001865 f791
001866 950a
001867 f781                      	WAIT_MS 2000
001868 94a3                      	inc c2
001869 940c 186b                 	jmp final_keypad
                                 final_keypad:
00186b e002
00186c 16a0                      	_CPI c2, 2
00186d f410                      	brsh keypad_won
00186e 940c 18fb                 	jmp keypad_lost
                                 keypad_won:
001870 940e 0171
001872 e3ee
001873 e0f4
001874 940e 04ce
001876 e4ee
001877 e0f4
001878 e420
001879 940e 017d
00187b 940e 04ce                     DISPLAY2 strwin1, strwin2
00187d e620
00187e e560
00187f 940e 05e5
001881 e820
001882 e36c
001883 940e 05e5
001885 e620
001886 e560
001887 940e 05e5
001889 e42c
00188a e36c
00188b 940e 05e5
00188d e420
00188e e36c
00188f 940e 05e5
001891 e320
001892 e36c
001893 940e 05e5
001895 e226
001896 ea6a
001897 940e 05e5
001899 e320
00189a ea6a
00189b 940e 05e5
00189d e52b
00189e e560
00189f 940e 05e5
0018a1 e729
0018a2 e36c
0018a3 940e 05e5
0018a5 e52b
0018a6 e560
0018a7 940e 05e5
0018a9 e428
0018aa e36c
0018ab 940e 05e5
0018ad e12e
0018ae e36c
0018af 940e 05e5
0018b1 e22d
0018b2 e36c
0018b3 940e 05e5
0018b5 e224
0018b6 ea6a
0018b7 940e 05e5
0018b9 e22d
0018ba ea6a
0018bb 940e 05e5
0018bd e521
0018be e560
0018bf 940e 05e5
0018c1 e62c
0018c2 e36c
0018c3 940e 05e5
0018c5 e521
0018c6 e560
0018c7 940e 05e5
0018c9 e420
0018ca e36c
0018cb 940e 05e5
0018cd e326
0018ce e36c
0018cf 940e 05e5
0018d1 e228
0018d2 ea6a
0018d3 940e 05e5
0018d5 e224
0018d6 ec68
0018d7 940e 05e5                 	CELEBRATE_song
0018d9 940e 0171
0018db e1e6
0018dc e0f4
0018dd 940e 04ce
0018df e2e8
0018e0 e0f4
0018e1 e420
0018e2 940e 017d
0018e4 940e 04ce                 	DISPLAY2 strclue3, strclue3b
0018e6 ea00
0018e7 2e30
0018e8 e100
0018e9 930f
0018ea 923f
0018eb e300
0018ec 2e30
0018ed e006
0018ee 943a
0018ef f7f1
0018f0 943a
0018f1 950a
0018f2 f7d9
0018f3 903f
0018f4 910f
0018f5 943a
0018f6 f791
0018f7 950a
0018f8 f781                      	WAIT_MS 4000
0018f9 940c 06d7                 	jmp main_loop
                                 keypad_lost:
0018fb 940e 0171
0018fd e5e6
0018fe e0f4
0018ff 940e 04ce
001901 e6e0
001902 e0f4
001903 e420
001904 940e 017d
001906 940e 04ce                 	DISPLAY2 strlose1, strlose2
001908 e323
001909 e560
00190a 940e 05e5
00190c e30c
00190d 2e30
00190e e001
00190f 930f
001910 923f
001911 e300
001912 2e30
001913 e006
001914 943a
001915 f7f1
001916 943a
001917 950a
001918 f7d9
001919 903f
00191a 910f
00191b 943a
00191c f791
00191d 950a
00191e f781
00191f e224
001920 e56a
001921 940e 05e5
001923 e30c
001924 2e30
001925 e001
001926 930f
001927 923f
001928 e300
001929 2e30
00192a e006
00192b 943a
00192c f7f1
00192d 943a
00192e 950a
00192f f7d9
001930 903f
001931 910f
001932 943a
001933 f791
001934 950a
001935 f781
001936 e224
001937 e466
001938 940e 05e5
00193a e30c
00193b 2e30
00193c e001
00193d 930f
00193e 923f
00193f e300
001940 2e30
001941 e006
001942 943a
001943 f7f1
001944 943a
001945 950a
001946 f7d9
001947 903f
001948 910f
001949 943a
00194a f791
00194b 950a
00194c f781
00194d e224
00194e e466
00194f 940e 05e5
001951 e30c
001952 2e30
001953 e001
001954 930f
001955 923f
001956 e300
001957 2e30
001958 e006
001959 943a
00195a f7f1
00195b 943a
00195c 950a
00195d f7d9
00195e 903f
00195f 910f
001960 943a
001961 f791
001962 950a
001963 f781
001964 e224
001965 e466
001966 940e 05e5
001968 e226
001969 e466
00196a 940e 05e5
00196c e22a
00196d e466
00196e 940e 05e5
001970 e320
001971 e86c
001972 940e 05e5
001974 eb0c
001975 2e30
001976 e003
001977 930f
001978 923f
001979 e300
00197a 2e30
00197b e006
00197c 943a
00197d f7f1
00197e 943a
00197f 950a
001980 f7d9
001981 903f
001982 910f
001983 943a
001984 f791
001985 950a
001986 f781
001987 e320
001988 e664
001989 940e 05e5
00198b e420
00198c e664
00198d 940e 05e5
00198f e42c
001990 e664
001991 940e 05e5
001993 e326
001994 e664
001995 940e 05e5
001997 e320
001998 e664
001999 940e 05e5
00199b e326
00199c e664
00199d 940e 05e5
00199f e32c
0019a0 e664
0019a1 940e 05e5
0019a3 e326
0019a4 e664
0019a5 940e 05e5
0019a7 e32c
0019a8 e664
0019a9 940e 05e5
0019ab e420
0019ac e560
0019ad 940e 05e5
0019af e428
0019b0 e36c
0019b1 940e 05e5
0019b3 e420
0019b4 e966
0019b5 940e 05e5                 	LOSE_SONG
0019b7 940c 06d7                 	jmp main_loop
                                 
                                 end:
0019b9 940e 0171
0019bb efe4
0019bc e0f4
0019bd 940e 04ce
0019bf e0e0
0019c0 e0f5
0019c1 e420
0019c2 940e 017d
0019c4 940e 04ce                 	DISPLAY2 str10, str11
0019c6 ed00
0019c7 2e30
0019c8 e008
0019c9 930f
0019ca 923f
0019cb e300
0019cc 2e30
0019cd e006
0019ce 943a
0019cf f7f1
0019d0 943a
0019d1 950a
0019d2 f7d9
0019d3 903f
0019d4 910f
0019d5 943a
0019d6 f791
0019d7 950a
0019d8 f781                      	WAIT_MS 2000
0019d9 940c 06bc                 	jmp reset
                                 
                                 check_reset:
0019db 2e82                      	mov c0, a0
0019dc e108
0019dd 1680                      	_CPI c0, 0x18 ; check if * key pressed
0019de f409                      	brne PC+2
0019df 940c 06bc                 	jmp reset


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
x  :   6 y  :   0 z  :   0 r0 :  43 r1 :   6 r2 :   6 r3 : 653 r4 :  43 
r5 :  43 r6 :   0 r7 :   0 r8 :  12 r9 :  63 r10:  10 r11:   9 r12:  15 
r13:   4 r14:   8 r15:   4 r16:1307 r17:   1 r18: 459 r19:  49 r20:  28 
r21:  36 r22: 276 r23:  38 r24:   8 r25:  16 r26:   3 r27:   3 r28:   0 
r29:   0 r30: 197 r31: 191 
Registers used: 29 out of 35 (82.9%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   6 and   :   4 
andi  :  37 asr   :   2 bclr  :   0 bld   :   2 brbc  :   0 brbs  :   0 
brcc  :   5 brcs  :   0 break :   0 breq  :  51 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   5 
brne  : 465 brpl  :   1 brsh  :   4 brtc  :  38 brts  :  10 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   6 call  : 721 cbi   :   7 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :  55 cls   :   0 
clt   :  34 clv   :   0 clz   :   0 com   :   8 cp    :  46 cpc   :   6 
cpi   :  49 cpse  :   0 dec   : 476 elpm  :   0 eor   :   1 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   1 ijmp  :   1 in    :  10 inc   :  41 
jmp   : 102 ld    :   6 ldd   :   0 ldi   :1388 lds   :   3 lpm   : 117 
lsl   :   1 lsr   :   3 mov   : 366 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   8 or    :   0 ori   :   2 out   :  21 
pop   : 211 push  : 210 rcall :  50 ret   :  35 reti  :   2 rjmp  :  48 
rol   :  10 ror   :  17 sbc   :   9 sbci  :   1 sbi   :   6 sbic  :   0 
sbis  :   1 sbiw  :   0 sbr   :   1 sbrc  :  23 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :  34 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 
sts   :   3 sub   :  19 subi  :  10 swap  :   4 tst   :  15 wdr   :   0 

Instructions used: 62 out of 114 (54.4%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0033c4  11152   2056  13208  131072  10.1%
[.dseg] 0x000100 0x000100      0      0      0    4096   0.0%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 142 warnings
