{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_channel.v@62:72@HdlIdDef", "  output reg dac_enable = 1'b0\n);\n\n  // internal signals\n\n  wire [DATA_PATH_WIDTH*16-1:0] dac_dds_data_s;\n\n  // dac data select\n\n  always @(posedge clk) begin\n    dac_enable <= (dac_data_sel == 4'h2) ? 1'b1 : 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[67, "  wire [DATA_PATH_WIDTH*16-1:0] dac_pat_data_s;\n"], [67, "  generate\n"], [67, "    if (DATA_PATH_WIDTH > 1) begin\n"], [67, "      assign dac_pat_data_s = {DATA_PATH_WIDTH/2{dac_pat_data_1,dac_pat_data_0}};\n"], [67, "    end else begin\n"], [67, "      reg dac_pat_data_sel = 1'b0;\n"], [67, "      always @(posedge clk) begin\n"], [67, "        if (dac_data_sync == 1'b1) begin\n"], [67, "          dac_pat_data_sel <= 1'b0;\n"], [67, "        end else begin\n"], [67, "          dac_pat_data_sel <= ~dac_pat_data_sel;\n"], [67, "        end\n"], [67, "      end\n"], [67, "      assign dac_pat_data_s = dac_pat_data_sel == 1'b0 ?\n"], [67, "        dac_pat_data_0 : dac_pat_data_1;\n"], [67, "    end\n"], [67, "  endgenerate\n"]]}}