{"vcs1":{"timestamp_begin":1769501447.737670367, "rt":6.18, "ut":5.91, "st":0.17}}
{"vcselab":{"timestamp_begin":1769501453.970408584, "rt":0.31, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769501454.322915720, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769501447.481390132}
{"VCS_COMP_START_TIME": 1769501447.481390132}
{"VCS_COMP_END_TIME": 1769501454.597253669}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350104}}
{"vcselab": {"peak_mem": 173708}}
