// Seed: 2705587597
module module_0 (
    input tri id_0
);
  assign id_2[1 : 1] = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2,
    input uwire id_3,
    output wand id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wire id_7,
    input tri id_8,
    output uwire id_9,
    input wire id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15
);
  reg id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27;
  module_0(
      id_0
  );
  always begin
    id_19 <= id_21;
  end
  assign id_23 = id_17 - id_15;
endmodule
