Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Nov 27 22:57:43 2016
| Host         : DESKTOP-RR277SV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file basys3_wrapper_timing_summary_routed.rpt -rpx basys3_wrapper_timing_summary_routed.rpx
| Design       : basys3_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_divide_reg[17]/Q (HIGH)

 There are 134 register/latch pins with no clock driven by root clock pin: clk_divide_reg[28]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 368 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.668        0.000                      0                   29        0.252        0.000                      0                   29        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.668        0.000                      0                   29        0.252        0.000                      0                   29        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 clk_divide_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.923ns (27.484%)  route 2.435ns (72.516%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  clk_divide_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_divide_reg[28]/Q
                         net (fo=1, routed)           0.719     6.261    processor_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.357 r  processor_clk_BUFG_inst/O
                         net (fo=135, routed)         1.716     8.074    processor_clk_BUFG
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.445 r  clk_divide_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.445    clk_divide_reg[28]_i_1_n_7
    SLICE_X39Y45         FDRE                                         r  clk_divide_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  clk_divide_reg[28]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.062    15.113    clk_divide_reg[28]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    clk_divide_reg_n_0_[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    clk_divide_reg[0]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    clk_divide_reg[4]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_divide_reg[8]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_divide_reg[12]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_divide_reg[16]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_divide_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[20]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.598 r  clk_divide_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.598    clk_divide_reg[24]_i_1_n_6
    SLICE_X39Y44         FDRE                                         r  clk_divide_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  clk_divide_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_divide_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    clk_divide_reg_n_0_[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    clk_divide_reg[0]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    clk_divide_reg[4]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_divide_reg[8]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_divide_reg[12]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_divide_reg[16]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_divide_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[20]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.577 r  clk_divide_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.577    clk_divide_reg[24]_i_1_n_4
    SLICE_X39Y44         FDRE                                         r  clk_divide_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  clk_divide_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_divide_reg[27]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    clk_divide_reg_n_0_[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    clk_divide_reg[0]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    clk_divide_reg[4]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_divide_reg[8]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_divide_reg[12]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_divide_reg[16]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_divide_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[20]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.503 r  clk_divide_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.503    clk_divide_reg[24]_i_1_n_5
    SLICE_X39Y44         FDRE                                         r  clk_divide_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  clk_divide_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_divide_reg[26]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    clk_divide_reg_n_0_[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    clk_divide_reg[0]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    clk_divide_reg[4]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_divide_reg[8]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_divide_reg[12]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_divide_reg[16]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_divide_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[20]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.487 r  clk_divide_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.487    clk_divide_reg[24]_i_1_n_7
    SLICE_X39Y44         FDRE                                         r  clk_divide_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  clk_divide_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_divide_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    clk_divide_reg_n_0_[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    clk_divide_reg[0]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    clk_divide_reg[4]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_divide_reg[8]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_divide_reg[12]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_divide_reg[16]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.484 r  clk_divide_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.484    clk_divide_reg[20]_i_1_n_6
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_divide_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    clk_divide_reg_n_0_[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    clk_divide_reg[0]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    clk_divide_reg[4]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_divide_reg[8]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_divide_reg[12]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_divide_reg[16]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.463 r  clk_divide_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.463    clk_divide_reg[20]_i_1_n_4
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_divide_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    clk_divide_reg_n_0_[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    clk_divide_reg[0]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    clk_divide_reg[4]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_divide_reg[8]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_divide_reg[12]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_divide_reg[16]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.389 r  clk_divide_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.389    clk_divide_reg[20]_i_1_n_5
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_divide_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    clk_divide_reg_n_0_[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    clk_divide_reg[0]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    clk_divide_reg[4]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_divide_reg[8]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_divide_reg[12]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_divide_reg[16]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.373 r  clk_divide_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.373    clk_divide_reg[20]_i_1_n_7
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_divide_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  7.715    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.480     6.020    clk_divide_reg_n_0_[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.694 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.694    clk_divide_reg[0]_i_1_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.808    clk_divide_reg[4]_i_1_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_divide_reg[8]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_divide_reg[12]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  clk_divide_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.370    clk_divide_reg[16]_i_1_n_6
    SLICE_X39Y42         FDRE                                         r  clk_divide_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  clk_divide_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.062    15.087    clk_divide_reg[17]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  7.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divide_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clk_divide_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_divide_reg[11]/Q
                         net (fo=1, routed)           0.108     1.694    clk_divide_reg_n_0_[11]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  clk_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    clk_divide_reg[8]_i_1_n_4
    SLICE_X39Y40         FDRE                                         r  clk_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clk_divide_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_divide_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divide_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  clk_divide_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_divide_reg[15]/Q
                         net (fo=1, routed)           0.108     1.694    clk_divide_reg_n_0_[15]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  clk_divide_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    clk_divide_reg[12]_i_1_n_4
    SLICE_X39Y41         FDRE                                         r  clk_divide_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  clk_divide_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_divide_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divide_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  clk_divide_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_divide_reg[19]/Q
                         net (fo=1, routed)           0.108     1.694    clk_divide_reg_n_0_[19]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  clk_divide_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    clk_divide_reg[16]_i_1_n_4
    SLICE_X39Y42         FDRE                                         r  clk_divide_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  clk_divide_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_divide_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divide_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_divide_reg[23]/Q
                         net (fo=1, routed)           0.108     1.695    clk_divide_reg_n_0_[23]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk_divide_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_divide_reg[20]_i_1_n_4
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_divide_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divide_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  clk_divide_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_divide_reg[27]/Q
                         net (fo=1, routed)           0.108     1.695    clk_divide_reg_n_0_[27]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk_divide_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_divide_reg[24]_i_1_n_4
    SLICE_X39Y44         FDRE                                         r  clk_divide_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  clk_divide_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_divide_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divide_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_divide_reg[3]/Q
                         net (fo=1, routed)           0.108     1.693    clk_divide_reg_n_0_[3]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  clk_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    clk_divide_reg[0]_i_1_n_4
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  clk_divide_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_divide_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_divide_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clk_divide_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_divide_reg[7]/Q
                         net (fo=1, routed)           0.108     1.693    clk_divide_reg_n_0_[7]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  clk_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    clk_divide_reg[4]_i_1_n_4
    SLICE_X39Y39         FDRE                                         r  clk_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clk_divide_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_divide_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_divide_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  clk_divide_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_divide_reg[12]/Q
                         net (fo=1, routed)           0.105     1.691    clk_divide_reg_n_0_[12]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  clk_divide_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    clk_divide_reg[12]_i_1_n_7
    SLICE_X39Y41         FDRE                                         r  clk_divide_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  clk_divide_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_divide_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_divide_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  clk_divide_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_divide_reg[16]/Q
                         net (fo=1, routed)           0.105     1.691    clk_divide_reg_n_0_[16]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  clk_divide_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    clk_divide_reg[16]_i_1_n_7
    SLICE_X39Y42         FDRE                                         r  clk_divide_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  clk_divide_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_divide_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_divide_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_divide_reg[20]/Q
                         net (fo=1, routed)           0.105     1.692    clk_divide_reg_n_0_[20]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  clk_divide_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    clk_divide_reg[20]_i_1_n_7
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  clk_divide_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_divide_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y38   clk_divide_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y40   clk_divide_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y40   clk_divide_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y41   clk_divide_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y41   clk_divide_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y41   clk_divide_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y41   clk_divide_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   clk_divide_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   clk_divide_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk_divide_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk_divide_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk_divide_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk_divide_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_divide_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_divide_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_divide_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_divide_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clk_divide_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   clk_divide_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   clk_divide_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   clk_divide_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y40   clk_divide_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y40   clk_divide_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y40   clk_divide_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y40   clk_divide_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   clk_divide_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   clk_divide_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   clk_divide_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   clk_divide_reg[13]/C



