// Seed: 1249270995
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_3)
  );
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  reg id_2;
  always
    if (1'b0) begin
      id_2 <= id_2;
    end else id_1 = 1;
  always id_1 <= ~{1'b0{1'h0}} * id_2;
  wire id_3;
  module_0(
      id_3, id_3, id_3
  );
endmodule
