

#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 instances converted, 23 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0002       Clock12MHz_ibuf_gb_io     SB_GB_IO               15         ClockVGA       
=============================================================================================
============================================== Gated/Generated Clocks ==============================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation             
--------------------------------------------------------------------------------------------------------------------
@K:CKID0001       ClockVGA            SB_DFFR                23         Pixel               Inferred clock from port
====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

