Analysis & Synthesis report for readout_card_stratix_iii
Fri Aug 21 13:06:58 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc|mimic_state
 10. State Machine - |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state
 11. State Machine - |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state
 12. State Machine - |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state
 13. State Machine - |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|current_state
 14. State Machine - |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|ctrl_ps
 15. State Machine - |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state
 16. State Machine - |readout_card_stratix_iii|id_thermo:i_id_thermo|wb_ps
 17. State Machine - |readout_card_stratix_iii|id_thermo:i_id_thermo|ctrl_ps
 18. State Machine - |readout_card_stratix_iii|id_thermo:i_id_thermo|one_wire_master:master|pres_state
 19. State Machine - |readout_card_stratix_iii|leds:i_LED|pres_state
 20. State Machine - |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_core:ftc|current_state
 21. State Machine - |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state
 22. State Machine - |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi|current_state
 23. State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|pres_state
 24. State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state
 25. State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state
 26. State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state
 27. State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state
 28. State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state
 29. Registers Protected by Synthesis
 30. Registers Removed During Synthesis
 31. Removed Registers Triggering Further Register Optimizations
 32. General Register Statistics
 33. Inverted Register Statistics
 34. Multiplexer Restructuring Statistics (No Restructuring Performed)
 35. Source assignments for adc_pll_stratix_iii:i_adc_pll|altpll:altpll_component|adc_pll_stratix_iii_altpll:auto_generated
 36. Source assignments for adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component
 37. Source assignments for adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component|adc_serdes_lvds_rx:auto_generated
 38. Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component
 39. Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated
 40. Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_i57:rdptr_g1p
 41. Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_ejc:wrptr_g1p
 42. Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_djc:wrptr_gp
 43. Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|altsyncram_0j31:fifo_ram
 44. Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_jc8:rs_dgwp
 45. Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_jc8:rs_dgwp|dffpipe_dd9:dffpipe6
 46. Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_kc8:ws_dgrp
 47. Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_ed9:dffpipe9
 48. Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_k4c1:auto_generated
 49. Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer
 50. Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer
 51. Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_k4c1:auto_generated
 52. Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer
 53. Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer
 54. Source assignments for dispatch:i_dispatch|altsyncram:buf|altsyncram_4vl3:auto_generated
 55. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst
 56. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|dpram_t661:FIFOram|altsyncram_r4m1:altsyncram1
 57. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst
 58. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio
 59. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad
 60. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad
 61. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad
 62. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad
 63. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad
 64. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad
 65. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad
 66. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad
 67. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip
 68. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad
 69. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad
 70. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad
 71. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad
 72. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad
 73. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad
 74. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad
 75. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad
 76. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip
 77. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated
 78. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated
 79. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp
 80. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst
 81. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1
 82. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1
 83. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1
 84. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1
 85. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1
 86. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1
 87. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_psu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_psu_instance1
 88. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1
 89. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1
 90. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated
 91. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated
 92. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk
 93. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated
 94. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_bji:altpll_dyn_phase_le2
 95. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_cji:altpll_dyn_phase_le4
 96. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_dji:altpll_dyn_phase_le5
 97. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_eji:altpll_dyn_phase_le6
 98. Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc
 99. Source assignments for micron_ctrl_example_driver:driver
100. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
101. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
102. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_96p3:auto_generated
103. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter
104. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter
105. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter
106. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter
107. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
108. Source assignments for sld_hub:sld_hub_inst
109. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
110. Parameter Settings for User Entity Instance: rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component
111. Parameter Settings for User Entity Instance: adc_pll_stratix_iii:i_adc_pll|altpll:altpll_component
112. Parameter Settings for User Entity Instance: adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component
113. Parameter Settings for User Entity Instance: flipflop_112:i_adc_serdes_flipflop3|lpm_ff:lpm_ff_component
114. Parameter Settings for User Entity Instance: dispatch:i_dispatch
115. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver
116. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx
117. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter
118. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample
119. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer
120. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component
121. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc
122. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0
123. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1
124. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|binary_counter:word_counter
125. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter
126. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer
127. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage
128. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer
129. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer
130. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer
131. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter
132. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer
133. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage
134. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer
135. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer
136. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer
137. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc
138. Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|binary_counter:word_counter
139. Parameter Settings for User Entity Instance: dispatch:i_dispatch|reg:hdr0
140. Parameter Settings for User Entity Instance: dispatch:i_dispatch|reg:hdr1
141. Parameter Settings for User Entity Instance: dispatch:i_dispatch|altsyncram:buf
142. Parameter Settings for User Entity Instance: frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg
143. Parameter Settings for User Entity Instance: frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg
144. Parameter Settings for User Entity Instance: frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg
145. Parameter Settings for User Entity Instance: frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg
146. Parameter Settings for User Entity Instance: frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg
147. Parameter Settings for User Entity Instance: all_cards:i_all_cards
148. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:0:all_cards_reg
149. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:1:all_cards_reg
150. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:2:all_cards_reg
151. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg
152. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg
153. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg
154. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg
155. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg
156. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg
157. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg
158. Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg
159. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|one_wire_master:master
160. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|one_wire_master:master|shift_reg:tx_data_reg
161. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|one_wire_master:master|shift_reg:rx_data_reg
162. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|one_wire_master:master|binary_counter:bit_counter
163. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|one_wire_master:master|binary_counter:timer_counter
164. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|counter:byte_counter
165. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data0
166. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data1
167. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data2
168. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data3
169. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data4
170. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data5
171. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:thermo_data0
172. Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:thermo_data1
173. Parameter Settings for User Entity Instance: fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:tx_addr_reg
174. Parameter Settings for User Entity Instance: fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:rx_data_reg
175. Parameter Settings for User Entity Instance: fpga_thermo:i_fpga_thermo|reg:thermo_data
176. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst
177. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if
178. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo
179. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf
180. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo
181. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man
182. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block
183. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer
184. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer
185. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer
186. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer
187. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst
188. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio
189. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad
190. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad
191. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad
192. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad
193. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad
194. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad
195. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad
196. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad
197. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad
198. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip
199. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op
200. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op
201. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad
202. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad
203. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad
204. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad
205. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad
206. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad
207. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad
208. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad
209. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad
210. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip
211. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op
212. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op
213. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp
214. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram
215. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp
216. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram
217. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct
218. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp
219. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc
220. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct
221. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct
222. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct
223. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct
224. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct
225. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct
226. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct
227. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct
228. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct
229. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct
230. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct
231. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct
232. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct
233. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct
234. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct
235. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct
236. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct
237. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct
238. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct
239. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct
240. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct
241. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst
242. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1
243. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1
244. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1
245. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
246. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2
247. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
248. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3
249. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1
250. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1
251. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
252. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
253. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2
254. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
255. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3
256. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1
257. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1
258. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
259. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
260. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1
261. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
262. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
263. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1
264. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2
265. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3
266. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4
267. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1
268. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw
269. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1
270. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
271. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
272. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1
273. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
274. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
275. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1
276. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1
277. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1
278. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1
279. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1
280. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
281. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
282. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2
283. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
284. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1
285. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
286. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
287. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2
288. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
289. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1
290. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
291. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2
292. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
293. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3
294. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
295. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1
296. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
297. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_subtracter:\increment_signed_true:alt_mem_phy_subtracter_instance1
298. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:\increment_signed_true:alt_mem_phy_adder_instance1
299. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1
300. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
301. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1
302. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1
303. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
304. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2
305. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
306. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1
307. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
308. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3
309. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1
310. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa
311. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component
312. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa
313. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component
314. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk
315. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component
316. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe
317. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[1].reset_rdp_phy_clk_pipe
318. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:mem_pipe
319. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
320. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:write_clk_pipe
321. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_1x
322. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x
323. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
324. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:resync_clk_2x_pipe
325. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x
326. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x
327. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x
328. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc
329. Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mux:mux
330. Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_0_lfsr_inst
331. Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_1_lfsr_inst
332. Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_2_lfsr_inst
333. Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_3_lfsr_inst
334. Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_4_lfsr_inst
335. Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_5_lfsr_inst
336. Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_6_lfsr_inst
337. Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_7_lfsr_inst
338. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
339. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
340. dcfifo Parameter Settings by Entity Instance
341. scfifo Parameter Settings by Entity Instance
342. SignalTap II Logic Analyzer Settings
343. Analysis & Synthesis INI Usage
344. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-------------------------------+------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Fri Aug 21 13:06:58 2009    ;
; Quartus II Version            ; 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name                 ; readout_card_stratix_iii                 ;
; Top-level Entity Name         ; readout_card_stratix_iii                 ;
; Family                        ; Stratix III                              ;
; Logic utilization             ; N/A                                      ;
;     Combinational ALUTs       ; 4,605                                    ;
;     Memory ALUTs              ; 80                                       ;
;     Dedicated logic registers ; 3,918                                    ;
; Total registers               ; 4042                                     ;
; Total pins                    ; 279                                      ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 123,648                                  ;
; DSP block 18-bit elements     ; 0                                        ;
; Total PLLs                    ; 3                                        ;
; Total DLLs                    ; 1                                        ;
+-------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------+--------------------------+--------------------------+
; Option                                                         ; Setting                  ; Default Value            ;
+----------------------------------------------------------------+--------------------------+--------------------------+
; Device                                                         ; EP3SE50F780C4            ;                          ;
; Top-level entity name                                          ; readout_card_stratix_iii ; readout_card_stratix_iii ;
; Family name                                                    ; Stratix III              ; Stratix II               ;
; Maximum processors allowed for parallel compilation            ; 2                        ;                          ;
; Restructure Multiplexers                                       ; Off                      ; Auto                     ;
; State Machine Processing                                       ; One-Hot                  ; Auto                     ;
; Safe State Machine                                             ; On                       ; Off                      ;
; Remove Redundant Logic Cells                                   ; On                       ; Off                      ;
; Ignore LCELL Buffers                                           ; On                       ; Off                      ;
; Optimization Technique                                         ; Speed                    ; Balanced                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; On                       ; Off                      ;
; Perform gate-level register retiming                           ; On                       ; Off                      ;
; Use Generated Physical Constraints File                        ; Off                      ;                          ;
; Allow Any RAM Size For Recognition                             ; On                       ; Off                      ;
; Allow Any ROM Size For Recognition                             ; On                       ; Off                      ;
; PowerPlay Power Optimization                                   ; Off                      ; Normal compilation       ;
; Use smart compilation                                          ; Off                      ; Off                      ;
; Create Debugging Nodes for IP Cores                            ; Off                      ; Off                      ;
; Preserve fewer node names                                      ; On                       ; On                       ;
; Disable OpenCore Plus hardware evaluation                      ; Off                      ; Off                      ;
; Verilog Version                                                ; Verilog_2001             ; Verilog_2001             ;
; VHDL Version                                                   ; VHDL93                   ; VHDL93                   ;
; Extract Verilog State Machines                                 ; On                       ; On                       ;
; Extract VHDL State Machines                                    ; On                       ; On                       ;
; Ignore Verilog initial constructs                              ; Off                      ; Off                      ;
; Iteration limit for constant Verilog loops                     ; 5000                     ; 5000                     ;
; Iteration limit for non-constant Verilog loops                 ; 250                      ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                       ; On                       ;
; Parallel Synthesis                                             ; Off                      ; Off                      ;
; DSP Block Balancing                                            ; Auto                     ; Auto                     ;
; NOT Gate Push-Back                                             ; On                       ; On                       ;
; Power-Up Don't Care                                            ; On                       ; On                       ;
; Remove Duplicate Registers                                     ; On                       ; On                       ;
; Ignore CARRY Buffers                                           ; Off                      ; Off                      ;
; Ignore CASCADE Buffers                                         ; Off                      ; Off                      ;
; Ignore GLOBAL Buffers                                          ; Off                      ; Off                      ;
; Ignore ROW GLOBAL Buffers                                      ; Off                      ; Off                      ;
; Ignore SOFT Buffers                                            ; On                       ; On                       ;
; Limit AHDL Integers to 32 Bits                                 ; Off                      ; Off                      ;
; Carry Chain Length                                             ; 70                       ; 70                       ;
; Auto Carry Chains                                              ; On                       ; On                       ;
; Auto Open-Drain Pins                                           ; On                       ; On                       ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                       ; On                       ;
; Auto ROM Replacement                                           ; On                       ; On                       ;
; Auto RAM Replacement                                           ; On                       ; On                       ;
; Auto DSP Block Replacement                                     ; On                       ; On                       ;
; Auto Shift Register Replacement                                ; Auto                     ; Auto                     ;
; Auto Clock Enable Replacement                                  ; On                       ; On                       ;
; Strict RAM Replacement                                         ; Off                      ; Off                      ;
; Allow Synchronous Control Signals                              ; On                       ; On                       ;
; Force Use of Synchronous Clear Signals                         ; Off                      ; Off                      ;
; Auto RAM Block Balancing                                       ; On                       ; On                       ;
; Auto RAM to Logic Cell Conversion                              ; Off                      ; Off                      ;
; Auto Resource Sharing                                          ; Off                      ; Off                      ;
; Allow Any Shift Register Size For Recognition                  ; Off                      ; Off                      ;
; Use LogicLock Constraints during Resource Balancing            ; On                       ; On                       ;
; Ignore translate_off and synthesis_off directives              ; Off                      ; Off                      ;
; Timing-Driven Synthesis                                        ; Off                      ; Off                      ;
; Show Parameter Settings Tables in Synthesis Report             ; On                       ; On                       ;
; Ignore Maximum Fan-Out Assignments                             ; Off                      ; Off                      ;
; Synchronization Register Chain Length                          ; 2                        ; 2                        ;
; HDL message level                                              ; Level2                   ; Level2                   ;
; Suppress Register Optimization Related Messages                ; Off                      ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                      ; 100                      ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                      ; 100                      ;
; Clock MUX Protection                                           ; On                       ; On                       ;
; Auto Gated Clock Conversion                                    ; Off                      ; Off                      ;
; Block Design Naming                                            ; Auto                     ; Auto                     ;
; SDC constraint protection                                      ; Off                      ; Off                      ;
; Synthesis Effort                                               ; Auto                     ; Auto                     ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                       ; On                       ;
; Analysis & Synthesis Message Level                             ; Medium                   ; Medium                   ;
+----------------------------------------------------------------+--------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ;
+----------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+
; ../../pll/source/rtl/adc_pll_stratix_iii.vhd                                     ; yes             ; User Wizard-Generated File   ; C:/mce/cards/readout_card/pll/source/rtl/adc_pll_stratix_iii.vhd                                     ;
; ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy.vhd                             ; yes             ; User Wizard-Generated File   ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy.vhd                             ;
; ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_ex_lfsr8.vhd                        ; yes             ; User VHDL File               ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_ex_lfsr8.vhd                        ;
; ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_example_driver.vhd                  ; yes             ; User VHDL File               ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_example_driver.vhd                  ;
; ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy_alt_mem_phy_pll.vhd             ; yes             ; User Wizard-Generated File   ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy_alt_mem_phy_pll.vhd             ;
; ../../ddr2_sdram_ctrl/source/rtl/alt_mem_phy_sequencer.vhd                       ; yes             ; Encrypted Altera IP File     ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/alt_mem_phy_sequencer.vhd                       ;
; ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy_alt_mem_phy.v                   ; yes             ; User Verilog HDL File        ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy_alt_mem_phy.v                   ;
; ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl.vhd                                 ; yes             ; User Wizard-Generated File   ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl.vhd                                 ;
; ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_controller_phy.vhd                  ; yes             ; User VHDL File               ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_controller_phy.vhd                  ;
; ../../../all_cards/leds/source/rtl/leds_pack.vhd                                 ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/leds/source/rtl/leds_pack.vhd                                                 ;
; ../../../library/sys_param/source/rtl/data_types_pack.vhd                        ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/data_types_pack.vhd                                        ;
; ../../../library/sys_param/source/rtl/general_pack.vhd                           ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/general_pack.vhd                                           ;
; ../../../library/sys_param/source/rtl/command_pack.vhd                           ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/command_pack.vhd                                           ;
; ../../../library/sys_param/source/rtl/wishbone_pack.vhd                          ; yes             ; User VHDL File               ; C:/mce/cards/library/sys_param/source/rtl/wishbone_pack.vhd                                          ;
; ../../../all_cards/all_cards/source/rtl/all_cards_pack.vhd                       ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/all_cards/source/rtl/all_cards_pack.vhd                                       ;
; ../source/rtl/readout_card_pack.vhd                                              ; yes             ; User VHDL File               ; C:/mce/cards/readout_card/readout_card/source/rtl/readout_card_pack.vhd                              ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_pack.vhd                 ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd                                 ;
; ../../../library/components/source/rtl/component_pack.vhd                        ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/component_pack.vhd                                        ;
; ../../pll/source/rtl/rc_pll_stratix_iii.vhd                                      ; yes             ; User Wizard-Generated File   ; C:/mce/cards/readout_card/pll/source/rtl/rc_pll_stratix_iii.vhd                                      ;
; ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy_alt_mem_phy_sequencer_wrapper.v ; yes             ; User Verilog HDL File        ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy_alt_mem_phy_sequencer_wrapper.v ;
; ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_auk_ddr_hp_controller_wrapper.v     ; yes             ; User Verilog HDL File        ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_auk_ddr_hp_controller_wrapper.v     ;
; ../../ddr2_sdram_ctrl/source/rtl/auk_ddr_hp_controller.vhd                       ; yes             ; Encrypted Altera IP File     ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/auk_ddr_hp_controller.vhd                       ;
; ../../adc_sample_coadd/source/rtl/adc_serdes.vhd                                 ; yes             ; User Wizard-Generated File   ; C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_serdes.vhd                                 ;
; ../../../all_cards/all_cards/source/rtl/all_cards.vhd                            ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/all_cards/source/rtl/all_cards.vhd                                            ;
; ../../adc_sample_coadd/source/rtl/flipflop_112.vhd                               ; yes             ; User Wizard-Generated File   ; C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/flipflop_112.vhd                               ;
; ../../../library/components/source/rtl/binary_counter.vhd                        ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/binary_counter.vhd                                        ;
; ../../../library/components/source/rtl/one_wire_master.vhd                       ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/one_wire_master.vhd                                       ;
; ../../flux_loop/source/rtl/flux_loop_pack.vhd                                    ; yes             ; User VHDL File               ; C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop_pack.vhd                                    ;
; ../../flux_loop_ctrl/source/rtl/flux_loop_ctrl_pack.vhd                          ; yes             ; User VHDL File               ; C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl_pack.vhd                          ;
; ../../adc_sample_coadd/source/rtl/adc_sample_coadd_pack.vhd                      ; yes             ; User VHDL File               ; C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd_pack.vhd                      ;
; ../../../library/components/source/rtl/smb_master.vhd                            ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/smb_master.vhd                                            ;
; ../../../all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd                        ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd                                        ;
; ../../../library/components/source/rtl/parallel_crc.vhd                          ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/parallel_crc.vhd                                          ;
; ../source/rtl/readout_card_stratix_iii.vhd                                       ; yes             ; User VHDL File               ; C:/mce/cards/readout_card/readout_card/source/rtl/readout_card_stratix_iii.vhd                       ;
; ../../../all_cards/id_thermo/source/rtl/id_thermo.vhd                            ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd                                            ;
; ../../../library/components/source/rtl/fifo.vhd                                  ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/fifo.vhd                                                  ;
; ../../../library/components/source/rtl/us_timer.vhd                              ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/us_timer.vhd                                              ;
; ../../../library/components/source/rtl/shift_reg.vhd                             ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/shift_reg.vhd                                             ;
; ../../../library/components/source/rtl/reg.vhd                                   ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/reg.vhd                                                   ;
; ../../../all_cards/leds/source/rtl/leds.vhd                                      ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/leds/source/rtl/leds.vhd                                                      ;
; ../../../library/components/source/rtl/counter.vhd                               ; yes             ; User VHDL File               ; C:/mce/cards/library/components/source/rtl/counter.vhd                                               ;
; ../../../all_cards/async/source/rtl/lvds_rx.vhd                                  ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/lvds_rx.vhd                                                  ;
; ../../../all_cards/async/source/rtl/lvds_tx.vhd                                  ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/async/source/rtl/lvds_tx.vhd                                                  ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd                  ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd                                  ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing.vhd                      ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd                                      ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_core.vhd                 ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_core.vhd                                 ;
; ../../../all_cards/dispatch/source/rtl/dispatch_wishbone.vhd                     ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd                                     ;
; ../../../all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd                  ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd                                  ;
; ../../../all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd               ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd                               ;
; ../../../all_cards/dispatch/source/rtl/dispatch.vhd                              ; yes             ; User VHDL File               ; C:/mce/cards/all_cards/dispatch/source/rtl/dispatch.vhd                                              ;
; ../../ddr2_sdram_ctrl/source/rtl/alt_mem_phy_defines.v                           ; yes             ; Auto-Found Verilog HDL File  ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/alt_mem_phy_defines.v                           ;
; altpll.tdf                                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altpll.tdf                                              ;
; aglobal81.inc                                                                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc                                           ;
; stratix_pll.inc                                                                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratix_pll.inc                                         ;
; stratixii_pll.inc                                                                ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratixii_pll.inc                                       ;
; cycloneii_pll.inc                                                                ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/cycloneii_pll.inc                                       ;
; db/altpll_2bo2.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altpll_2bo2.tdf                          ;
; db/adc_pll_stratix_iii_altpll.v                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/adc_pll_stratix_iii_altpll.v             ;
; altlvds_rx.tdf                                                                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altlvds_rx.tdf                                          ;
; apex20ke_lvds_receiver.inc                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/apex20ke_lvds_receiver.inc                              ;
; apex20ke_pll.inc                                                                 ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/apex20ke_pll.inc                                        ;
; mercury_hssi_receiver.inc                                                        ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/mercury_hssi_receiver.inc                               ;
; mercury_hssi_pll.inc                                                             ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/mercury_hssi_pll.inc                                    ;
; apexii_hsdi_receiver.inc                                                         ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/apexii_hsdi_receiver.inc                                ;
; apexii_pll.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/apexii_pll.inc                                          ;
; stratix_lvds_receiver.inc                                                        ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratix_lvds_receiver.inc                               ;
; stratixgx_lvds_receiver.inc                                                      ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc                             ;
; stratixgx_pll.inc                                                                ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratixgx_pll.inc                                       ;
; stratixii_lvds_receiver.inc                                                      ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc                             ;
; stratixii_clkctrl.inc                                                            ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratixii_clkctrl.inc                                   ;
; altddio_in.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altddio_in.inc                                          ;
; db/adc_serdes_lvds_rx.v                                                          ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/adc_serdes_lvds_rx.v                     ;
; lpm_ff.tdf                                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf                                              ;
; lpm_constant.inc                                                                 ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_constant.inc                                        ;
; dcfifo.tdf                                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/dcfifo.tdf                                              ;
; lpm_counter.inc                                                                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.inc                                         ;
; lpm_add_sub.inc                                                                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;
; altdpram.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altdpram.inc                                            ;
; a_graycounter.inc                                                                ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_graycounter.inc                                       ;
; a_fefifo.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_fefifo.inc                                            ;
; a_gray2bin.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_gray2bin.inc                                          ;
; dffpipe.inc                                                                      ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/dffpipe.inc                                             ;
; alt_sync_fifo.inc                                                                ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_sync_fifo.inc                                       ;
; lpm_compare.inc                                                                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_compare.inc                                         ;
; altsyncram_fifo.inc                                                              ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altsyncram_fifo.inc                                     ;
; db/dcfifo_g9t1.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/dcfifo_g9t1.tdf                          ;
; db/a_graycounter_i57.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/a_graycounter_i57.tdf                    ;
; db/a_graycounter_ejc.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/a_graycounter_ejc.tdf                    ;
; db/a_graycounter_djc.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/a_graycounter_djc.tdf                    ;
; db/altsyncram_0j31.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altsyncram_0j31.tdf                      ;
; db/alt_synch_pipe_jc8.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/alt_synch_pipe_jc8.tdf                   ;
; db/dffpipe_dd9.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/dffpipe_dd9.tdf                          ;
; db/alt_synch_pipe_kc8.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/alt_synch_pipe_kc8.tdf                   ;
; db/dffpipe_ed9.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/dffpipe_ed9.tdf                          ;
; db/cmpr_466.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/cmpr_466.tdf                             ;
; altsyncram.tdf                                                                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf                                          ;
; stratix_ram_block.inc                                                            ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;
; lpm_mux.inc                                                                      ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_mux.inc                                             ;
; lpm_decode.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc                                          ;
; a_rdenreg.inc                                                                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;
; altrom.inc                                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altrom.inc                                              ;
; altram.inc                                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altram.inc                                              ;
; altqpram.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altqpram.inc                                            ;
; db/altsyncram_k4c1.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altsyncram_k4c1.tdf                      ;
; lpm_counter.tdf                                                                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;
; cmpconst.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/cmpconst.inc                                            ;
; dffeea.inc                                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/dffeea.inc                                              ;
; alt_synch_counter.inc                                                            ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_synch_counter.inc                                   ;
; alt_synch_counter_f.inc                                                          ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_synch_counter_f.inc                                 ;
; alt_counter_f10ke.inc                                                            ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.inc                                   ;
; alt_counter_stratix.inc                                                          ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;
; db/cntr_gaj.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/cntr_gaj.tdf                             ;
; db/altsyncram_4vl3.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altsyncram_4vl3.tdf                      ;
; scfifo.tdf                                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/scfifo.tdf                                              ;
; a_regfifo.inc                                                                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_regfifo.inc                                           ;
; a_dpfifo.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_dpfifo.inc                                            ;
; a_i2fifo.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_i2fifo.inc                                            ;
; a_fffifo.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_fffifo.inc                                            ;
; a_f2fifo.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_f2fifo.inc                                            ;
; db/scfifo_g4f1.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/scfifo_g4f1.tdf                          ;
; db/a_dpfifo_dl71.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/a_dpfifo_dl71.tdf                        ;
; db/a_fefifo_66e.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/a_fefifo_66e.tdf                         ;
; db/cntr_5o7.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/cntr_5o7.tdf                             ;
; db/dpram_t661.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/dpram_t661.tdf                           ;
; db/altsyncram_r4m1.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altsyncram_r4m1.tdf                      ;
; db/cntr_pnb.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/cntr_pnb.tdf                             ;
; db/altsyncram_jej1.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altsyncram_jej1.tdf                      ;
; db/altsyncram_nbj1.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altsyncram_nbj1.tdf                      ;
; db/decode_fsa.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/decode_fsa.tdf                           ;
; db/mux_pmb.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/mux_pmb.tdf                              ;
; db/altpll_8pg3.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altpll_8pg3.tdf                          ;
; db/altpll_dyn_phase_le_bji.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altpll_dyn_phase_le_bji.tdf              ;
; db/altpll_dyn_phase_le_cji.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altpll_dyn_phase_le_cji.tdf              ;
; db/altpll_dyn_phase_le_dji.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altpll_dyn_phase_le_dji.tdf              ;
; db/altpll_dyn_phase_le_eji.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altpll_dyn_phase_le_eji.tdf              ;
; sld_signaltap.vhd                                                                ; yes             ; Encrypted Megafunction       ; c:/altera/81/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;
; sld_ela_control.vhd                                                              ; yes             ; Encrypted Megafunction       ; c:/altera/81/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;
; LPM_SHIFTREG.tdf                                                                 ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf                                        ;
; sld_mbpmg.vhd                                                                    ; yes             ; Encrypted Megafunction       ; c:/altera/81/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;
; sld_ela_trigger_flow_mgr.vhd                                                     ; yes             ; Encrypted Megafunction       ; c:/altera/81/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;
; sld_buffer_manager.vhd                                                           ; yes             ; Encrypted Megafunction       ; c:/altera/81/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;
; db/altsyncram_96p3.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/altsyncram_96p3.tdf                      ;
; altdpram.tdf                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altdpram.tdf                                            ;
; memmodes.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/others/maxplus2/memmodes.inc                                          ;
; a_hdffe.inc                                                                      ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_hdffe.inc                                             ;
; alt_le_rden_reg.inc                                                              ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;
; altsyncram.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altsyncram.inc                                          ;
; lpm_mux.tdf                                                                      ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;
; muxlut.inc                                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/muxlut.inc                                              ;
; bypassff.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/bypassff.inc                                            ;
; altshift.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altshift.inc                                            ;
; db/mux_isc.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/mux_isc.tdf                              ;
; lpm_decode.tdf                                                                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;
; declut.inc                                                                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/declut.inc                                              ;
; db/decode_6vf.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/decode_6vf.tdf                           ;
; db/cntr_jgi.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/cntr_jgi.tdf                             ;
; db/cmpr_lgc.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/cmpr_lgc.tdf                             ;
; db/cntr_19j.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/cntr_19j.tdf                             ;
; db/cntr_hgi.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/cntr_hgi.tdf                             ;
; db/cmpr_kgc.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/cmpr_kgc.tdf                             ;
; db/cntr_r2j.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/cntr_r2j.tdf                             ;
; db/cmpr_ggc.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/db/cmpr_ggc.tdf                             ;
; sld_rom_sr.vhd                                                                   ; yes             ; Encrypted Megafunction       ; c:/altera/81/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;
; sld_hub.vhd                                                                      ; yes             ; Encrypted Megafunction       ; c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd                                             ;
+----------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+-----------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                      ; Usage                                                                                 ;
+-----------------------------------------------+---------------------------------------------------------------------------------------+
; Estimated ALUTs Used                          ; 4685                                                                                  ;
;     -- Combinational ALUTs                    ; 4605                                                                                  ;
;     -- Memory ALUTs                           ; 80                                                                                    ;
;     -- LUT_REGs                               ; 0                                                                                     ;
; Dedicated logic registers                     ; 3918                                                                                  ;
;                                               ;                                                                                       ;
; Estimated ALUTs Unavailable                   ; 2248                                                                                  ;
;     -- Due to unpartnered combinational logic ; 728                                                                                   ;
;     -- Due to Memory ALUTs                    ; 1520                                                                                  ;
;                                               ;                                                                                       ;
; Total combinational functions                 ; 4605                                                                                  ;
; Combinational ALUT usage by number of inputs  ;                                                                                       ;
;     -- 7 input functions                      ; 116                                                                                   ;
;     -- 6 input functions                      ; 1101                                                                                  ;
;     -- 5 input functions                      ; 875                                                                                   ;
;     -- 4 input functions                      ; 905                                                                                   ;
;     -- <=3 input functions                    ; 1608                                                                                  ;
;                                               ;                                                                                       ;
; Combinational ALUTs by mode                   ;                                                                                       ;
;     -- normal mode                            ; 3852                                                                                  ;
;     -- extended LUT mode                      ; 116                                                                                   ;
;     -- arithmetic mode                        ; 492                                                                                   ;
;     -- shared arithmetic mode                 ; 145                                                                                   ;
;                                               ;                                                                                       ;
; Estimated ALUT/register pairs used            ; 6472                                                                                  ;
;                                               ;                                                                                       ;
; Total registers                               ; 4042                                                                                  ;
;     -- Dedicated logic registers              ; 3918                                                                                  ;
;     -- I/O registers                          ; 248                                                                                   ;
;     -- LUT_REGs                               ; 0                                                                                     ;
;                                               ;                                                                                       ;
; Memory LAB cells by mode                      ;                                                                                       ;
;     -- 64-address deep                        ; 0                                                                                     ;
;     -- 32-address deep                        ; 80                                                                                    ;
;                                               ;                                                                                       ;
; Estimated ALMs:  partially or completely used ; 3,422                                                                                 ;
;                                               ;                                                                                       ;
; I/O pins                                      ; 279                                                                                   ;
; Total MLAB memory bits                        ; 1280                                                                                  ;
; Total block memory bits                       ; 123648                                                                                ;
; Total PLLs                                    ; 3                                                                                     ;
; Total DLLs                                    ; 1                                                                                     ;
; SERDES receivers                              ; 2                                                                                     ;
; Maximum fan-out node                          ; rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component|altpll_2bo2:auto_generated|clk[0] ;
; Maximum fan-out                               ; 1939                                                                                  ;
; Total fan-out                                 ; 38740                                                                                 ;
; Average fan-out                               ; 4.00                                                                                  ;
+-----------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                             ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |readout_card_stratix_iii                                                                                                                                              ; 4605 (154)        ; 3918 (28)    ; 123648            ; 0            ; 0       ; 0         ; 0         ; 0         ; 279  ; 0            ; |readout_card_stratix_iii                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |adc_pll_stratix_iii:i_adc_pll|                                                                                                                                     ; 1 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|adc_pll_stratix_iii:i_adc_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                                                                                                                                        ; 1 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|adc_pll_stratix_iii:i_adc_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |adc_pll_stratix_iii_altpll:auto_generated|                                                                                                                   ; 1 (1)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|adc_pll_stratix_iii:i_adc_pll|altpll:altpll_component|adc_pll_stratix_iii_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |adc_serdes:i_adc_serdes|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|adc_serdes:i_adc_serdes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |altlvds_rx:altlvds_rx_component|                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |adc_serdes_lvds_rx:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component|adc_serdes_lvds_rx:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |all_cards:i_all_cards|                                                                                                                                             ; 74 (74)           ; 256 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|all_cards:i_all_cards                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |reg:\i_all_cards_bank:10:all_cards_reg|                                                                                                                         ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |reg:\i_all_cards_bank:3:all_cards_reg|                                                                                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |reg:\i_all_cards_bank:4:all_cards_reg|                                                                                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |reg:\i_all_cards_bank:5:all_cards_reg|                                                                                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |reg:\i_all_cards_bank:6:all_cards_reg|                                                                                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |reg:\i_all_cards_bank:7:all_cards_reg|                                                                                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |reg:\i_all_cards_bank:8:all_cards_reg|                                                                                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |reg:\i_all_cards_bank:9:all_cards_reg|                                                                                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |dispatch:i_dispatch|                                                                                                                                               ; 1073 (155)        ; 428 (7)      ; 67072             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altsyncram:buf|                                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 65536             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|altsyncram:buf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_4vl3:auto_generated|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 65536             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|altsyncram:buf|altsyncram_4vl3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |dispatch_cmd_receive:receiver|                                                                                                                                  ; 277 (87)          ; 170 (8)      ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |binary_counter:word_counter|                                                                                                                                 ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|binary_counter:word_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |lvds_rx:cmd_rx|                                                                                                                                              ; 39 (9)            ; 90 (4)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |binary_counter:sample_counter|                                                                                                                            ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                                                  ; 21 (0)            ; 42 (0)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |dcfifo_g9t1:auto_generated|                                                                                                                            ; 21 (4)            ; 42 (10)      ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |a_graycounter_djc:wrptr_gp|                                                                                                                         ; 7 (7)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_djc:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |a_graycounter_i57:rdptr_g1p|                                                                                                                        ; 8 (8)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_i57:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |alt_synch_pipe_jc8:rs_dgwp|                                                                                                                         ; 0 (0)             ; 10 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_jc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                      |dffpipe_dd9:dffpipe6|                                                                                                                            ; 0 (0)             ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_jc8:rs_dgwp|dffpipe_dd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |alt_synch_pipe_kc8:ws_dgrp|                                                                                                                         ; 0 (0)             ; 10 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_kc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                      |dffpipe_ed9:dffpipe9|                                                                                                                            ; 0 (0)             ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_ed9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_0j31:fifo_ram|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|altsyncram_0j31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |cmpr_466:rdempty_eq_comp|                                                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|cmpr_466:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |shift_reg:rx_buffer|                                                                                                                                      ; 1 (1)             ; 33 (33)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |shift_reg:rx_sample|                                                                                                                                      ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |parallel_crc:crc_calc|                                                                                                                                       ; 140 (140)         ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |reg:hdr0|                                                                                                                                                    ; 0 (0)             ; 13 (13)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |reg:hdr1|                                                                                                                                                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |dispatch_reply_transmit:transmitter|                                                                                                                            ; 503 (216)         ; 170 (7)      ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |binary_counter:word_counter|                                                                                                                                 ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|binary_counter:word_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lvds_tx:reply_tx_a|                                                                                                                                          ; 64 (10)           ; 54 (4)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;             |counter:bit_counter|                                                                                                                                      ; 8 (8)             ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |fifo:data_buffer|                                                                                                                                         ; 45 (37)           ; 9 (1)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |altsyncram:fifo_storage|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_k4c1:auto_generated|                                                                                                                     ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_k4c1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |lpm_counter:read_pointer|                                                                                                                              ; 4 (0)             ; 4 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |cntr_gaj:auto_generated|                                                                                                                            ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer|cntr_gaj:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |lpm_counter:write_pointer|                                                                                                                             ; 4 (0)             ; 4 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |cntr_gaj:auto_generated|                                                                                                                            ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer|cntr_gaj:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;             |shift_reg:tx_buffer|                                                                                                                                      ; 1 (1)             ; 34 (34)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |lvds_tx:reply_tx_b|                                                                                                                                          ; 64 (10)           ; 54 (4)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;             |counter:bit_counter|                                                                                                                                      ; 8 (8)             ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |fifo:data_buffer|                                                                                                                                         ; 45 (37)           ; 9 (1)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |altsyncram:fifo_storage|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_k4c1:auto_generated|                                                                                                                     ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_k4c1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |lpm_counter:read_pointer|                                                                                                                              ; 4 (0)             ; 4 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |cntr_gaj:auto_generated|                                                                                                                            ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer|cntr_gaj:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |lpm_counter:write_pointer|                                                                                                                             ; 4 (0)             ; 4 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |cntr_gaj:auto_generated|                                                                                                                            ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer|cntr_gaj:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;             |shift_reg:tx_buffer|                                                                                                                                      ; 1 (1)             ; 34 (34)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |parallel_crc:crc_calc|                                                                                                                                       ; 148 (148)         ; 44 (44)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |dispatch_wishbone:wishbone|                                                                                                                                     ; 138 (99)          ; 52 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_wishbone:wishbone                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |us_timer:wdt|                                                                                                                                                ; 39 (39)           ; 36 (36)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |reg:hdr0|                                                                                                                                                       ; 0 (0)             ; 13 (13)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|reg:hdr0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |reg:hdr1|                                                                                                                                                       ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|dispatch:i_dispatch|reg:hdr1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |fpga_thermo:i_fpga_thermo|                                                                                                                                         ; 183 (53)          ; 139 (8)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |reg:thermo_data|                                                                                                                                                ; 0 (0)             ; 31 (31)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|reg:thermo_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |smb_master:master2|                                                                                                                                             ; 91 (48)           ; 64 (15)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|smb_master:master2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |shift_reg:rx_data_reg|                                                                                                                                       ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:rx_data_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |shift_reg:tx_addr_reg|                                                                                                                                       ; 4 (4)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:tx_addr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |us_timer:smb_timer|                                                                                                                                          ; 39 (39)           ; 36 (36)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|smb_master:master2|us_timer:smb_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |us_timer:timeout_timer|                                                                                                                                         ; 39 (39)           ; 36 (36)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|us_timer:timeout_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |frame_timing:i_frame_timing|                                                                                                                                       ; 210 (0)           ; 369 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|frame_timing:i_frame_timing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |frame_timing_core:ftc|                                                                                                                                          ; 28 (28)           ; 14 (14)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_core:ftc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |frame_timing_wbs:wbi|                                                                                                                                           ; 182 (182)         ; 355 (195)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |reg:address_on_delay_reg|                                                                                                                                    ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |reg:feedback_delay_reg|                                                                                                                                      ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |reg:resync_req_reg|                                                                                                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |reg:sample_delay_reg|                                                                                                                                        ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |reg:sample_num_reg|                                                                                                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |id_thermo:i_id_thermo|                                                                                                                                             ; 120 (46)          ; 113 (18)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |counter:byte_counter|                                                                                                                                           ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|counter:byte_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |one_wire_master:master|                                                                                                                                         ; 70 (43)           ; 45 (8)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|one_wire_master:master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |binary_counter:bit_counter|                                                                                                                                  ; 3 (3)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|one_wire_master:master|binary_counter:bit_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |binary_counter:timer_counter|                                                                                                                                ; 18 (18)           ; 18 (18)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|one_wire_master:master|binary_counter:timer_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |shift_reg:rx_data_reg|                                                                                                                                       ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|one_wire_master:master|shift_reg:rx_data_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |shift_reg:tx_data_reg|                                                                                                                                       ; 6 (6)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|one_wire_master:master|shift_reg:tx_data_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |reg:id_data0|                                                                                                                                                   ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|reg:id_data0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |reg:id_data1|                                                                                                                                                   ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|reg:id_data1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |reg:id_data2|                                                                                                                                                   ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|reg:id_data2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |reg:id_data3|                                                                                                                                                   ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|reg:id_data3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |reg:thermo_data0|                                                                                                                                               ; 0 (0)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|reg:thermo_data0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |reg:thermo_data1|                                                                                                                                               ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|id_thermo:i_id_thermo|reg:thermo_data1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |leds:i_LED|                                                                                                                                                        ; 10 (10)           ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|leds:i_LED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |micron_ctrl:micron_ctrl_inst|                                                                                                                                      ; 2023 (0)          ; 1500 (0)     ; 2304              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|                                                                                                     ; 2023 (0)          ; 1500 (0)     ; 2304              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|                                                                    ; 574 (0)           ; 397 (0)      ; 2304              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |auk_ddr_hp_controller:auk_ddr_hp_controller_inst|                                                                                                         ; 574 (307)         ; 397 (140)    ; 2304              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                |auk_ddr2_hp_init:\g_ddr2_init:init_block|                                                                                                              ; 85 (85)           ; 43 (43)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                |auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|                                                                                                         ; 22 (0)            ; 17 (0)       ; 2304              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |scfifo:wfifo|                                                                                                                                       ; 22 (0)            ; 17 (0)       ; 2304              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                      |scfifo_g4f1:auto_generated|                                                                                                                      ; 22 (0)            ; 17 (0)       ; 2304              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                         |a_dpfifo_dl71:dpfifo|                                                                                                                         ; 22 (0)            ; 17 (0)       ; 2304              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |a_fefifo_66e:fifo_state|                                                                                                                   ; 12 (7)            ; 7 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|a_fefifo_66e:fifo_state                                                                                                                                                                                                                                                                                                      ; work         ;
;                               |cntr_5o7:count_usedw|                                                                                                                   ; 5 (5)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|a_fefifo_66e:fifo_state|cntr_5o7:count_usedw                                                                                                                                                                                                                                                                                 ; work         ;
;                            |cntr_pnb:rd_ptr_count|                                                                                                                     ; 5 (5)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|cntr_pnb:rd_ptr_count                                                                                                                                                                                                                                                                                                        ; work         ;
;                            |cntr_pnb:wr_ptr|                                                                                                                           ; 5 (5)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|cntr_pnb:wr_ptr                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |dpram_t661:FIFOram|                                                                                                                        ; 0 (0)             ; 0 (0)        ; 2304              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|dpram_t661:FIFOram                                                                                                                                                                                                                                                                                                           ; work         ;
;                               |altsyncram_r4m1:altsyncram1|                                                                                                            ; 0 (0)             ; 0 (0)        ; 2304              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|dpram_t661:FIFOram|altsyncram_r4m1:altsyncram1                                                                                                                                                                                                                                                                               ; work         ;
;                |auk_ddr_hp_bank_details:bank_man|                                                                                                                      ; 47 (47)           ; 58 (58)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |auk_ddr_hp_input_buf:in_buf|                                                                                                                           ; 101 (11)          ; 127 (15)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |auk_ddr_hp_custom_fifo:my_fifo|                                                                                                                     ; 90 (90)           ; 112 (112)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |auk_ddr_hp_timers:\g_timers:0:bank_timer|                                                                                                              ; 3 (3)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                |auk_ddr_hp_timers:\g_timers:1:bank_timer|                                                                                                              ; 3 (3)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                |auk_ddr_hp_timers:\g_timers:2:bank_timer|                                                                                                              ; 3 (3)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                |auk_ddr_hp_timers:\g_timers:3:bank_timer|                                                                                                              ; 3 (3)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |micron_ctrl_phy:alt_mem_phy_inst|                                                                                                                            ; 1449 (0)          ; 1103 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|                                                                                             ; 1449 (88)         ; 1103 (91)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|                                                                                               ; 22 (0)            ; 88 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct|                                                                                             ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|                                                                                            ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|                                                                                            ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|                                                                                            ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|                                                                                             ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|                                                                                             ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|                                                                                             ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|                                                                                             ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|                                                                                             ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|                                                                                             ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|                                                                                             ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|                                                                                             ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|                                                                                             ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|                                                                                                 ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|                                                                                                 ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|                                                                                                    ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|                                                                                               ; 2 (2)             ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|                                                                                             ; 1 (1)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|                                                                                       ; 1 (1)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|                                                                                                    ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|                                                                                                     ; 1 (1)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_clk_reset:clk|                                                                                                             ; 17 (16)           ; 52 (33)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|                                                                                                      ; 1 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |altpll:altpll_component|                                                                                                                         ; 1 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                         |altpll_8pg3:auto_generated|                                                                                                                   ; 1 (1)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe|                                                                     ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[1].reset_rdp_phy_clk_pipe|                                                                     ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[1].reset_rdp_phy_clk_pipe                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x|                                                                                            ; 0 (0)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                                                            ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x|                                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x|                                                     ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x|                                                     ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_dp_io:dpio|                                                                                                                ; 0 (0)             ; 16 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|                                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|                                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|                                                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|                                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|                                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_mimic:mmc|                                                                                                                 ; 24 (24)           ; 24 (24)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_mux:mux|                                                                                                                   ; 98 (98)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mux:mux                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|                                                                                                  ; 1 (1)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|                                                                                 ; 36 (27)           ; 30 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                                                    ; 9 (0)             ; 14 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                      |altsyncram_nbj1:auto_generated|                                                                                                                  ; 9 (3)             ; 14 (14)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                         |decode_fsa:wr_decode|                                                                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|decode_fsa:wr_decode                                                                                                                                                                                                                                                                                                                           ; work         ;
;                         |mux_pmb:rd_mux|                                                                                                                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|mux_pmb:rd_mux                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|                                                                                 ; 35 (26)           ; 30 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                                                    ; 9 (0)             ; 14 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                      |altsyncram_nbj1:auto_generated|                                                                                                                  ; 9 (3)             ; 14 (14)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                         |decode_fsa:wr_decode|                                                                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|decode_fsa:wr_decode                                                                                                                                                                                                                                                                                                                           ; work         ;
;                         |mux_pmb:rd_mux|                                                                                                                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|mux_pmb:rd_mux                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|                                                                                     ; 8 (7)             ; 80 (8)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |altsyncram:ram|                                                                                                                                     ; 1 (0)             ; 72 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                      |altsyncram_jej1:auto_generated|                                                                                                                  ; 1 (1)             ; 72 (72)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|                                                                                     ; 10 (9)            ; 82 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |altsyncram:ram|                                                                                                                                     ; 1 (0)             ; 72 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                      |altsyncram_jej1:auto_generated|                                                                                                                  ; 1 (1)             ; 72 (72)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|                                                                                  ; 956 (0)           ; 438 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|                                                                                                   ; 956 (13)          ; 438 (5)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                      |alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1|                                                  ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                                ; work         ;
;                      |alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1|                                            ; 0 (0)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                          ; work         ;
;                      |alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1|                                                                     ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                                                   ; work         ;
;                      |alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|                                                                                                       ; 9 (0)             ; 31 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1                                                                                                                                                                                                                                                                                                                     ; work         ;
;                         |alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1|                                                                                    ; 9 (9)             ; 31 (31)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                           ; work         ;
;                      |alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|            ; 32 (6)            ; 15 (4)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1                                                                                                                                                                                                                          ; work         ;
;                         |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                            ; 26 (12)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                             ; 11 (11)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                          ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                    ; work         ;
;                      |alt_mem_phy_psu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_psu_instance1|            ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_psu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_psu_instance1                                                                                                                                                                                                                          ; work         ;
;                      |alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|            ; 35 (9)            ; 17 (6)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1                                                                                                                                                                                                                          ; work         ;
;                         |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                            ; 12 (6)            ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                             ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                          ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                    ; work         ;
;                         |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                            ; 14 (7)            ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                             ; 6 (6)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                          ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                    ; work         ;
;                      |alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1| ; 489 (451)         ; 171 (145)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1                                                                                                                                                                                                               ; work         ;
;                         |alt_mem_phy_centre_of_data_valid_window:codvw|                                                                                                ; 38 (13)           ; 26 (19)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw                                                                                                                                                                 ; work         ;
;                            |alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|                                                                           ; 25 (5)            ; 7 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1                                                                                                 ; work         ;
;                               |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                      ; 20 (13)           ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                               ; work         ;
;                                  |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                       ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ; work         ;
;                      |alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|          ; 82 (37)           ; 51 (14)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1                                                                                                                                                                                                                        ; work         ;
;                         |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                            ; 12 (6)            ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                      ; work         ;
;                            |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                             ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                        ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                  ; work         ;
;                         |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1|                                              ; 9 (9)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1                                                                                                                        ; work         ;
;                         |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2|                                              ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2                                                                                                                        ; work         ;
;                         |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3|                                              ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3                                                                                                                        ; work         ;
;                         |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4|                                              ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4                                                                                                                        ; work         ;
;                      |alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1|          ; 11 (8)            ; 9 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1                                                                                                                                                                                                                        ; work         ;
;                         |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                            ; 3 (3)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                      ; work         ;
;                      |alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|                                                                                                     ; 19 (10)           ; 14 (8)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1                                                                                                                                                                                                                                                                                                                   ; work         ;
;                         |alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|                                                   ; 4 (3)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1                                                                                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                    ; work         ;
;                         |alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|                                                   ; 5 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2                                                                                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                    ; work         ;
;                      |alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|                                                                                      ; 266 (14)          ; 116 (11)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|                                    ; 103 (51)          ; 47 (35)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1                                                                                                                                                                                          ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                         ; 18 (12)           ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                        ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                          ; 6 (6)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                          ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                         ; 13 (7)            ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                        ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                          ; 6 (6)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                          ; work         ;
;                            |alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|                                                                               ; 7 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1                                                                                                                              ; work         ;
;                               |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                      ; work         ;
;                            |alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|                                                                               ; 7 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2                                                                                                                              ; work         ;
;                               |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                      ; work         ;
;                            |alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3|                                                                               ; 7 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3                                                                                                                              ; work         ;
;                               |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                      ; work         ;
;                         |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                            ; 9 (2)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                                                                                                  ; work         ;
;                            |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                             ; 6 (6)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                         |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                            ; 57 (26)           ; 25 (25)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                                                                                                                                  ; work         ;
;                            |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                             ; 25 (25)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                       ; 6 (6)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                         |alt_mem_phy_counter:alt_mem_phy_counter_instance3|                                                                                            ; 16 (7)            ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3                                                                                                                                                                                                                                                  ; work         ;
;                            |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                             ; 6 (6)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                         |alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|                                                          ; 9 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1                                                                                                                                                                                                                ; work         ;
;                            |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                   ; 9 (9)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                                                                                                        ; work         ;
;                         |alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|                                                                              ; 28 (10)           ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1                                                                                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_adder:\increment_signed_true:alt_mem_phy_adder_instance1|                                                                      ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:\increment_signed_true:alt_mem_phy_adder_instance1                                                                                                                                                               ; work         ;
;                            |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                                      ; work         ;
;                            |alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1|                                ; 9 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1                                                                                                                         ; work         ;
;                               |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                ; 9 (9)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                 ; work         ;
;                         |alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|                                                            ; 30 (15)           ; 14 (14)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1                                                                                                                                                                                                                  ; work         ;
;                            |alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|                                                                               ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1                                                                                                                                                      ; work         ;
;                               |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                                              ; work         ;
;                            |alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|                                                                               ; 7 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2                                                                                                                                                      ; work         ;
;                               |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                                              ; work         ;
;                |micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|                                                                                            ; 154 (154)         ; 164 (164)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |micron_ctrl_example_driver:driver|                                                                                                                                 ; 346 (282)         ; 212 (148)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |micron_ctrl_ex_lfsr8:LFSRGEN_0_lfsr_inst|                                                                                                                       ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_0_lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |micron_ctrl_ex_lfsr8:LFSRGEN_1_lfsr_inst|                                                                                                                       ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_1_lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |micron_ctrl_ex_lfsr8:LFSRGEN_2_lfsr_inst|                                                                                                                       ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_2_lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |micron_ctrl_ex_lfsr8:LFSRGEN_3_lfsr_inst|                                                                                                                       ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_3_lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |micron_ctrl_ex_lfsr8:LFSRGEN_4_lfsr_inst|                                                                                                                       ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_4_lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |micron_ctrl_ex_lfsr8:LFSRGEN_5_lfsr_inst|                                                                                                                       ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_5_lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |micron_ctrl_ex_lfsr8:LFSRGEN_6_lfsr_inst|                                                                                                                       ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_6_lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |micron_ctrl_ex_lfsr8:LFSRGEN_7_lfsr_inst|                                                                                                                       ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_7_lfsr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |rc_pll_stratix_iii:i_rc_pll|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|rc_pll_stratix_iii:i_rc_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altpll_2bo2:auto_generated|                                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component|altpll_2bo2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                                                                              ; 88 (53)           ; 72 (44)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                                        ; 18 (18)           ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                                      ; 17 (17)           ; 19 (19)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                                                    ; 323 (0)           ; 793 (0)      ; 54272             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                                                          ; 323 (9)           ; 793 (238)    ; 54272             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                                                              ; 23 (0)            ; 64 (64)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_decode:wdecoder|                                                                                                                                      ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |decode_6vf:auto_generated|                                                                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |lpm_mux:mux|                                                                                                                                              ; 21 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |mux_isc:auto_generated|                                                                                                                                ; 21 (21)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_isc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                                                             ; 0 (0)             ; 0 (0)        ; 54272             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_96p3:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 54272             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_96p3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                                                                                              ; 0 (0)             ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_shiftreg:status_register|                                                                                                                                ; 17 (17)           ; 17 (17)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                                                                                  ; 63 (63)           ; 59 (59)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |sld_ela_control:ela_control|                                                                                                                                 ; 67 (1)            ; 280 (1)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                                                                                  ; 0 (0)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                                                   ; 53 (0)            ; 264 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                                                                                            ; 0 (0)             ; 159 (159)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                                                        ; 53 (0)            ; 105 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                                                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                                                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                                                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                                                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                                                             ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                                                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                                                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                                                              ; 1 (1)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                                                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                                                              ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                                                            ; 13 (13)           ; 11 (1)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                                               ; 0 (0)             ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                                                            ; 132 (9)           ; 117 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                                                                ; 8 (0)             ; 6 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |cntr_jgi:auto_generated|                                                                                                                               ; 8 (8)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |lpm_counter:read_pointer_counter|                                                                                                                         ; 10 (0)            ; 10 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |cntr_19j:auto_generated|                                                                                                                               ; 10 (10)           ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                                                                                               ; 7 (0)             ; 5 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |cntr_hgi:auto_generated|                                                                                                                               ; 7 (7)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                                                                                  ; 3 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |cntr_r2j:auto_generated|                                                                                                                               ; 3 (3)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                                                                                         ; 21 (21)           ; 21 (21)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                                                                                          ; 53 (53)           ; 53 (53)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                                                                                       ; 21 (21)           ; 21 (21)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                                                                                       ; 12 (12)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                   ; Type      ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------------+--------------+--------------+--------------+--------------+-------+------+
; dispatch:i_dispatch|altsyncram:buf|altsyncram_4vl3:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO      ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|altsyncram_0j31:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO      ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_k4c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                          ; AUTO      ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_k4c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                          ; AUTO      ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|dpram_t661:FIFOram|altsyncram_r4m1:altsyncram1|ALTSYNCRAM ; AUTO      ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_96p3:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; M9K block ; Simple Dual Port ; 1024         ; 53           ; 1024         ; 53           ; 54272 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                    ; IP Include File                                                          ;
+--------+----------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Altera ; DDR2 High Performance Controller ; 8.1     ; Nov 2008     ; Licensed     ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst                                                                                             ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl.vhd     ;
; Altera ; altmemphy                        ; 8.1     ; Nov 2008     ; Licensed     ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst ; C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy.vhd ;
+--------+----------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc|mimic_state ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; mimic_state.011 ; mimic_state.010 ; mimic_state.001 ; mimic_state.000 ; mimic_state.100                                                                                                                                                                         ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mimic_state.000 ; 0               ; 0               ; 0               ; 0               ; 0                                                                                                                                                                                       ;
; mimic_state.001 ; 0               ; 0               ; 1               ; 1               ; 0                                                                                                                                                                                       ;
; mimic_state.010 ; 0               ; 1               ; 0               ; 1               ; 0                                                                                                                                                                                       ;
; mimic_state.011 ; 1               ; 0               ; 0               ; 1               ; 0                                                                                                                                                                                       ;
; mimic_state.100 ; 0               ; 0               ; 0               ; 1               ; 1                                                                                                                                                                                       ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state ;
+-----------------------------------+--------------+---------------+-----------------------------------+------------------------+-------------------------------+-----------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                              ; state.failed ; state.success ; state.wait_for_pll_to_reconfigure ; state.pll_reconfig_req ; state.check_at_centre_already ; state.calculate_codvw ; state.wait_for_first_valid_phase ; state.reset                                                                                                                                                                                                                                                                      ;
+-----------------------------------+--------------+---------------+-----------------------------------+------------------------+-------------------------------+-----------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.reset                       ; 0            ; 0             ; 0                                 ; 0                      ; 0                             ; 0                     ; 0                                ; 0                                                                                                                                                                                                                                                                                ;
; state.wait_for_first_valid_phase  ; 0            ; 0             ; 0                                 ; 0                      ; 0                             ; 0                     ; 1                                ; 1                                                                                                                                                                                                                                                                                ;
; state.calculate_codvw             ; 0            ; 0             ; 0                                 ; 0                      ; 0                             ; 1                     ; 0                                ; 1                                                                                                                                                                                                                                                                                ;
; state.check_at_centre_already     ; 0            ; 0             ; 0                                 ; 0                      ; 1                             ; 0                     ; 0                                ; 1                                                                                                                                                                                                                                                                                ;
; state.pll_reconfig_req            ; 0            ; 0             ; 0                                 ; 1                      ; 0                             ; 0                     ; 0                                ; 1                                                                                                                                                                                                                                                                                ;
; state.wait_for_pll_to_reconfigure ; 0            ; 0             ; 1                                 ; 0                      ; 0                             ; 0                     ; 0                                ; 1                                                                                                                                                                                                                                                                                ;
; state.success                     ; 0            ; 1             ; 0                                 ; 0                      ; 0                             ; 0                     ; 0                                ; 1                                                                                                                                                                                                                                                                                ;
; state.failed                      ; 1            ; 0             ; 0                                 ; 0                      ; 0                             ; 0                     ; 0                                ; 1                                                                                                                                                                                                                                                                                ;
+-----------------------------------+--------------+---------------+-----------------------------------+------------------------+-------------------------------+-----------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state                                               ;
+-----------------------------+----------------------------+-------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+----------------------------+
; Name                        ; state.s_entering_low_power ; state.s_low_power ; state.s_writing ; state.s_reading ; state.s_holding ; state.s_wait_for_write_data ; state.s_write ; state.s_wait_before_read ; state.s_read ; state.s_activate ; state.s_idle ; state.s_refresh ; state.s_precharge ; state.s_wait_for_init_done ;
+-----------------------------+----------------------------+-------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+----------------------------+
; state.s_wait_for_init_done  ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 0                          ;
; state.s_precharge           ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 1                 ; 1                          ;
; state.s_refresh             ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 1               ; 0                 ; 1                          ;
; state.s_idle                ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 1            ; 0               ; 0                 ; 1                          ;
; state.s_activate            ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 1                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_read                ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 1            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_wait_before_read    ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 1                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_write               ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 1             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_wait_for_write_data ; 0                          ; 0                 ; 0               ; 0               ; 0               ; 1                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_holding             ; 0                          ; 0                 ; 0               ; 0               ; 1               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_reading             ; 0                          ; 0                 ; 0               ; 1               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_writing             ; 0                          ; 0                 ; 1               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_low_power           ; 0                          ; 1                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_entering_low_power  ; 1                          ; 0                 ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
+-----------------------------+----------------------------+-------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+----------------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state                                                                                                                                ;
+------------------------------------+------------------------------+------------------------------------+----------------------------------+-------------------------------+--------------------------------+------------------------------+-------------------------------+-----------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+
; Name                               ; ddr2_init_state.s_init2_done ; ddr2_init_state.s_init2_elmr_ocd_2 ; ddr2_init_state.s_init2_elmr_ocd ; ddr2_init_state.s_init2_lmr_2 ; ddr2_init_state.s_init2_rfsh_2 ; ddr2_init_state.s_init2_rfsh ; ddr2_init_state.s_init2_pch_2 ; ddr2_init_state.s_init2_lmr ; ddr2_init_state.s_init2_elmr ; ddr2_init_state.s_init2_elmr3 ; ddr2_init_state.s_init2_elmr2 ; ddr2_init_state.s_init2_pch ; ddr2_init_state.s_init2_wait ;
+------------------------------------+------------------------------+------------------------------------+----------------------------------+-------------------------------+--------------------------------+------------------------------+-------------------------------+-----------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+
; ddr2_init_state.s_init2_wait       ; 0                            ; 0                                  ; 0                                ; 0                             ; 0                              ; 0                            ; 0                             ; 0                           ; 0                            ; 0                             ; 0                             ; 0                           ; 0                            ;
; ddr2_init_state.s_init2_pch        ; 0                            ; 0                                  ; 0                                ; 0                             ; 0                              ; 0                            ; 0                             ; 0                           ; 0                            ; 0                             ; 0                             ; 1                           ; 1                            ;
; ddr2_init_state.s_init2_elmr2      ; 0                            ; 0                                  ; 0                                ; 0                             ; 0                              ; 0                            ; 0                             ; 0                           ; 0                            ; 0                             ; 1                             ; 0                           ; 1                            ;
; ddr2_init_state.s_init2_elmr3      ; 0                            ; 0                                  ; 0                                ; 0                             ; 0                              ; 0                            ; 0                             ; 0                           ; 0                            ; 1                             ; 0                             ; 0                           ; 1                            ;
; ddr2_init_state.s_init2_elmr       ; 0                            ; 0                                  ; 0                                ; 0                             ; 0                              ; 0                            ; 0                             ; 0                           ; 1                            ; 0                             ; 0                             ; 0                           ; 1                            ;
; ddr2_init_state.s_init2_lmr        ; 0                            ; 0                                  ; 0                                ; 0                             ; 0                              ; 0                            ; 0                             ; 1                           ; 0                            ; 0                             ; 0                             ; 0                           ; 1                            ;
; ddr2_init_state.s_init2_pch_2      ; 0                            ; 0                                  ; 0                                ; 0                             ; 0                              ; 0                            ; 1                             ; 0                           ; 0                            ; 0                             ; 0                             ; 0                           ; 1                            ;
; ddr2_init_state.s_init2_rfsh       ; 0                            ; 0                                  ; 0                                ; 0                             ; 0                              ; 1                            ; 0                             ; 0                           ; 0                            ; 0                             ; 0                             ; 0                           ; 1                            ;
; ddr2_init_state.s_init2_rfsh_2     ; 0                            ; 0                                  ; 0                                ; 0                             ; 1                              ; 0                            ; 0                             ; 0                           ; 0                            ; 0                             ; 0                             ; 0                           ; 1                            ;
; ddr2_init_state.s_init2_lmr_2      ; 0                            ; 0                                  ; 0                                ; 1                             ; 0                              ; 0                            ; 0                             ; 0                           ; 0                            ; 0                             ; 0                             ; 0                           ; 1                            ;
; ddr2_init_state.s_init2_elmr_ocd   ; 0                            ; 0                                  ; 1                                ; 0                             ; 0                              ; 0                            ; 0                             ; 0                           ; 0                            ; 0                             ; 0                             ; 0                           ; 1                            ;
; ddr2_init_state.s_init2_elmr_ocd_2 ; 0                            ; 1                                  ; 0                                ; 0                             ; 0                              ; 0                            ; 0                             ; 0                           ; 0                            ; 0                             ; 0                             ; 0                           ; 1                            ;
; ddr2_init_state.s_init2_done       ; 1                            ; 0                                  ; 0                                ; 0                             ; 0                              ; 0                            ; 0                             ; 0                           ; 0                            ; 0                             ; 0                             ; 0                           ; 1                            ;
+------------------------------------+------------------------------+------------------------------------+----------------------------------+-------------------------------+--------------------------------+------------------------------+-------------------------------+-----------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|current_state ;
+--------------------+------------------+------------------+------------------------+
; Name               ; current_state.RD ; current_state.WR ; current_state.IDLE     ;
+--------------------+------------------+------------------+------------------------+
; current_state.IDLE ; 0                ; 0                ; 0                      ;
; current_state.WR   ; 0                ; 1                ; 1                      ;
; current_state.RD   ; 1                ; 0                ; 1                      ;
+--------------------+------------------+------------------+------------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|ctrl_ps                ;
+--------------------------+-----------------------+--------------------------+--------------+
; Name                     ; ctrl_ps.REGISTER_TEMP ; ctrl_ps.START_SMB_MASTER ; ctrl_ps.IDLE ;
+--------------------------+-----------------------+--------------------------+--------------+
; ctrl_ps.IDLE             ; 0                     ; 0                        ; 0            ;
; ctrl_ps.START_SMB_MASTER ; 0                     ; 1                        ; 1            ;
; ctrl_ps.REGISTER_TEMP    ; 1                     ; 0                        ; 1            ;
+--------------------------+-----------------------+--------------------------+--------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state                                                                                                                                                                 ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+
; Name                       ; pres_state.DONE ; pres_state.STOP_CONDITION ; pres_state.DATA ; pres_state.ACKNOWLEDGE2 ; pres_state.ACKNOWLEDGE ; pres_state.nWRITE ; pres_state.ADDRESS ; pres_state.START_CONDITION ; pres_state.SETTLE_COUNTER ; pres_state.IDLE ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+
; pres_state.IDLE            ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 0               ;
; pres_state.SETTLE_COUNTER  ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 1                         ; 1               ;
; pres_state.START_CONDITION ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 1                          ; 0                         ; 1               ;
; pres_state.ADDRESS         ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 1                  ; 0                          ; 0                         ; 1               ;
; pres_state.nWRITE          ; 0               ; 0                         ; 0               ; 0                       ; 0                      ; 1                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.ACKNOWLEDGE     ; 0               ; 0                         ; 0               ; 0                       ; 1                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.ACKNOWLEDGE2    ; 0               ; 0                         ; 0               ; 1                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.DATA            ; 0               ; 0                         ; 1               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.STOP_CONDITION  ; 0               ; 1                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
; pres_state.DONE            ; 1               ; 0                         ; 0               ; 0                       ; 0                      ; 0                 ; 0                  ; 0                          ; 0                         ; 1               ;
+----------------------------+-----------------+---------------------------+-----------------+-------------------------+------------------------+-------------------+--------------------+----------------------------+---------------------------+-----------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|id_thermo:i_id_thermo|wb_ps              ;
+-----------------+----------------+-----------------+---------------+---------------+
; Name            ; wb_ps.WB_ERROR ; wb_ps.SEND_TEMP ; wb_ps.SEND_ID ; wb_ps.WB_IDLE ;
+-----------------+----------------+-----------------+---------------+---------------+
; wb_ps.WB_IDLE   ; 0              ; 0               ; 0             ; 0             ;
; wb_ps.SEND_ID   ; 0              ; 0               ; 1             ; 1             ;
; wb_ps.SEND_TEMP ; 0              ; 1               ; 0             ; 1             ;
; wb_ps.WB_ERROR  ; 1              ; 0               ; 0             ; 1             ;
+-----------------+----------------+-----------------+---------------+---------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|id_thermo:i_id_thermo|ctrl_ps                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+
; Name                        ; ctrl_ps.SET_VALID_FLAG ; ctrl_ps.GET_TEMP ; ctrl_ps.PHASE3_READ_SCRATCH ; ctrl_ps.PHASE3_SKIP_ROM ; ctrl_ps.PHASE3_INIT ; ctrl_ps.GET_STATUS ; ctrl_ps.PHASE2_CONVERT_T ; ctrl_ps.PHASE2_SKIP_ROM ; ctrl_ps.PHASE2_INIT ; ctrl_ps.GET_ID ; ctrl_ps.PHASE1_READ_ROM ; ctrl_ps.PHASE1_INIT ; ctrl_ps.CTRL_IDLE ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+
; ctrl_ps.CTRL_IDLE           ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 0                 ;
; ctrl_ps.PHASE1_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 1                   ; 1                 ;
; ctrl_ps.PHASE1_READ_ROM     ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 1                       ; 0                   ; 1                 ;
; ctrl_ps.GET_ID              ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 1              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 1                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_SKIP_ROM     ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 1                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE2_CONVERT_T    ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 1                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.GET_STATUS          ; 0                      ; 0                ; 0                           ; 0                       ; 0                   ; 1                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_INIT         ; 0                      ; 0                ; 0                           ; 0                       ; 1                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_SKIP_ROM     ; 0                      ; 0                ; 0                           ; 1                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.PHASE3_READ_SCRATCH ; 0                      ; 0                ; 1                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.GET_TEMP            ; 0                      ; 1                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
; ctrl_ps.SET_VALID_FLAG      ; 1                      ; 0                ; 0                           ; 0                       ; 0                   ; 0                  ; 0                        ; 0                       ; 0                   ; 0              ; 0                       ; 0                   ; 1                 ;
+-----------------------------+------------------------+------------------+-----------------------------+-------------------------+---------------------+--------------------+--------------------------+-------------------------+---------------------+----------------+-------------------------+---------------------+-------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|id_thermo:i_id_thermo|one_wire_master:master|pres_state                                                                                                            ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+
; Name                  ; pres_state.READ_DONE ; pres_state.WRITE_DONE ; pres_state.INIT_DONE ; pres_state.READ_SLOT ; pres_state.WRITE_SLOT ; pres_state.INIT_REPLY ; pres_state.INIT_PULSE ; pres_state.IDLE ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+
; pres_state.IDLE       ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 0               ;
; pres_state.INIT_PULSE ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 1                     ; 1               ;
; pres_state.INIT_REPLY ; 0                    ; 0                     ; 0                    ; 0                    ; 0                     ; 1                     ; 0                     ; 1               ;
; pres_state.WRITE_SLOT ; 0                    ; 0                     ; 0                    ; 0                    ; 1                     ; 0                     ; 0                     ; 1               ;
; pres_state.READ_SLOT  ; 0                    ; 0                     ; 0                    ; 1                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.INIT_DONE  ; 0                    ; 0                     ; 1                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.WRITE_DONE ; 0                    ; 1                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
; pres_state.READ_DONE  ; 1                    ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1               ;
+-----------------------+----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|leds:i_LED|pres_state                                             ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+
; Name                   ; pres_state.DONE ; pres_state.SEND_PACKET ; pres_state.GET_PACKET ; pres_state.IDLE ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+
; pres_state.IDLE        ; 0               ; 0                      ; 0                     ; 0               ;
; pres_state.GET_PACKET  ; 0               ; 0                      ; 1                     ; 1               ;
; pres_state.SEND_PACKET ; 0               ; 1                      ; 0                     ; 1               ;
; pres_state.DONE        ; 1               ; 0                      ; 0                     ; 1               ;
+------------------------+-----------------+------------------------+-----------------------+-----------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_core:ftc|current_state                                                                                                 ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+
; Name                       ; current_state.WAIT_FRM_RST ; current_state.GOT_SYNC ; current_state.GOT_BIT3 ; current_state.GOT_BIT2 ; current_state.GOT_BIT1 ; current_state.GOT_BIT0 ; current_state.IDLE ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+
; current_state.IDLE         ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                  ;
; current_state.GOT_BIT0     ; 0                          ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                  ;
; current_state.GOT_BIT1     ; 0                          ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                  ;
; current_state.GOT_BIT2     ; 0                          ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                  ;
; current_state.GOT_BIT3     ; 0                          ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                  ;
; current_state.GOT_SYNC     ; 0                          ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                  ;
; current_state.WAIT_FRM_RST ; 1                          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                  ;
+----------------------------+----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+--------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state                                                                                                                                                           ;
+-----------------------------------+---------------------------------+----------------------------+-----------------------------------+---------------------------------+----------------------------------+--------------------------------+---------------------------------+
; Name                              ; current_init_win_state.SET_HOLD ; current_init_win_state.SET ; current_init_win_state.RESET_HOLD ; current_init_win_state.RESET_ON ; current_init_win_state.INIT_HOLD ; current_init_win_state.INIT_ON ; current_init_win_state.INIT_OFF ;
+-----------------------------------+---------------------------------+----------------------------+-----------------------------------+---------------------------------+----------------------------------+--------------------------------+---------------------------------+
; current_init_win_state.INIT_OFF   ; 0                               ; 0                          ; 0                                 ; 0                               ; 0                                ; 0                              ; 0                               ;
; current_init_win_state.INIT_ON    ; 0                               ; 0                          ; 0                                 ; 0                               ; 0                                ; 1                              ; 1                               ;
; current_init_win_state.INIT_HOLD  ; 0                               ; 0                          ; 0                                 ; 0                               ; 1                                ; 0                              ; 1                               ;
; current_init_win_state.RESET_ON   ; 0                               ; 0                          ; 0                                 ; 1                               ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.RESET_HOLD ; 0                               ; 0                          ; 1                                 ; 0                               ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.SET        ; 0                               ; 1                          ; 0                                 ; 0                               ; 0                                ; 0                              ; 1                               ;
; current_init_win_state.SET_HOLD   ; 1                               ; 0                          ; 0                                 ; 0                               ; 0                                ; 0                              ; 1                               ;
+-----------------------------------+---------------------------------+----------------------------+-----------------------------------+---------------------------------+----------------------------------+--------------------------------+---------------------------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi|current_state ;
+--------------------+------------------+------------------+-----------------------------------------------+
; Name               ; current_state.RD ; current_state.WR ; current_state.IDLE                            ;
+--------------------+------------------+------------------+-----------------------------------------------+
; current_state.IDLE ; 0                ; 0                ; 0                                             ;
; current_state.WR   ; 0                ; 1                ; 1                                             ;
; current_state.RD   ; 1                ; 0                ; 1                                             ;
+--------------------+------------------+------------------+-----------------------------------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|pres_state                                                    ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+
; Name                  ; pres_state.DUMMY ; pres_state.REPLY ; pres_state.EXECUTE ; pres_state.FETCH ; pres_state.INITIALIZE ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+
; pres_state.INITIALIZE ; 0                ; 0                ; 0                  ; 0                ; 0                     ;
; pres_state.FETCH      ; 0                ; 0                ; 0                  ; 1                ; 1                     ;
; pres_state.EXECUTE    ; 0                ; 0                ; 1                  ; 0                ; 1                     ;
; pres_state.REPLY      ; 0                ; 1                ; 0                  ; 0                ; 1                     ;
; pres_state.DUMMY      ; 1                ; 0                ; 0                  ; 0                ; 1                     ;
+-----------------------+------------------+------------------+--------------------+------------------+-----------------------+


Encoding Type: Safe One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state                           ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+
; Name               ; pres_state.DONE ; pres_state.TX_CRC ; pres_state.TX_DATA ; pres_state.FETCH ; pres_state.TX_HDR ; pres_state.IDLE ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+
; pres_state.IDLE    ; 0               ; 0                 ; 0                  ; 0                ; 0                 ; 0               ;
; pres_state.TX_HDR  ; 0               ; 0                 ; 0                  ; 0                ; 1                 ; 1               ;
; pres_state.FETCH   ; 0               ; 0                 ; 0                  ; 1                ; 0                 ; 1               ;
; pres_state.TX_DATA ; 0               ; 0                 ; 1                  ; 0                ; 0                 ; 1               ;
; pres_state.TX_CRC  ; 0               ; 1                 ; 0                  ; 0                ; 0                 ; 1               ;
; pres_state.DONE    ; 1               ; 0                 ; 0                  ; 0                ; 0                 ; 1               ;
+--------------------+-----------------+-------------------+--------------------+------------------+-------------------+-----------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state ;
+------------------+-----------------+-----------------+------------------+-------------------------------------------------------+
; Name             ; pres_state.DONE ; pres_state.SEND ; pres_state.SETUP ; pres_state.IDLE                                       ;
+------------------+-----------------+-----------------+------------------+-------------------------------------------------------+
; pres_state.IDLE  ; 0               ; 0               ; 0                ; 0                                                     ;
; pres_state.SETUP ; 0               ; 0               ; 1                ; 1                                                     ;
; pres_state.SEND  ; 0               ; 1               ; 0                ; 1                                                     ;
; pres_state.DONE  ; 1               ; 0               ; 0                ; 1                                                     ;
+------------------+-----------------+-----------------+------------------+-------------------------------------------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state ;
+------------------+-----------------+-----------------+------------------+-------------------------------------------------------+
; Name             ; pres_state.DONE ; pres_state.SEND ; pres_state.SETUP ; pres_state.IDLE                                       ;
+------------------+-----------------+-----------------+------------------+-------------------------------------------------------+
; pres_state.IDLE  ; 0               ; 0               ; 0                ; 0                                                     ;
; pres_state.SETUP ; 0               ; 0               ; 1                ; 1                                                     ;
; pres_state.SEND  ; 0               ; 1               ; 0                ; 1                                                     ;
; pres_state.DONE  ; 1               ; 0               ; 0                ; 1                                                     ;
+------------------+-----------------+-----------------+------------------+-------------------------------------------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state                 ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+
; Name                ; pres_state.ERROR ; pres_state.DONE ; pres_state.WB_CYCLE ; pres_state.FETCH ; pres_state.IDLE ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+
; pres_state.IDLE     ; 0                ; 0               ; 0                   ; 0                ; 0               ;
; pres_state.FETCH    ; 0                ; 0               ; 0                   ; 1                ; 1               ;
; pres_state.WB_CYCLE ; 0                ; 0               ; 1                   ; 0                ; 1               ;
; pres_state.DONE     ; 0                ; 1               ; 0                   ; 0                ; 1               ;
; pres_state.ERROR    ; 1                ; 0               ; 0                   ; 0                ; 1               ;
+---------------------+------------------+-----------------+---------------------+------------------+-----------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state                                                                                ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+
; Name                 ; pres_state.DUMMY ; pres_state.DONE ; pres_state.RX_CRC ; pres_state.RX_DATA ; pres_state.PARSE_HDR ; pres_state.RX_HDR1 ; pres_state.RX_HDR0 ; pres_state.IDLE ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+
; pres_state.IDLE      ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 0               ;
; pres_state.RX_HDR0   ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 1                  ; 1               ;
; pres_state.RX_HDR1   ; 0                ; 0               ; 0                 ; 0                  ; 0                    ; 1                  ; 0                  ; 1               ;
; pres_state.PARSE_HDR ; 0                ; 0               ; 0                 ; 0                  ; 1                    ; 0                  ; 0                  ; 1               ;
; pres_state.RX_DATA   ; 0                ; 0               ; 0                 ; 1                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.RX_CRC    ; 0                ; 0               ; 1                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.DONE      ; 0                ; 1               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
; pres_state.DUMMY     ; 1                ; 0               ; 0                 ; 0                  ; 0                    ; 0                  ; 0                  ; 1               ;
+----------------------+------------------+-----------------+-------------------+--------------------+----------------------+--------------------+--------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SEND                                                                                                                                                                                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SEND                                                                                                                                                                                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.ACKNOWLEDGE2                                                                                                                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.DATA                                                                                                                                                                                                                                                                                                                                                                                                                                  ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.ACKNOWLEDGE                                                                                                                                                                                                                                                                                                                                                                                                                           ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.nWRITE                                                                                                                                                                                                                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.ADDRESS                                                                                                                                                                                                                                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.DONE                                                                                                                                                                                                                                                                                                                                                                                                                                  ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                  ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.SETTLE_COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                        ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.START_CONDITION                                                                                                                                                                                                                                                                                                                                                                                                                       ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.STOP_CONDITION                                                                                                                                                                                                                                                                                                                                                                                                                        ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SETUP                                                                                                                                                                                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.DONE                                                                                                                                                                                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SETUP                                                                                                                                                                                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.DONE                                                                                                                                                                                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; leds:i_LED|pres_state.GET_PACKET                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.WB_CYCLE                                                                                                                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.DONE                                                                                                                                                                                                                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|ctrl_ps.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; no                                                               ; yes                                        ;
; leds:i_LED|pres_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; leds:i_LED|pres_state.SEND_PACKET                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; leds:i_LED|pres_state.DONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|pres_state.EXECUTE                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|pres_state.FETCH                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.RX_DATA                                                                                                                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|wb_ps.SEND_TEMP                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|wb_ps.SEND_ID                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.FETCH                                                                                                                                                                                                                                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|pres_state.REPLY                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.DONE                                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.ERROR                                                                                                                                                                                                                                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|wb_ps.WB_ERROR                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|current_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                           ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|current_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|ctrl_ps.REGISTER_TEMP                                                                                                                                                                                                                                                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|ctrl_ps.START_SMB_MASTER                                                                                                                                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; id_thermo:i_id_thermo|one_wire_master:master|pres_state.INIT_PULSE                                                                                                                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|one_wire_master:master|pres_state.READ_SLOT                                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|one_wire_master:master|pres_state.WRITE_SLOT                                                                                                                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm0_1x[1]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm1_1x[1]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm2_1x[1]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm3_1x[1]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm0_1x[0]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm1_1x[0]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm2_1x[0]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dm3_1x[0]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                       ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.FETCH                                                                                                                                                                                                                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.DONE                                                                                                                                                                                                                                                                                                                                                                                                                       ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.TX_CRC                                                                                                                                                                                                                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.TX_DATA                                                                                                                                                                                                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.TX_HDR                                                                                                                                                                                                                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|pres_state.INITIALIZE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|pres_state.DUMMY                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.PARSE_HDR                                                                                                                                                                                                                                                                                                                                                                                                                        ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.DUMMY                                                                                                                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.RX_HDR0                                                                                                                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.RX_HDR1                                                                                                                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.RX_CRC                                                                                                                                                                                                                                                                                                                                                                                                                           ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.GOT_SYNC                                                                                                                                                                                                                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.RESET_HOLD                                                                                                                                                                                                                                                                                                                                                                                                           ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|current_state.WR                                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.INIT_HOLD                                                                                                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.SET_VALID_FLAG                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|wb_ps.WB_IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.GET_ID                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|one_wire_master:master|pres_state.INIT_DONE                                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|one_wire_master:master|pres_state.WRITE_DONE                                                                                                                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|one_wire_master:master|pres_state.READ_DONE                                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|current_state.RD                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|current_state.RD                                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; fpga_thermo:i_fpga_thermo|current_state.WR                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.GET_TEMP                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_ac_sel_drv                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|reset_master_ams                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[0]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[1]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[2]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[3]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[4]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[5]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[6]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[7]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[0]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[1]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[2]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[3]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[4]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[5]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[6]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[7]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[8]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[9]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[10]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[11]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[12]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[13]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[14]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[15]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[8]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[9]                                                                                                                                                                          ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[10]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[11]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[12]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[13]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[14]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[15]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[16]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[17]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[18]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[19]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[20]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[21]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[22]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[23]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[16]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[17]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[18]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[19]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[20]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[21]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[22]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[23]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[24]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[25]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[26]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[27]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[28]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[29]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[30]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[31]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[24]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[25]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[26]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[27]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[28]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[29]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[30]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|dataout_reg[31]                                                                                                                                                                         ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|one_wire_master:master|pres_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                  ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|one_wire_master:master|pres_state.INIT_REPLY                                                                                                                                                                                                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.PHASE1_INIT                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.PHASE2_INIT                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.PHASE3_INIT                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.PHASE1_READ_ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.PHASE2_SKIP_ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.PHASE2_CONVERT_T                                                                                                                                                                                                                                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.PHASE3_SKIP_ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.PHASE3_READ_SCRATCH                                                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.GET_STATUS                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_ctl_sel_drv                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_be_internal_r[3]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_dq_dm_add_2t_delay_drv                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_be_internal_r[7]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_be_internal_r[1]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_be_internal_r[5]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_be_internal_r[2]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_be_internal_r[6]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_be_internal_r[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_be_drv                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_be_internal_r[4]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.GOT_BIT2                                                                                                                                                                                                                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.GOT_BIT0                                                                                                                                                                                                                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.GOT_BIT1                                                                                                                                                                                                                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.INIT_ON                                                                                                                                                                                                                                                                                                                                                                                                              ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.RESET_ON                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.SET                                                                                                                                                                                                                                                                                                                                                                                                                  ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.INIT_OFF                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.SET_HOLD                                                                                                                                                                                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; id_thermo:i_id_thermo|ctrl_ps.CTRL_IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_inc_dec_ccd                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_2r                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_3r                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_2r                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_r                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[1]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[2]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[3]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_oe_l_1x[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_oe_h_1x[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[1]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[1]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[1]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[1]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[2]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[2]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[2]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[2]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[3]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[3]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[3]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[3]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[4]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[4]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[4]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[4]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[5]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[5]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[5]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[5]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[6]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[6]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[6]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[6]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[7]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[7]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[7]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[7]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[8]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[8]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[8]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[8]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_oe_l_1x[1]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata_oe_h_1x[1]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[9]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[9]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[9]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[9]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[10]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[10]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[10]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[10]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[11]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[11]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[11]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[11]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[12]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[12]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[12]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[12]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[13]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[13]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[13]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[13]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[14]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[14]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[14]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[14]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata0_1x[15]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata1_1x[15]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata2_1x[15]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_wdata3_1x[15]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs_oe_l_1x[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs_oe_h_1x[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs_oe_l_1x[1]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs_oe_h_1x[1]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_holding                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_write                                                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_read                                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_precharge                                                                                                                                                                                                                                           ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_idle                                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_elmr_ocd                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_lmr_2                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_rfsh_2                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_elmr                                                                                                                                                                                       ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_elmr3                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_elmr2                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_pch                                                                                                                                                                                        ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_wait                                                                                                                                                                                       ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_lmr                                                                                                                                                                                        ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_pch_2                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_rfsh                                                                                                                                                                                       ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_elmr_ocd_2                                                                                                                                                                                 ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state.s_init2_done                                                                                                                                                                                       ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ccd_pipe[0]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.pll_reconfig_req            ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_r                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_reading                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_before_read                                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_write_data                                                                                                                                                                                                                                 ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_activate                                                                                                                                                                                                                                            ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_init_done                                                                                                                                                                                                                                  ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_refresh                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_writing                                                                                                                                                                                                                                             ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[2]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[3]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[2]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[3]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[2]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[3]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[4]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[5]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[6]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[7]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.check_at_centre_already     ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_pll_to_reconfigure ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[2]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[3]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[2]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[3]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[2]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[3]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[4]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[5]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[6]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[7]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[8]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[9]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[10]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[11]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[12]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[13]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[14]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[15]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[8]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[9]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[10]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[11]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[12]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[13]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[14]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[15]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[16]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[17]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[18]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[19]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[20]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[21]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[22]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[23]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[16]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[17]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[18]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[19]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[20]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[21]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[22]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[23]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[24]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[25]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[26]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[27]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[28]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[29]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[30]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[31]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[24]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[25]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[26]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[27]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[28]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[29]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[30]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|datain_reg[31]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[16]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[16]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[48]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[48]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[32]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[32]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_valid_r[1]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_valid_drv                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_valid_r[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[17]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[17]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[49]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[49]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[33]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[33]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[18]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[18]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[50]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[50]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[2]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[2]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[34]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[34]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[19]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[19]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[51]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[51]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[3]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[3]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[35]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[35]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[20]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[20]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[52]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[52]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[4]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[4]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[36]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[36]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[21]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[21]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[53]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[53]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[5]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[5]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[37]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[37]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[22]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[22]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[54]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[54]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[6]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[6]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[38]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[38]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[23]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[23]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[55]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[55]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[7]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[7]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[39]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[39]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[24]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[24]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[56]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[56]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[8]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[8]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[40]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[40]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[25]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[25]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[57]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[57]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[9]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[9]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[41]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[41]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[26]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[26]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[58]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[58]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[10]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[10]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[42]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[42]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[27]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[27]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[59]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[59]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[11]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[11]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[43]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[43]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[28]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[28]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[60]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[60]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[12]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[12]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[44]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[44]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[29]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[29]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[61]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[61]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[13]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[13]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[45]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[45]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[30]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[30]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[62]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[62]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[14]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[14]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[46]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[46]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[31]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[31]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[63]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[63]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[15]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[15]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_r[47]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_wdata_drv[47]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs0_1x[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs1_1x[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs2_1x[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs3_1x[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_dqs_burst_h_r                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_dqs_burst_l_r                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_dqs_burst_drv[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs0_1x[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs1_1x[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs2_1x[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_dqs3_1x[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.success                     ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.failed                      ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.reset                       ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_first_valid_phase  ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.calculate_codvw             ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ams                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|ctl_mem_dqs[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_dqs_drv[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|ctl_mem_dqs[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_dqs_drv[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|ctl_mem_dqs[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_dqs_drv[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|ctl_mem_dqs[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_dqs_drv[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_dqs_burst_drv[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ccd_pipe[2]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|scan_din_drv[0]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|scan_enable_dqs_config_drv[0]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|scan_update_drv[0]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_rdp_dec_read_lat_1x_drv[0]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_rdp_inc_read_lat_1x_drv[0]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|scan_din_drv[1]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|scan_enable_dqs_config_drv[1]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|scan_update_drv[1]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_rdp_dec_read_lat_1x_drv[1]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_rdp_inc_read_lat_1x_drv[1]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ccd_pipe[1]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_rdp_reset_req_n_drv[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_rdp_reset_req_n_drv[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc|mimic_state.000                                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc|mimic_state.001                                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc|mimic_state.100                                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc|mimic_state.010                                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc|mimic_state.011                                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|dataout_reg[0]                                                                                                                                                     ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|dataout_reg[1]                                                                                                                                                     ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|dataout_reg[0]                                                                                                                                                     ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|dataout_reg[1]                                                                                                                                                     ; no                                                               ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[4]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[5]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[4]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[5]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|datain_reg[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|wraddr_reg[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|wraddr_reg[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|wraddr_reg[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|wraddr_reg[3]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[3]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|datain_reg[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|datain_reg[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|wraddr_reg[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|wraddr_reg[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|wraddr_reg[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|wraddr_reg[3]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|rdaddr_reg[3]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|datain_reg[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfigure_clock_index[3] ; Stuck at GND due to stuck port data_in ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_h_ddio_alt_r                                                                                          ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_del_1x_alt                                                                                            ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_l_r_alt                                                                                               ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_l_ddio_alt_r                                                                                          ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_h_r_alt                                                                                               ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_h_ddio_alt_r                                                                                         ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_del_1x_alt                                                                                           ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_l_r_alt                                                                                              ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_l_ddio_alt_r                                                                                         ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_h_r_alt                                                                                              ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_del_1x                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_del_1x_alt                                                                              ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_h_ddio_alt_r                                                                            ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_h_r_alt                                                                                 ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_l_ddio_alt_r                                                                            ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_l_r_alt                                                                                 ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ctl_ac_h_r                                                                                       ; Stuck at VCC due to stuck port data_in ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_h_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_del_1x_alt                                                                                    ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_l_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_l_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_h_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_h_ddio_alt_r                                                                                    ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_del_1x_alt                                                                                      ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_l_r_alt                                                                                         ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_l_ddio_alt_r                                                                                    ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_h_r_alt                                                                                         ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_h_ddio_alt_r                                                                                         ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_del_1x_alt                                                                                           ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_l_r_alt                                                                                              ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_l_ddio_alt_r                                                                                         ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_h_r_alt                                                                                              ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_h_ddio_alt_r                                                                                      ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_del_1x_alt                                                                                        ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_l_r_alt                                                                                           ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_l_ddio_alt_r                                                                                      ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_h_r_alt                                                                                           ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_h_ddio_alt_r                                                                                      ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_del_1x_alt                                                                                        ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_l_r_alt                                                                                           ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_l_ddio_alt_r                                                                                      ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_h_r_alt                                                                                           ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_h_ddio_alt_r                                                                                 ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_del_1x_alt                                                                                   ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_l_r_alt                                                                                      ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_l_ddio_alt_r                                                                                 ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_h_r_alt                                                                                      ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_h_ddio_alt_r                                                                                 ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_del_1x_alt                                                                                   ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_l_r_alt                                                                                      ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_l_ddio_alt_r                                                                                 ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_h_r_alt                                                                                      ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_h_ddio_alt_r                                                                                 ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_del_1x_alt                                                                                   ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_l_r_alt                                                                                      ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_l_ddio_alt_r                                                                                 ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_h_r_alt                                                                                      ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_h_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_del_1x_alt                                                                                    ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_l_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_l_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_h_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_h_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_del_1x_alt                                                                                    ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_l_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_l_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_h_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_h_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_del_1x_alt                                                                                    ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_l_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_l_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_h_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_h_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_del_1x_alt                                                                                    ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_l_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_l_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_h_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_h_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_del_1x_alt                                                                                    ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_l_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_l_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_h_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_h_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_del_1x_alt                                                                                    ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_l_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_l_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_h_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_h_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_del_1x_alt                                                                                    ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_l_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_l_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_h_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_h_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_del_1x_alt                                                                                    ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_l_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_l_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_h_r_alt                                                                                       ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|ac_h_ddio_alt_r                                                                                  ; Lost fanout                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|ac_del_1x_alt                                                                                    ; Lost fanout                            ;
; Total Number of Removed Registers = 950                                                                                                                                                                                                                                                                                                                                                               ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[127]                                                                           ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[126],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[125],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[124],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[123],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[122],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[121],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[120],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[119],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[118],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[117],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[116],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[115],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[114],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[113],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[112],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[111],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[110],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[109],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[108],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[107],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[106],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[105],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[104],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[103],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[102],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[101],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[100],                                                                     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[99],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[98],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[97],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[96],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[95],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[94],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[93],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[92],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[91],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[90],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[89],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[88],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[87],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[86],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[85],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[84],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[83],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[82],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[81],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[80],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[79],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[78],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[77],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[76],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[75],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[74],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[73],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[72],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[71],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[70],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[69],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[68],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[67],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[66],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[65],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[64],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[63],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[62],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[61],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[60],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[59],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[58],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[57],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[56],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[55],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[54],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[53],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[52],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[51],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[50],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[49],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[48],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[47],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[46],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[45],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[44],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[43],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[42],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[41],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[40],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[39],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[38],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[37],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[36],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[35],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[34],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[33],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[32],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[31],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[30],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[29],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[28],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[27],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[26],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[25],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[24],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[23],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[22],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[21],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[20],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[19],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[18],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[17],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[16],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[15],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[14],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[13],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[12],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[11],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[10],                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[9],                                                                       ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trfc_pipe[8]                                                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][24]                   ; Stuck at GND              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][24],             ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][24],             ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][24],             ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_addr_this_valid[0],                                                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|bank_addr_last_valid[1],                                                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|bank_addr_last_valid[0],                                                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][12],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][11],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][10],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][9],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][8],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][7],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][6],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][5],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][4],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][3],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][2],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][1],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[7][0],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][12],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][11],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][10],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][9],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][8],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][7],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][6],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][5],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][4],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][3],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][2],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][1],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[6][0],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][12],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][11],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][10],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][9],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][8],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][7],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][6],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][5],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][4],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][3],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][2],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][1],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[5][0],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][12],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][11],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][10],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][9],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][8],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][7],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][6],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][5],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][4],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][3],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][2],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][1],                                    ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[4][0]                                     ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_eq_0                                                                        ; Stuck at VCC              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_autopch,                                                                      ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[1],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[1],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[1],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[2],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[2],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[2],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[3],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[3],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[3],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[4],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[4],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[4],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|trp2_pipe[5],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|trp2_pipe[5],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|trp2_pipe[5],                              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|doing_wr_r,                                ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|to_this_bank_r,                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|doing_wr_r,                                ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|doing_wr_r,                                ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|to_this_bank_r,                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|doing_wr_r,                                ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|to_this_bank_r,                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|bank_is_open[7],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|bank_is_open[6],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|bank_is_open[5],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|bank_is_open[4],                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[1],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[1],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[1],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[2],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[2],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[2],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[3],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[3],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[3],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[4],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[4],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[4],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[5],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[5],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[5],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[6],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[6],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[6],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[7],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[7],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[7],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[8],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[8],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[8],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[9],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[9],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[9],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|twr_trp_pipe[10],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|twr_trp_pipe[10],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|twr_trp_pipe[10]                           ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[13]                                ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[12],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[11],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[10],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[9],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[8],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[7],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[6],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[5],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[4],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[3],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[2],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[1],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[0]                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[13]                                ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[12],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[11],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[10],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[9],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[8],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[7],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[6],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[5],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[4],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[3],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[2],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[1],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer|ap_trcd_pipe[0]                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[13]                                ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[12],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[11],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[10],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[9],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[8],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[7],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[6],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[5],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[4],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[3],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[2],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[1],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|ap_trcd_pipe[0]                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[13]                                ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[12],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[11],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[10],                          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[9],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[8],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[7],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[6],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[5],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[4],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[3],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[2],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[1],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[0]                            ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[31]                                                                 ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[29],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[27],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[25],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[23],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[21],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[19],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[17],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[15],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[13],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[11],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[9],                                                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[7]                                                             ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[30]                                                                 ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[28],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[26],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[24],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[22],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[20],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[18],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[16],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[14],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[12],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[10],                                                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct|delay_array[8]                                                             ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_for_wr                                       ; Stuck at GND              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[1],                           ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[2],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[3],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[4],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[5],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[6],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[7],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[8],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[9],                           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|twr_trp_pipe[10]                           ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|powerdn_req                                                                              ; Stuck at GND              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_self_rfsh,                                                                       ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[6],                                                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[5],                                                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[4],                                                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[3],                                                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[2],                                                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[1],                                                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[0],                                                            ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn,                                                                         ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn_r                                                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][26]                   ; Stuck at GND              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][26],             ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][26],             ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][26],             ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_this,                                                                   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_this_valid,                                                             ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|autopch_req_last_valid                                                              ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[5]                                                                             ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[4],                                                                       ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[3],                                                                       ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[2],                                                                       ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[1],                                                                       ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trcd_pipe[0]                                                                        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[5]                                                                              ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[4],                                                                        ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[3],                                                                        ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[2],                                                                        ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[1],                                                                        ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|trp_pipe[0]                                                                         ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[3][0]                    ; Stuck at GND              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][0],              ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][0],              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][0],              ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|col_addr_this[0]                                                                    ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_h_ddio_alt_r               ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_del_1x_alt,           ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_l_r_alt               ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|ac_h_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|ac_del_1x_alt,   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|ac_l_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_h_ddio_alt_r              ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_del_1x_alt,          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_l_r_alt              ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_h_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_del_1x_alt,   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_l_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct|ac_h_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct|ac_del_1x_alt,   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct|ac_l_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_req                                                                            ; Stuck at GND              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|self_rfsh_exit_count[7],                                                            ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|in_powerdn_r2                                                                       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_h_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_del_1x_alt,   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_l_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[0]                                                                      ; Stuck at GND              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[1],                                                                ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[2]                                                                 ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_h_ddio_alt_r         ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_del_1x_alt,     ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_l_r_alt         ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_h_ddio_alt_r      ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_del_1x_alt,  ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_l_r_alt      ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_h_ddio_alt_r              ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_del_1x_alt,          ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_l_r_alt              ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cs_addr_this[0]                                                                          ; Stuck at GND              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|to_this_chip[0],                                                                    ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|in_this_bank_r[2]                                  ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_h_ddio_alt_r           ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_del_1x_alt,       ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_l_r_alt           ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_h_ddio_alt_r           ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_del_1x_alt,       ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_l_r_alt           ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_h_ddio_alt_r      ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_del_1x_alt,  ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_l_r_alt      ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_h_ddio_alt_r      ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_del_1x_alt,  ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_l_r_alt      ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_h_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_del_1x_alt,   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_l_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_h_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_del_1x_alt,   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_l_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_h_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_del_1x_alt,   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_l_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_h_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_del_1x_alt,   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_l_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_h_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_del_1x_alt,   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_l_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_h_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_del_1x_alt,   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_l_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_h_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_del_1x_alt,   ;
;                                                                                                                                                                                                                                                                                                                            ;                           ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_l_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_l_ddio_alt_r               ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_h_r_alt               ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_l_ddio_alt_r              ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_h_r_alt              ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_del_1x_alt   ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_l_r_alt ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_h_ddio_alt_r ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_h_r_alt ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_l_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_h_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_l_ddio_alt_r              ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_h_r_alt              ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_eq_1                                                                        ; Stuck at GND              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_trcd                                                                    ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_l_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_h_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_bcount_le_1                                                                        ; Stuck at VCC              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|time_writes_cl_pipe[1]                                                              ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_l_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_h_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|ac_l_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|ac_h_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_l_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_h_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_l_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_h_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct|ac_l_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct|ac_h_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_l_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_h_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_l_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_h_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_l_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_h_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_l_ddio_alt_r       ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_h_r_alt       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[0]                                    ; Stuck at VCC              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer|trp2_pipe[1]                               ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_for_wr                                       ; Stuck at GND              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|to_this_bank_r                             ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_l_ddio_alt_r      ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_h_r_alt      ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:tx_addr_reg|reg[0]                                                                                                                                                                                                                                                  ; Stuck at GND              ; fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:tx_addr_reg|reg[1]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_l_ddio_alt_r      ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_h_r_alt      ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_l_ddio_alt_r         ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_h_r_alt         ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_l_ddio_alt_r      ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_h_r_alt      ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_l_ddio_alt_r           ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_h_r_alt           ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_l_ddio_alt_r           ; Lost Fanouts              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_h_r_alt           ;
; micron_ctrl_example_driver:driver|col_addr[0]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; micron_ctrl_example_driver:driver|state[4]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; micron_ctrl_example_driver:driver|test_incomplete_writes                                                                                                                                                                                                                                                                   ; Stuck at GND              ; micron_ctrl_example_driver:driver|test_incomplete_writes_mode                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[16]                                                                                                                                                                                                                                                       ; Stuck at GND              ; dispatch:i_dispatch|reg:hdr0|reg_o[16]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[14]                                                                                                                                                                                                                                                       ; Stuck at GND              ; dispatch:i_dispatch|reg:hdr0|reg_o[14]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[20]                                                                                                                                                                                                                                                       ; Stuck at GND              ; dispatch:i_dispatch|reg:hdr0|reg_o[20]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[26]                                                                                                                                                                                                                                                       ; Stuck at GND              ; dispatch:i_dispatch|reg:hdr0|reg_o[26]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[12]                                                                                                                                                                                                                                                       ; Stuck at GND              ; dispatch:i_dispatch|reg:hdr0|reg_o[12]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[22]                                                                                                                                                                                                                                                       ; Stuck at GND              ; dispatch:i_dispatch|reg:hdr0|reg_o[22]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[18]                                                                                                                                                                                                                                                       ; Stuck at GND              ; dispatch:i_dispatch|reg:hdr0|reg_o[18]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[24]                                                                                                                                                                                                                                                       ; Stuck at GND              ; dispatch:i_dispatch|reg:hdr0|reg_o[24]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[28]                                                                                                                                                                                                                                                       ; Stuck at GND              ; dispatch:i_dispatch|reg:hdr0|reg_o[28]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[30]                                                                                                                                                                                                                                                       ; Stuck at GND              ; dispatch:i_dispatch|reg:hdr0|reg_o[30]                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_must_keep_toggling[2]                                                                ; Stuck at GND              ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_must_keep_toggling[0]                                                           ;
;                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3918  ;
; Number of registers using Synchronous Clear  ; 369   ;
; Number of registers using Synchronous Load   ; 322   ;
; Number of registers using Asynchronous Clear ; 2838  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1951  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; leds:i_LED|led_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; leds:i_LED|led_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3       ;
; micron_ctrl_example_driver:driver|compare_valid_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_l_r                                                                                                                                                                                                                  ; 2       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_del_1x                                                                                                                                                                                                               ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_h_r                                                                                                                                                                                                           ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_del_1x                                                                                                                                                                                                        ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_l_r                                                                                                                                                                                                                  ; 2       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_del_1x                                                                                                                                                                                                               ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_l_r                                                                                                                                                                                                                   ; 2       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_del_1x                                                                                                                                                                                                                ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 1       ;
; micron_ctrl_example_driver:driver|compare_valid[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 1       ;
; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_to_read_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_l                                                                                                                                                                                                                    ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_h                                                                                                                                                                                                             ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_l_r                                                                                                                                                                                                           ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_l                                                                                                                                                                                                                    ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_l                                                                                                                                                                                                                     ; 1       ;
; micron_ctrl_example_driver:driver|compare_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1       ;
; micron_ctrl_example_driver:driver|compare_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1       ;
; micron_ctrl_example_driver:driver|compare_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1       ;
; micron_ctrl_example_driver:driver|compare_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1       ;
; micron_ctrl_example_driver:driver|compare_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1       ;
; micron_ctrl_example_driver:driver|compare_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1       ;
; micron_ctrl_example_driver:driver|compare_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1       ;
; micron_ctrl_example_driver:driver|compare_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_i57:rdptr_g1p|counter1a0                                                                                                                                                                                                                                                                                                                                                            ; 7       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ctl_ac_l_r                                                                                                                                                                                                              ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_l                                                                                                                                                                                                             ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ctl_ac_l_r                                                                                                                                                                                                              ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ctl_ac_l_r                                                                                                                                                                                                               ; 1       ;
; micron_ctrl_example_driver:driver|be[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|be[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|be[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|be[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|be[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_4_lfsr_inst|lfsr_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_4_lfsr_inst|lfsr_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_4_lfsr_inst|lfsr_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|be[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_5_lfsr_inst|lfsr_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_5_lfsr_inst|lfsr_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_5_lfsr_inst|lfsr_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_5_lfsr_inst|lfsr_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|be[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_6_lfsr_inst|lfsr_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_6_lfsr_inst|lfsr_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_6_lfsr_inst|lfsr_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_6_lfsr_inst|lfsr_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_6_lfsr_inst|lfsr_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|be[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 7       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_7_lfsr_inst|lfsr_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_7_lfsr_inst|lfsr_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_7_lfsr_inst|lfsr_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_7_lfsr_inst|lfsr_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_i57:rdptr_g1p|parity2                                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cas_n                                                                                                                                                                                                                                                                               ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ctl_ac_l_r                                                                                                                                                                                                       ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|ras_n                                                                                                                                                                                                                                                                               ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|we_n                                                                                                                                                                                                                                                                                ; 1       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[9]  ; 3       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[10] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                                                                                                                                                                                                                                ; 1       ;
; Total number of inverted registers = 139*                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 ALUTs      ; 0 ALUTs              ; 60 ALUTs               ; Yes        ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|us_timer:timeout_timer|us_count[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 48 bits   ; 96 ALUTs      ; 0 ALUTs              ; 96 ALUTs               ; Yes        ; |readout_card_stratix_iii|dispatch:i_dispatch|reg:hdr0|reg_o[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer|reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer|reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 30 bits   ; 60 ALUTs      ; 0 ALUTs              ; 60 ALUTs               ; Yes        ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt|us_count[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 30 bits   ; 60 ALUTs      ; 0 ALUTs              ; 60 ALUTs               ; Yes        ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|smb_master:master2|us_timer:smb_timer|us_count[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi|fltr_rst_req_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi|init_window_req_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |readout_card_stratix_iii|sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 33 bits   ; 66 ALUTs      ; 0 ALUTs              ; 66 ALUTs               ; Yes        ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 ALUTs      ; 5 ALUTs              ; 5 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[1]                                                                                                                        ;
; 3:1                ; 28 bits   ; 56 ALUTs      ; 0 ALUTs              ; 56 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1|shifted_data_internal[5]                                                                   ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[0]                                                                                                                                                 ;
; 3:1                ; 36 bits   ; 72 ALUTs      ; 0 ALUTs              ; 72 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 25 bits   ; 50 ALUTs      ; 0 ALUTs              ; 50 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|count_internal[4]                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|count_internal[4]                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 ALUTs      ; 0 ALUTs              ; 18 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[4]                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[3]                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 ALUTs      ; 5 ALUTs              ; 5 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[1]                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|count_internal[1]                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|modulo_count_internal[4]                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|count_internal[2]                                                                                          ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[5]                                                                                          ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|size_w_minus[0]                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|size_w_plus[4]                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[2]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; Yes        ; |readout_card_stratix_iii|id_thermo:i_id_thermo|counter:byte_counter|count[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 ALUTs      ; 14 ALUTs             ; 0 ALUTs                ; Yes        ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter|count[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 ALUTs      ; 14 ALUTs             ; 0 ALUTs                ; Yes        ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter|count[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_must_keep_toggling[2]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |readout_card_stratix_iii|sld_hub:sld_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 6 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[0] ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|writes_remaining[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|reads_remaining[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|maximum_size[1]                                                                                                                                              ;
; 5:1                ; 13 bits   ; 39 ALUTs      ; 0 ALUTs              ; 39 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[0][2]                                                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 13 bits   ; 39 ALUTs      ; 0 ALUTs              ; 39 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[1][10]                                                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 13 bits   ; 39 ALUTs      ; 0 ALUTs              ; 39 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[2][8]                                                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 13 bits   ; 39 ALUTs      ; 0 ALUTs              ; 39 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows[3][4]                                                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 ALUTs      ; 10 ALUTs             ; 5 ALUTs                ; Yes        ; |readout_card_stratix_iii|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 14 ALUTs             ; 7 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|centre_of_largest_data_valid_window[3]                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|modulo_count_internal[6]                                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 3 ALUTs              ; 6 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|wr_addr[1]                                                                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 3 ALUTs              ; 6 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|wr_addr[4]                                                                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 7 bits    ; 28 ALUTs      ; 7 ALUTs              ; 21 ALUTs               ; Yes        ; |readout_card_stratix_iii|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 4 ALUTs              ; 8 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc|shift_reg_counter[3]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 5 ALUTs              ; 5 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_pin_data_count[0]                                                                                                                                                           ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 7 ALUTs              ; 14 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|phase_dec_counter[2]                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 0 ALUTs              ; 4 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[4]                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |readout_card_stratix_iii|sld_hub:sld_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 18:1               ; 4 bits    ; 48 ALUTs      ; 44 ALUTs             ; 4 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3|shifted_data_internal[7]                                                                   ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|bank_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 3 ALUTs              ; 6 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[2]                                                                                                                                                                   ;
; 8:1                ; 8 bits    ; 40 ALUTs      ; 24 ALUTs             ; 16 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|col_addr[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 20:1               ; 4 bits    ; 52 ALUTs      ; 36 ALUTs             ; 16 ALUTs               ; Yes        ; |readout_card_stratix_iii|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 9:1                ; 13 bits   ; 78 ALUTs      ; 39 ALUTs             ; 39 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|row_addr[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 33:1               ; 3 bits    ; 66 ALUTs      ; 3 ALUTs              ; 63 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|burst_beat_count[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 ALUTs      ; 2 ALUTs              ; 10 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|init_addr[9]                                                                                                                                                                                                                                                                                                                                                       ;
; 12:1               ; 2 bits    ; 16 ALUTs      ; 2 ALUTs              ; 14 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|init_addr[6]                                                                                                                                                                                                                                                                                                                                                       ;
; 12:1               ; 3 bits    ; 24 ALUTs      ; 9 ALUTs              ; 15 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|init_addr[10]                                                                                                                                                                                                                                                                                                                                                      ;
; 25:1               ; 3 bits    ; 48 ALUTs      ; 33 ALUTs             ; 15 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|a[0]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 40:1               ; 8 bits    ; 208 ALUTs     ; 0 ALUTs              ; 208 ALUTs              ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|a[8]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 45:1               ; 2 bits    ; 60 ALUTs      ; 22 ALUTs             ; 38 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|ba[0]                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 28 bits   ; 56 ALUTs      ; 28 ALUTs             ; 28 ALUTs               ; Yes        ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_5_lfsr_inst|lfsr_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[10]                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl_example_driver:driver|be[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 2 ALUTs              ; 4 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|wr_addr[2]                                                                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 2 ALUTs              ; 4 ALUTs                ; Yes        ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|wr_addr[3]                                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state~210                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state~178                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|id_thermo:i_id_thermo|id3_ld                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|id_thermo:i_id_thermo|thermo0_ld                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|id_thermo:i_id_thermo|one_wire_master:master|next_state~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|buf_data_o[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 14 bits   ; 28 ALUTs      ; 28 ALUTs             ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|Mux2                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|nopl_init_cas_n                                                                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 14 bits   ; 28 ALUTs      ; 28 ALUTs             ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx_data_b~176                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 ALUTs      ; 28 ALUTs             ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|crc_data~82                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mux:mux|ctl_address[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 64 bits   ; 128 ALUTs     ; 128 ALUTs            ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mux:mux|ctl_wdata[17]                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|nopl_init_a[2]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|nopl_init_ba[1]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|id_thermo:i_id_thermo|wb_ns.WB_IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 6 ALUTs              ; 3 ALUTs                ; No         ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|Selector5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 6 ALUTs              ; 3 ALUTs                ; No         ; |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi|Selector0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state~308                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 ALUTs       ; 6 ALUTs              ; 2 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|Selector2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 14 bits   ; 56 ALUTs      ; 56 ALUTs             ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 4 ALUTs              ; 6 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|Selector4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 18 bits   ; 90 ALUTs      ; 90 ALUTs             ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector82                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 18 bits   ; 90 ALUTs      ; 90 ALUTs             ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 9:1                ; 2 bits    ; 12 ALUTs      ; 6 ALUTs              ; 6 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|Selector6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 8:1                ; 2 bits    ; 10 ALUTs      ; 6 ALUTs              ; 4 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|Selector5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9:1                ; 3 bits    ; 18 ALUTs      ; 12 ALUTs             ; 6 ALUTs                ; No         ; |readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_core:ftc|Selector0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 10:1               ; 2 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 8 ALUTs              ; 6 ALUTs                ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 9:1                ; 3 bits    ; 18 ALUTs      ; 12 ALUTs             ; 6 ALUTs                ; No         ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|smb_master:master2|Selector1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 ALUTs      ; 4 ALUTs              ; 8 ALUTs                ; No         ; |readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|smb_master:master2|Selector0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 18:1               ; 4 bits    ; 48 ALUTs      ; 24 ALUTs             ; 24 ALUTs               ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|Selector0                                                                                                                                                                         ;
; 12:1               ; 3 bits    ; 24 ALUTs      ; 6 ALUTs              ; 18 ALUTs               ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|Selector11                                                                                                                                                                                                                                                                                                                                                         ;
; 14:1               ; 2 bits    ; 18 ALUTs      ; 4 ALUTs              ; 14 ALUTs               ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|Selector8                                                                                                                                                                                                                                                                                                                                                          ;
; 14:1               ; 2 bits    ; 18 ALUTs      ; 4 ALUTs              ; 14 ALUTs               ; No         ; |readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|Selector9                                                                                                                                                                                                                                                                                                                                                          ;
; 454:1              ; 26 bits   ; 7852 ALUTs    ; 2002 ALUTs           ; 5850 ALUTs             ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_wishbone:wishbone|buf_data_o[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 708:1              ; 2 bits    ; 944 ALUTs     ; 174 ALUTs            ; 770 ALUTs              ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_wishbone:wishbone|buf_data_o[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 709:1              ; 3 bits    ; 1416 ALUTs    ; 267 ALUTs            ; 1149 ALUTs             ; No         ; |readout_card_stratix_iii|dispatch:i_dispatch|dispatch_wishbone:wishbone|buf_data_o[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 11 bits   ; 22 ALUTs      ; 11 ALUTs             ; 11 ALUTs               ; Yes        ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 12:1               ; 4 bits    ; 32 ALUTs      ; 28 ALUTs             ; 4 ALUTs                ; Yes        ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; No         ; |readout_card_stratix_iii|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_pll_stratix_iii:i_adc_pll|altpll:altpll_component|adc_pll_stratix_iii_altpll:auto_generated ;
+---------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C104  ; -    ; -                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component ;
+----------------------------+-------+------+------------------------------------+
; Assignment                 ; Value ; From ; To                                 ;
+----------------------------+-------+------+------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                  ;
; SUPPRESS_DA_RULE_INTERNAL  ; C106  ; -    ; -                                  ;
+----------------------------+-------+------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component|adc_serdes_lvds_rx:auto_generated ;
+----------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                                   ;
+----------------------------+-------+------+----------------------------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                                    ;
+----------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated                             ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS                                                            ; -               ; -                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL             ; s102                                                                              ; -               ; -                        ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe9|dffe10a*         ; -               ; -                        ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a  ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a*  ; -               ; -                        ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_i57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_ejc:wrptr_g1p ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter3a0                                                                                                                  ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity4                                                                                                                     ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_djc:wrptr_gp ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                         ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                          ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|altsyncram_0j31:fifo_ram ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_jc8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                             ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                              ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_jc8:rs_dgwp|dffpipe_dd9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_kc8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                             ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                              ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_ed9:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_k4c1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                 ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                               ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_k4c1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                 ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                               ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for dispatch:i_dispatch|altsyncram:buf|altsyncram_4vl3:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE ; 14131 ; -    ; -                                                                                                                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|dpram_t661:FIFOram|altsyncram_r4m1:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE   ; 14130 ; -    ; -                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ctl_mem_dqs[0]                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; seq_qdr_doff_req_n_drv                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; seq_rdp_reset_req_n_drv[0]                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; seq_rdp_reset_req_n_drv[1]                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[0]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[1]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[2]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[3]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[4]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[5]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[6]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[7]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[8]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[9]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[10]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[11]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[12]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[13]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[14]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_d_drv[15]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dm_drv[0]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dm_drv[1]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[0]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[1]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[2]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[3]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[4]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[5]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[6]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[7]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[8]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[9]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[10]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[11]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[12]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[13]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[14]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dq_drv[15]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dqsn_drv[0]                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dqsn_drv[1]                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dqs_drv[0]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dqs_drv[1]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; scan_update_drv[0]                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; scan_update_drv[1]                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; scan_din_drv[0]                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; scan_din_drv[1]                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dqs_config_drv[0]                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; scan_enable_dqs_config_drv[1]                                                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; seq_dq_dm_add_2t_delay_drv                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; seq_ctl_sel_drv                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; seq_dqs_drv[0]                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; seq_dqs_drv[1]                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; seq_dqs_drv[2]                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; seq_dqs_drv[3]                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_valid_drv                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[0]                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[1]                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[2]                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[3]                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[4]                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[5]                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[6]                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[7]                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[8]                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[9]                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[10]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[11]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[12]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[13]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[14]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[15]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[16]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[17]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[18]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[19]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[20]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[21]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[22]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[23]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[24]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[25]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[26]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[27]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[28]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[29]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[30]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[31]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[32]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[33]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[34]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[35]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[36]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[37]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[38]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[39]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[40]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[41]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[42]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[43]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[44]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[45]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[46]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[47]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[48]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[49]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[50]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[51]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[52]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[53]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[54]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[55]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[56]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[57]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[58]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[59]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[60]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[61]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[62]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_wdata_drv[63]                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; seq_dqs_burst_drv[0]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; seq_dqs_burst_drv[1]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; seq_be_drv                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; seq_ac_sel_drv                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; seq_rdp_dec_read_lat_1x_drv[0]                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; seq_rdp_dec_read_lat_1x_drv[1]                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; seq_rdp_inc_read_lat_1x_drv[0]                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; seq_rdp_inc_read_lat_1x_drv[1]                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ctl_mem_dqs[1]                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ctl_mem_dqs[2]                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ctl_mem_dqs[3]                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; C105  ; -    ; -                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL   ; off   ; -    ; resync_clk_1x[1]                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL   ; off   ; -    ; resync_clk_1x[0]                                                                                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip ;
+-----------------+-----------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value     ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------+-----------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; A103,R101 ; -    ; -                                                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL   ; off       ; -    ; dqs_enable                                                                                                                                                                                                                                                            ;
; GLOBAL_SIGNAL   ; off       ; -    ; dqsn_enable                                                                                                                                                                                                                                                           ;
+-----------------+-----------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE             ; D101  ; -    ; -                                                                                                                                                                                                                                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; dff:ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip ;
+-----------------+-----------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value     ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------+-----------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; A103,R101 ; -    ; -                                                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL   ; off       ; -    ; dqs_enable                                                                                                                                                                                                                                                            ;
; GLOBAL_SIGNAL   ; off       ; -    ; dqsn_enable                                                                                                                                                                                                                                                           ;
+-----------------+-----------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated ;
+---------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value       ; From ; To                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED         ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER               ; ON          ; -    ; datain_reg                                                                                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE          ; OFF         ; -    ; datain_reg                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER             ; ON          ; -    ; datain_reg                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER               ; ON          ; -    ; rdaddr_reg                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER               ; ON          ; -    ; wraddr_reg                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER             ; ON          ; -    ; wraddr_reg                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated ;
+---------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value       ; From ; To                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED         ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER               ; ON          ; -    ; datain_reg                                                                                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE          ; OFF         ; -    ; datain_reg                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER             ; ON          ; -    ; datain_reg                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER               ; ON          ; -    ; rdaddr_reg                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER               ; ON          ; -    ; wraddr_reg                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER             ; ON          ; -    ; wraddr_reg                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; wdp_dm0_1x[1]~reg0                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[0]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[1]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[2]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[3]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[4]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[5]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[6]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[7]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[8]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[9]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[10]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[11]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[12]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[13]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[14]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata0_1x[15]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_valid_r[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata_oe_l_1x[0]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata_oe_l_1x[1]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mem_dqs_burst_h_2r                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs_oe_l_1x[0]~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_oct_l_1x[0]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs_oe_l_1x[1]~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_oct_l_1x[1]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; mem_be_internal_r[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dm0_1x[0]~reg0                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dm1_1x[1]~reg0                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dm2_1x[1]~reg0                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dm3_1x[1]~reg0                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dm1_1x[0]~reg0                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dm2_1x[0]~reg0                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dm3_1x[0]~reg0                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; mem_be_internal_r[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; mem_be_internal_r[2]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; mem_be_internal_r[3]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; mem_be_internal_r[4]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; mem_be_internal_r[5]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; mem_be_internal_r[6]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; mem_be_internal_r[7]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_oct_h_1x[1]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs_oe_h_1x[1]~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs0_1x[1]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs1_1x[1]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs2_1x[1]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs3_1x[1]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_oct_h_1x[0]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs_oe_h_1x[0]~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs0_1x[0]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs1_1x[0]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs2_1x[0]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_dqs3_1x[0]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; mem_dqs_burst_l_r                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; mem_dqs_burst_h_r                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; mem_dqs_r[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mem_dqs_r[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mem_dqs_r[2]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mem_dqs_r[3]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata_oe_h_1x[1]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata_oe_h_1x[0]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_valid_r[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[15]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[15]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[15]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[14]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[14]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[14]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[13]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[13]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[13]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[12]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[12]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[12]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[11]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[11]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[11]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[10]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[10]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[10]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[9]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[9]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[9]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[8]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[8]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[8]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[7]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[7]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[7]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[6]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[6]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[6]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[5]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[5]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[5]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[4]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[4]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[4]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[3]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[3]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[3]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[2]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[2]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[2]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[1]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[1]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[1]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata1_1x[0]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata2_1x[0]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; wdp_wdata3_1x[0]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[1]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[2]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[3]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[4]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[5]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[6]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[7]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[8]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[9]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[10]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[11]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[12]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[13]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[14]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[15]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[16]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[17]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[18]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[19]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[20]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[21]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[22]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[23]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[24]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[25]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[26]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[27]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[28]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[29]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[30]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[31]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[32]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[33]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[34]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[35]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[36]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[37]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[38]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[39]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[40]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[41]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[42]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[43]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[44]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[45]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[46]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[47]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[48]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[49]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[50]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[51]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[52]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[53]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[54]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[55]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[56]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[57]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[58]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[59]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[60]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[61]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[62]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mem_wdata_r[63]                                                                                                                                                                                                                      ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                               ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1 ;
+----------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1 ;
+----------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1 ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1 ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; MUX_RESTRUCTURE                  ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1 ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1 ;
+----------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_psu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_psu_instance1 ;
+----------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1 ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1 ;
+----------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                       ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STRATIXII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                           ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE ; SPEED ; -    ; -                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated ;
+---------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value       ; From ; To                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED         ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                          ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER               ; ON          ; -    ; datain_reg                                                                                                                                                                                                                                                                                 ;
; ALLOW_SYNCH_CTRL_USAGE          ; OFF         ; -    ; datain_reg                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER             ; ON          ; -    ; datain_reg                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER               ; ON          ; -    ; rdaddr_reg                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER               ; ON          ; -    ; wraddr_reg                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER             ; ON          ; -    ; wraddr_reg                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated ;
+---------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value       ; From ; To                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED         ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                          ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER               ; ON          ; -    ; datain_reg                                                                                                                                                                                                                                                                                 ;
; ALLOW_SYNCH_CTRL_USAGE          ; OFF         ; -    ; datain_reg                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER             ; ON          ; -    ; datain_reg                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER               ; ON          ; -    ; rdaddr_reg                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER               ; ON          ; -    ; wraddr_reg                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER             ; ON          ; -    ; wraddr_reg                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk ;
+-------------------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                    ; Value               ; From       ; To                                                                                                                                                                                  ;
+-------------------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER             ; on                  ; -          ; scan_clk~reg0                                                                                                                                                                       ;
; DISABLE_DA_RULE               ; R101,C104,C106      ; -          ; -                                                                                                                                                                                   ;
; AUTO_GLOBAL_REGISTER_CONTROLS ; OFF                 ; -          ; -                                                                                                                                                                                   ;
; GLOBAL_SIGNAL                 ; dual_regional_clock ; -          ; ac_clk_1x                                                                                                                                                                           ;
; GLOBAL_SIGNAL                 ; dual_regional_clock ; -          ; measure_clk_1x                                                                                                                                                                      ;
; GLOBAL_SIGNAL                 ; dual_regional_clock ; -          ; mem_clk_2x                                                                                                                                                                          ;
; GLOBAL_SIGNAL                 ; off                 ; mem_clk_2x ; dll~DFFIN                                                                                                                                                                           ;
; GLOBAL_SIGNAL                 ; global_clock        ; -          ; phy_clk_1x                                                                                                                                                                          ;
; GLOBAL_SIGNAL                 ; dual_regional_clock ; -          ; postamble_clk_2x                                                                                                                                                                    ;
; GLOBAL_SIGNAL                 ; dual_regional_clock ; -          ; resync_clk_2x                                                                                                                                                                       ;
; GLOBAL_SIGNAL                 ; dual_regional_clock ; -          ; write_clk_2x                                                                                                                                                                        ;
; GLOBAL_SIGNAL                 ; global_clock        ; -          ; aux_clk                                                                                                                                                                             ;
; GLOBAL_SIGNAL                 ; dual_regional_clock ; -          ; scan_clk                                                                                                                                                                            ;
; GLOBAL_SIGNAL                 ; off                 ; -          ; reset_phy_clk_1x_n                                                                                                                                                                  ;
; GLOBAL_SIGNAL                 ; off                 ; -          ; reset_rdp_phy_clk_1x_n[1]                                                                                                                                                           ;
; GLOBAL_SIGNAL                 ; off                 ; -          ; reset_rdp_phy_clk_1x_n[0]                                                                                                                                                           ;
; PRESERVE_REGISTER             ; on                  ; -          ; clk_div_reset_ams_n                                                                                                                                                                 ;
; PRESERVE_REGISTER             ; on                  ; -          ; clk_div_reset_ams_n_r                                                                                                                                                               ;
; PRESERVE_REGISTER             ; on                  ; -          ; pll_reconfig_reset_ams_n                                                                                                                                                            ;
; PRESERVE_REGISTER             ; on                  ; -          ; pll_reconfig_reset_ams_n_r                                                                                                                                                          ;
; GLOBAL_SIGNAL                 ; dual_regional_clock ; -          ; scan_clk~reg0                                                                                                                                                                       ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_inc_dec_ccd                                                                                                                                                                 ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_select_ccd[3]                                                                                                                                                               ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_select_ccd[2]                                                                                                                                                               ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_select_ccd[1]                                                                                                                                                               ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_select_ccd[0]                                                                                                                                                               ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_start_reconfig_ccd_pipe[2]                                                                                                                                                  ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_start_reconfig_ccd_pipe[1]                                                                                                                                                  ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_start_reconfig_ccd_pipe[0]                                                                                                                                                  ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_start_reconfig_ams                                                                                                                                                          ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_start_reconfig_r                                                                                                                                                            ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_start_reconfig_2r                                                                                                                                                           ;
; PRESERVE_REGISTER             ; on                  ; -          ; seq_pll_start_reconfig_3r                                                                                                                                                           ;
; PRESERVE_REGISTER             ; on                  ; -          ; pll_reprogram_request_pulse                                                                                                                                                         ;
; PRESERVE_REGISTER             ; on                  ; -          ; pll_reprogram_request_pulse_r                                                                                                                                                       ;
; PRESERVE_REGISTER             ; on                  ; -          ; pll_reprogram_request_pulse_2r                                                                                                                                                      ;
; PRESERVE_REGISTER             ; on                  ; -          ; pll_reprogram_request                                                                                                                                                               ;
; GLOBAL_SIGNAL                 ; off                 ; -          ; reset_phy_clk_1x_n~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER             ; on                  ; -          ; reset_master_ams                                                                                                                                                                    ;
; PRESERVE_REGISTER             ; on                  ; -          ; global_pre_clear                                                                                                                                                                    ;
; IGNORE_LCELL_BUFFERS          ; off                 ; -          ; phy_internal_reset_n                                                                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS  ; off                 ; -          ; phy_internal_reset_n                                                                                                                                                                ;
; IGNORE_LCELL_BUFFERS          ; off                 ; -          ; postamble_clk_2x~buf0                                                                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS  ; off                 ; -          ; postamble_clk_2x~buf0                                                                                                                                                               ;
; IGNORE_LCELL_BUFFERS          ; off                 ; -          ; ac_clk_1x~buf0                                                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS  ; off                 ; -          ; ac_clk_1x~buf0                                                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS          ; off                 ; -          ; measure_clk_1x~buf0                                                                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS  ; off                 ; -          ; measure_clk_1x~buf0                                                                                                                                                                 ;
; IGNORE_LCELL_BUFFERS          ; off                 ; -          ; mem_clk_2x~buf0                                                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS  ; off                 ; -          ; mem_clk_2x~buf0                                                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS          ; off                 ; -          ; phy_clk_1x~buf0                                                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS  ; off                 ; -          ; phy_clk_1x~buf0                                                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS          ; off                 ; -          ; resync_clk_2x~buf0                                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS  ; off                 ; -          ; resync_clk_2x~buf0                                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS          ; off                 ; -          ; write_clk_2x~buf0                                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS  ; off                 ; -          ; write_clk_2x~buf0                                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS          ; off                 ; -          ; aux_clk~buf0                                                                                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS  ; off                 ; -          ; aux_clk~buf0                                                                                                                                                                        ;
+-------------------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C104        ; -    ; -                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; remap_decoy_le3a                                                                                                                                                                                                                                                                                       ;
+---------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_bji:altpll_dyn_phase_le2 ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                             ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED                ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; PLL_PHASE_RECONFIG_COUNTER_REMAP_LCELL ; 0           ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_cji:altpll_dyn_phase_le4 ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                             ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED                ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; PLL_PHASE_RECONFIG_COUNTER_REMAP_LCELL ; 1           ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_dji:altpll_dyn_phase_le5 ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                             ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED                ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; PLL_PHASE_RECONFIG_COUNTER_REMAP_LCELL ; 2           ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_eji:altpll_dyn_phase_le6 ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                             ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED                ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; PLL_PHASE_RECONFIG_COUNTER_REMAP_LCELL ; 3           ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                            ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAST_INPUT_REGISTER ; OFF   ; -    ; mimic_data_in_metastable[1]                                                                                                                                                                                   ;
; FAST_INPUT_REGISTER ; OFF   ; -    ; mimic_data_in_metastable[0]                                                                                                                                                                                   ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for micron_ctrl_example_driver:driver ;
+-----------------+-------+------+-------------------------+
; Assignment      ; Value ; From ; To                      ;
+-----------------+-------+------+-------------------------+
; MESSAGE_DISABLE ; 14130 ; -    ; -                       ;
; MESSAGE_DISABLE ; 14110 ; -    ; -                       ;
+-----------------+-------+------+-------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[8]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[9]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[10]                                                                            ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_96p3:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------+
; Parameter Name                ; Value             ; Type                                         ;
+-------------------------------+-------------------+----------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                      ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                      ;
; CLK5_MULTIPLY_BY              ; 2                 ; Signed Integer                               ;
; CLK4_MULTIPLY_BY              ; 2                 ; Signed Integer                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                               ;
; CLK2_MULTIPLY_BY              ; 4                 ; Signed Integer                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                      ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Signed Integer                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Signed Integer                               ;
; CLK3_DIVIDE_BY                ; 2                 ; Signed Integer                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                      ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                      ;
; CLK4_PHASE_SHIFT              ; 10000             ; Untyped                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Signed Integer                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                      ;
; M                             ; 0                 ; Untyped                                      ;
; N                             ; 1                 ; Untyped                                      ;
; M2                            ; 1                 ; Untyped                                      ;
; N2                            ; 1                 ; Untyped                                      ;
; SS                            ; 1                 ; Untyped                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                      ;
; C0_LOW                        ; 0                 ; Untyped                                      ;
; C1_LOW                        ; 0                 ; Untyped                                      ;
; C2_LOW                        ; 0                 ; Untyped                                      ;
; C3_LOW                        ; 0                 ; Untyped                                      ;
; C4_LOW                        ; 0                 ; Untyped                                      ;
; C5_LOW                        ; 0                 ; Untyped                                      ;
; C6_LOW                        ; 0                 ; Untyped                                      ;
; C7_LOW                        ; 0                 ; Untyped                                      ;
; C8_LOW                        ; 0                 ; Untyped                                      ;
; C9_LOW                        ; 0                 ; Untyped                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                      ;
; C0_PH                         ; 0                 ; Untyped                                      ;
; C1_PH                         ; 0                 ; Untyped                                      ;
; C2_PH                         ; 0                 ; Untyped                                      ;
; C3_PH                         ; 0                 ; Untyped                                      ;
; C4_PH                         ; 0                 ; Untyped                                      ;
; C5_PH                         ; 0                 ; Untyped                                      ;
; C6_PH                         ; 0                 ; Untyped                                      ;
; C7_PH                         ; 0                 ; Untyped                                      ;
; C8_PH                         ; 0                 ; Untyped                                      ;
; C9_PH                         ; 0                 ; Untyped                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                      ;
; L0_LOW                        ; 1                 ; Untyped                                      ;
; L1_LOW                        ; 1                 ; Untyped                                      ;
; G0_LOW                        ; 1                 ; Untyped                                      ;
; G1_LOW                        ; 1                 ; Untyped                                      ;
; G2_LOW                        ; 1                 ; Untyped                                      ;
; G3_LOW                        ; 1                 ; Untyped                                      ;
; E0_LOW                        ; 1                 ; Untyped                                      ;
; E1_LOW                        ; 1                 ; Untyped                                      ;
; E2_LOW                        ; 1                 ; Untyped                                      ;
; E3_LOW                        ; 1                 ; Untyped                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                      ;
; L0_PH                         ; 0                 ; Untyped                                      ;
; L1_PH                         ; 0                 ; Untyped                                      ;
; G0_PH                         ; 0                 ; Untyped                                      ;
; G1_PH                         ; 0                 ; Untyped                                      ;
; G2_PH                         ; 0                 ; Untyped                                      ;
; G3_PH                         ; 0                 ; Untyped                                      ;
; E0_PH                         ; 0                 ; Untyped                                      ;
; E1_PH                         ; 0                 ; Untyped                                      ;
; E2_PH                         ; 0                 ; Untyped                                      ;
; E3_PH                         ; 0                 ; Untyped                                      ;
; M_PH                          ; 0                 ; Untyped                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                      ;
; INTENDED_DEVICE_FAMILY        ; Stratix III       ; Untyped                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                      ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                      ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                      ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                                      ;
; PORT_CLK5                     ; PORT_USED         ; Untyped                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                      ;
; PORT_FBOUT                    ; PORT_UNUSED       ; Untyped                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                      ;
; CBXI_PARAMETER                ; altpll_2bo2       ; Untyped                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                      ;
; WIDTH_CLOCK                   ; 10                ; Signed Integer                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                      ;
; DEVICE_FAMILY                 ; Stratix III       ; Untyped                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                               ;
+-------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_pll_stratix_iii:i_adc_pll|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------------------+
; Parameter Name                ; Value                      ; Type                                  ;
+-------------------------------+----------------------------+---------------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS         ; Untyped                               ;
; PLL_TYPE                      ; Left_Right                 ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                               ;
; LOCK_HIGH                     ; 1                          ; Untyped                               ;
; LOCK_LOW                      ; 1                          ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                               ;
; SKIP_VCO                      ; OFF                        ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                               ;
; BANDWIDTH                     ; 0                          ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                               ;
; DOWN_SPREAD                   ; 0                          ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                          ; Signed Integer                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Signed Integer                        ;
; CLK2_MULTIPLY_BY              ; 1                          ; Signed Integer                        ;
; CLK1_MULTIPLY_BY              ; 2                          ; Signed Integer                        ;
; CLK0_MULTIPLY_BY              ; 14                         ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                          ; Signed Integer                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Signed Integer                        ;
; CLK2_DIVIDE_BY                ; 1                          ; Signed Integer                        ;
; CLK1_DIVIDE_BY                ; 1                          ; Signed Integer                        ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 12143                      ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 8571                       ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; -1429                      ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 3571                       ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 18                         ; Signed Integer                        ;
; CLK3_DUTY_CYCLE               ; 18                         ; Signed Integer                        ;
; CLK2_DUTY_CYCLE               ; 18                         ; Signed Integer                        ;
; CLK1_DUTY_CYCLE               ; 21                         ; Signed Integer                        ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                               ;
; DPA_DIVIDER                   ; 0                          ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                               ;
; VCO_MIN                       ; 0                          ; Untyped                               ;
; VCO_MAX                       ; 0                          ; Untyped                               ;
; VCO_CENTER                    ; 0                          ; Untyped                               ;
; PFD_MIN                       ; 0                          ; Untyped                               ;
; PFD_MAX                       ; 0                          ; Untyped                               ;
; M_INITIAL                     ; 0                          ; Untyped                               ;
; M                             ; 0                          ; Untyped                               ;
; N                             ; 1                          ; Untyped                               ;
; M2                            ; 1                          ; Untyped                               ;
; N2                            ; 1                          ; Untyped                               ;
; SS                            ; 1                          ; Untyped                               ;
; C0_HIGH                       ; 0                          ; Untyped                               ;
; C1_HIGH                       ; 0                          ; Untyped                               ;
; C2_HIGH                       ; 0                          ; Untyped                               ;
; C3_HIGH                       ; 0                          ; Untyped                               ;
; C4_HIGH                       ; 0                          ; Untyped                               ;
; C5_HIGH                       ; 0                          ; Untyped                               ;
; C6_HIGH                       ; 0                          ; Untyped                               ;
; C7_HIGH                       ; 0                          ; Untyped                               ;
; C8_HIGH                       ; 0                          ; Untyped                               ;
; C9_HIGH                       ; 0                          ; Untyped                               ;
; C0_LOW                        ; 0                          ; Untyped                               ;
; C1_LOW                        ; 0                          ; Untyped                               ;
; C2_LOW                        ; 0                          ; Untyped                               ;
; C3_LOW                        ; 0                          ; Untyped                               ;
; C4_LOW                        ; 0                          ; Untyped                               ;
; C5_LOW                        ; 0                          ; Untyped                               ;
; C6_LOW                        ; 0                          ; Untyped                               ;
; C7_LOW                        ; 0                          ; Untyped                               ;
; C8_LOW                        ; 0                          ; Untyped                               ;
; C9_LOW                        ; 0                          ; Untyped                               ;
; C0_INITIAL                    ; 0                          ; Untyped                               ;
; C1_INITIAL                    ; 0                          ; Untyped                               ;
; C2_INITIAL                    ; 0                          ; Untyped                               ;
; C3_INITIAL                    ; 0                          ; Untyped                               ;
; C4_INITIAL                    ; 0                          ; Untyped                               ;
; C5_INITIAL                    ; 0                          ; Untyped                               ;
; C6_INITIAL                    ; 0                          ; Untyped                               ;
; C7_INITIAL                    ; 0                          ; Untyped                               ;
; C8_INITIAL                    ; 0                          ; Untyped                               ;
; C9_INITIAL                    ; 0                          ; Untyped                               ;
; C0_MODE                       ; BYPASS                     ; Untyped                               ;
; C1_MODE                       ; BYPASS                     ; Untyped                               ;
; C2_MODE                       ; BYPASS                     ; Untyped                               ;
; C3_MODE                       ; BYPASS                     ; Untyped                               ;
; C4_MODE                       ; BYPASS                     ; Untyped                               ;
; C5_MODE                       ; BYPASS                     ; Untyped                               ;
; C6_MODE                       ; BYPASS                     ; Untyped                               ;
; C7_MODE                       ; BYPASS                     ; Untyped                               ;
; C8_MODE                       ; BYPASS                     ; Untyped                               ;
; C9_MODE                       ; BYPASS                     ; Untyped                               ;
; C0_PH                         ; 0                          ; Untyped                               ;
; C1_PH                         ; 0                          ; Untyped                               ;
; C2_PH                         ; 0                          ; Untyped                               ;
; C3_PH                         ; 0                          ; Untyped                               ;
; C4_PH                         ; 0                          ; Untyped                               ;
; C5_PH                         ; 0                          ; Untyped                               ;
; C6_PH                         ; 0                          ; Untyped                               ;
; C7_PH                         ; 0                          ; Untyped                               ;
; C8_PH                         ; 0                          ; Untyped                               ;
; C9_PH                         ; 0                          ; Untyped                               ;
; L0_HIGH                       ; 1                          ; Untyped                               ;
; L1_HIGH                       ; 1                          ; Untyped                               ;
; G0_HIGH                       ; 1                          ; Untyped                               ;
; G1_HIGH                       ; 1                          ; Untyped                               ;
; G2_HIGH                       ; 1                          ; Untyped                               ;
; G3_HIGH                       ; 1                          ; Untyped                               ;
; E0_HIGH                       ; 1                          ; Untyped                               ;
; E1_HIGH                       ; 1                          ; Untyped                               ;
; E2_HIGH                       ; 1                          ; Untyped                               ;
; E3_HIGH                       ; 1                          ; Untyped                               ;
; L0_LOW                        ; 1                          ; Untyped                               ;
; L1_LOW                        ; 1                          ; Untyped                               ;
; G0_LOW                        ; 1                          ; Untyped                               ;
; G1_LOW                        ; 1                          ; Untyped                               ;
; G2_LOW                        ; 1                          ; Untyped                               ;
; G3_LOW                        ; 1                          ; Untyped                               ;
; E0_LOW                        ; 1                          ; Untyped                               ;
; E1_LOW                        ; 1                          ; Untyped                               ;
; E2_LOW                        ; 1                          ; Untyped                               ;
; E3_LOW                        ; 1                          ; Untyped                               ;
; L0_INITIAL                    ; 1                          ; Untyped                               ;
; L1_INITIAL                    ; 1                          ; Untyped                               ;
; G0_INITIAL                    ; 1                          ; Untyped                               ;
; G1_INITIAL                    ; 1                          ; Untyped                               ;
; G2_INITIAL                    ; 1                          ; Untyped                               ;
; G3_INITIAL                    ; 1                          ; Untyped                               ;
; E0_INITIAL                    ; 1                          ; Untyped                               ;
; E1_INITIAL                    ; 1                          ; Untyped                               ;
; E2_INITIAL                    ; 1                          ; Untyped                               ;
; E3_INITIAL                    ; 1                          ; Untyped                               ;
; L0_MODE                       ; BYPASS                     ; Untyped                               ;
; L1_MODE                       ; BYPASS                     ; Untyped                               ;
; G0_MODE                       ; BYPASS                     ; Untyped                               ;
; G1_MODE                       ; BYPASS                     ; Untyped                               ;
; G2_MODE                       ; BYPASS                     ; Untyped                               ;
; G3_MODE                       ; BYPASS                     ; Untyped                               ;
; E0_MODE                       ; BYPASS                     ; Untyped                               ;
; E1_MODE                       ; BYPASS                     ; Untyped                               ;
; E2_MODE                       ; BYPASS                     ; Untyped                               ;
; E3_MODE                       ; BYPASS                     ; Untyped                               ;
; L0_PH                         ; 0                          ; Untyped                               ;
; L1_PH                         ; 0                          ; Untyped                               ;
; G0_PH                         ; 0                          ; Untyped                               ;
; G1_PH                         ; 0                          ; Untyped                               ;
; G2_PH                         ; 0                          ; Untyped                               ;
; G3_PH                         ; 0                          ; Untyped                               ;
; E0_PH                         ; 0                          ; Untyped                               ;
; E1_PH                         ; 0                          ; Untyped                               ;
; E2_PH                         ; 0                          ; Untyped                               ;
; E3_PH                         ; 0                          ; Untyped                               ;
; M_PH                          ; 0                          ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                               ;
; CLK0_COUNTER                  ; G0                         ; Untyped                               ;
; CLK1_COUNTER                  ; G0                         ; Untyped                               ;
; CLK2_COUNTER                  ; G0                         ; Untyped                               ;
; CLK3_COUNTER                  ; G0                         ; Untyped                               ;
; CLK4_COUNTER                  ; G0                         ; Untyped                               ;
; CLK5_COUNTER                  ; G0                         ; Untyped                               ;
; CLK6_COUNTER                  ; E0                         ; Untyped                               ;
; CLK7_COUNTER                  ; E1                         ; Untyped                               ;
; CLK8_COUNTER                  ; E2                         ; Untyped                               ;
; CLK9_COUNTER                  ; E3                         ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                               ;
; M_TIME_DELAY                  ; 0                          ; Untyped                               ;
; N_TIME_DELAY                  ; 0                          ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                               ;
; VCO_POST_SCALE                ; 0                          ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Stratix III                ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                               ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                               ;
; PORT_CLK2                     ; PORT_USED                  ; Untyped                               ;
; PORT_CLK3                     ; PORT_USED                  ; Untyped                               ;
; PORT_CLK4                     ; PORT_USED                  ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                               ;
; PORT_FBOUT                    ; PORT_UNUSED                ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                               ;
; CBXI_PARAMETER                ; adc_pll_stratix_iii_altpll ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                               ;
; WIDTH_CLOCK                   ; 10                         ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                               ;
; DEVICE_FAMILY                 ; Stratix III                ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                        ;
+-------------------------------+----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component ;
+--------------------------------------+--------------------+------------------------------------------+
; Parameter Name                       ; Value              ; Type                                     ;
+--------------------------------------+--------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON                 ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                 ; OFF                ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                  ; ON                 ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS               ; OFF                ; IGNORE_CASCADE                           ;
; NUMBER_OF_CHANNELS                   ; 8                  ; Signed Integer                           ;
; DESERIALIZATION_FACTOR               ; 7                  ; Signed Integer                           ;
; REGISTERED_OUTPUT                    ; OFF                ; Untyped                                  ;
; INCLOCK_PERIOD                       ; 0                  ; Untyped                                  ;
; INCLOCK_BOOST                        ; 7                  ; Untyped                                  ;
; CDS_MODE                             ; UNUSED             ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY               ; Stratix III        ; Untyped                                  ;
; DEVICE_FAMILY                        ; Stratix III        ; Untyped                                  ;
; PORT_RX_DATA_ALIGN                   ; PORT_CONNECTIVITY  ; Untyped                                  ;
; INPUT_DATA_RATE                      ; 0                  ; Untyped                                  ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED       ; Untyped                                  ;
; INCLOCK_PHASE_SHIFT                  ; 0                  ; Untyped                                  ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON                 ; Untyped                                  ;
; COMMON_RX_TX_PLL                     ; ON                 ; Untyped                                  ;
; ENABLE_DPA_MODE                      ; OFF                ; Untyped                                  ;
; ENABLE_DPA_FIFO                      ; ON                 ; Untyped                                  ;
; USE_DPLL_RAWPERROR                   ; OFF                ; Untyped                                  ;
; USE_CORECLOCK_INPUT                  ; OFF                ; Untyped                                  ;
; DPLL_LOCK_COUNT                      ; 0                  ; Untyped                                  ;
; DPLL_LOCK_WINDOW                     ; 0                  ; Untyped                                  ;
; OUTCLOCK_RESOURCE                    ; AUTO               ; Untyped                                  ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE        ; Untyped                                  ;
; DATA_ALIGN_ROLLOVER                  ; 7                  ; Untyped                                  ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF                ; Untyped                                  ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON                 ; Untyped                                  ;
; USE_EXTERNAL_PLL                     ; ON                 ; Untyped                                  ;
; IMPLEMENT_IN_LES                     ; OFF                ; Untyped                                  ;
; BUFFER_IMPLEMENTATION                ; RAM                ; Untyped                                  ;
; DPA_INITIAL_PHASE_VALUE              ; 0                  ; Untyped                                  ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF                ; Untyped                                  ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF                ; Untyped                                  ;
; ENABLE_SOFT_CDR_MODE                 ; OFF                ; Untyped                                  ;
; PLL_OPERATION_MODE                   ; NORMAL             ; Untyped                                  ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF                ; Untyped                                  ;
; SIM_DPA_NET_PPM_VARIATION            ; 0                  ; Untyped                                  ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0                  ; Untyped                                  ;
; USE_NO_PHASE_SHIFT                   ; ON                 ; Untyped                                  ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_CONNECTIVITY  ; Untyped                                  ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF                ; Untyped                                  ;
; X_ON_BITSLIP                         ; ON                 ; Untyped                                  ;
; ENABLE_DPA_PLL_CALIBRATION           ; ON                 ; Untyped                                  ;
; CBXI_PARAMETER                       ; adc_serdes_lvds_rx ; Untyped                                  ;
+--------------------------------------+--------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop_112:i_adc_serdes_flipflop3|lpm_ff:lpm_ff_component ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 112         ; Signed Integer                                                    ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                           ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                           ;
; LPM_FFTYPE             ; DFF         ; Untyped                                                           ;
; DEVICE_FAMILY          ; Stratix III ; Untyped                                                           ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch ;
+--------------------+-------------+-------------------------------+
; Parameter Name     ; Value       ; Type                          ;
+--------------------+-------------+-------------------------------+
; fpga_device_family ; Stratix III ; String                        ;
+--------------------+-------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver ;
+--------------------+-------------+-------------------------------------------------------------+
; Parameter Name     ; Value       ; Type                                                        ;
+--------------------+-------------+-------------------------------------------------------------+
; fpga_device_family ; Stratix III ; String                                                      ;
+--------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx ;
+--------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name     ; Value       ; Type                                                                       ;
+--------------------+-------------+----------------------------------------------------------------------------+
; fpga_device_family ; Stratix III ; String                                                                     ;
+--------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Signed Integer                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Signed Integer                                                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Stratix III ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_g9t1 ; Untyped                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; poly_width     ; 32    ; Signed Integer                                                                              ;
; data_width     ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_cmd_receive:receiver|binary_counter:word_counter ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; max            ; 67    ; Signed Integer                                                                                                     ;
; step_size      ; 1     ; Signed Integer                                                                                                     ;
; wrap_around    ; '0'   ; Enumerated                                                                                                         ;
; up_counter     ; '1'   ; Enumerated                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                  ;
; addr_width     ; 4     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_k4c1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                                  ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                        ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                               ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                               ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                               ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                               ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                               ;
; DEVICE_FAMILY          ; Stratix III       ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                                    ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                                    ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                               ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                               ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; cntr_gaj          ; Untyped                                                                                                               ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                                 ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                       ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                              ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                              ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                              ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                              ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; DEVICE_FAMILY          ; Stratix III       ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                                   ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                                   ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                              ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                              ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; cntr_gaj          ; Untyped                                                                                                              ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|counter:bit_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; max            ; 67    ; Signed Integer                                                                                                     ;
; step_size      ; 1     ; Signed Integer                                                                                                     ;
; wrap_around    ; '0'   ; Enumerated                                                                                                         ;
; up_counter     ; '1'   ; Enumerated                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                  ;
; addr_width     ; 4     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|altsyncram:fifo_storage ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_k4c1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:write_pointer ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                                  ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                        ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                               ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                               ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                               ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                               ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                               ;
; DEVICE_FAMILY          ; Stratix III       ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                                    ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                                    ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                               ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                               ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; cntr_gaj          ; Untyped                                                                                                               ;
+------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|lpm_counter:read_pointer ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                                 ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTH              ; 4                 ; Signed Integer                                                                                                       ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                                                              ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                              ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                              ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                              ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; DEVICE_FAMILY          ; Stratix III       ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                                   ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                                   ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                              ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                              ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; cntr_gaj          ; Untyped                                                                                                              ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|shift_reg:tx_buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; poly_width     ; 32    ; Signed Integer                                                                                    ;
; data_width     ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|dispatch_reply_transmit:transmitter|binary_counter:word_counter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|reg:hdr0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|reg:hdr1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispatch:i_dispatch|altsyncram:buf ;
+------------------------------------+----------------------+---------------------+
; Parameter Name                     ; Value                ; Type                ;
+------------------------------------+----------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped             ;
; WIDTH_A                            ; 32                   ; Signed Integer      ;
; WIDTHAD_A                          ; 11                   ; Signed Integer      ;
; NUMWORDS_A                         ; 0                    ; Signed Integer      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped             ;
; WIDTH_B                            ; 32                   ; Signed Integer      ;
; WIDTHAD_B                          ; 11                   ; Signed Integer      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; INIT_FILE                          ; UNUSED               ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped             ;
; ENABLE_ECC                         ; FALSE                ; Untyped             ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_4vl3      ; Untyped             ;
+------------------------------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; revision       ; 00000101000000000000000000000011 ; Unsigned Binary ;
; card_type      ; 010                              ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:0:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:1:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:2:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|one_wire_master:master ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; tristate       ; INTERNAL ; String                                                        ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|one_wire_master:master|shift_reg:tx_data_reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|one_wire_master:master|shift_reg:rx_data_reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|one_wire_master:master|binary_counter:bit_counter ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|one_wire_master:master|binary_counter:timer_counter ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 18    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|counter:byte_counter ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; max            ; 9     ; Signed Integer                                                 ;
; step_size      ; 1     ; Signed Integer                                                 ;
; wrap_around    ; '1'   ; Enumerated                                                     ;
; up_counter     ; '1'   ; Enumerated                                                     ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data3 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data4 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:id_data5 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:thermo_data0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: id_thermo:i_id_thermo|reg:thermo_data1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:tx_addr_reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:rx_data_reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_thermo:i_fpga_thermo|reg:thermo_data ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst ;
+-----------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value       ; Type                                                                                                                                                                                                                                     ;
+-----------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; glocal_data_bits      ; 64          ; Signed Integer                                                                                                                                                                                                                           ;
; glocal_burst_len      ; 1           ; Signed Integer                                                                                                                                                                                                                           ;
; glocal_burst_len_bits ; 1           ; Signed Integer                                                                                                                                                                                                                           ;
; glocal_avalon_if      ; true        ; String                                                                                                                                                                                                                                   ;
; gdwidth_ratio         ; 4           ; Signed Integer                                                                                                                                                                                                                           ;
; guse_afi_if           ; false       ; String                                                                                                                                                                                                                                   ;
; gmem_type             ; ddr2_sdram  ; String                                                                                                                                                                                                                                   ;
; gmem_chipsels         ; 1           ; Signed Integer                                                                                                                                                                                                                           ;
; gmem_chip_bits        ; 1           ; Signed Integer                                                                                                                                                                                                                           ;
; gmem_row_bits         ; 13          ; Signed Integer                                                                                                                                                                                                                           ;
; gmem_bank_bits        ; 2           ; Signed Integer                                                                                                                                                                                                                           ;
; gmem_col_bits         ; 10          ; Signed Integer                                                                                                                                                                                                                           ;
; gmem_dq_per_dqs       ; 8           ; Signed Integer                                                                                                                                                                                                                           ;
; gmem_pch_bit          ; 10          ; Signed Integer                                                                                                                                                                                                                           ;
; gmem_odt_ranks        ; 1           ; Signed Integer                                                                                                                                                                                                                           ;
; greg_dimm             ; false       ; String                                                                                                                                                                                                                                   ;
; gpipeline_commands    ; false       ; String                                                                                                                                                                                                                                   ;
; gfamily               ; Stratix III ; String                                                                                                                                                                                                                                   ;
; guser_refresh         ; false       ; String                                                                                                                                                                                                                                   ;
; gDENALI_ODT_TEST_MODE ; false       ; String                                                                                                                                                                                                                                   ;
; gUSE_CUSTOM_INIT_SEQ  ; false       ; String                                                                                                                                                                                                                                   ;
+-----------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if ;
+---------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value       ; Type                                                                                                                                                                                                                                                                                     ;
+---------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; glocal_data_bits    ; 64          ; Signed Integer                                                                                                                                                                                                                                                                           ;
; gfamily             ; Stratix III ; String                                                                                                                                                                                                                                                                                   ;
; gmem_dq_per_dqs     ; 8           ; Signed Integer                                                                                                                                                                                                                                                                           ;
; glpm_showahead_mode ; OFF         ; String                                                                                                                                                                                                                                                                                   ;
+---------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                    ;
; lpm_width               ; 72          ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY           ; Stratix III ; Untyped                                                                                                                                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 9           ; Untyped                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_g4f1 ; Untyped                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf ;
+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                                                                                                                                                                  ;
+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; glocal_data_bits      ; 64         ; Signed Integer                                                                                                                                                                                                                                                        ;
; glocal_burst_len      ; 1          ; Signed Integer                                                                                                                                                                                                                                                        ;
; glocal_burst_len_bits ; 1          ; Signed Integer                                                                                                                                                                                                                                                        ;
; gfamily               ; Stratix    ; String                                                                                                                                                                                                                                                                ;
; gmem_type             ; ddr2_sdram ; String                                                                                                                                                                                                                                                                ;
; gmem_chip_bits        ; 1          ; Signed Integer                                                                                                                                                                                                                                                        ;
; gmem_row_bits         ; 13         ; Signed Integer                                                                                                                                                                                                                                                        ;
; gmem_bank_bits        ; 2          ; Signed Integer                                                                                                                                                                                                                                                        ;
; gmem_col_bits         ; 10         ; Signed Integer                                                                                                                                                                                                                                                        ;
; gbuffer_bits          ; 30         ; Signed Integer                                                                                                                                                                                                                                                        ;
+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gwidth         ; 30    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; gdepth         ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; gmem_row_bits  ; 13    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; gmem_bank_bits ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_row_bits  ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; gmem_bank_bits ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1          ; Signed Integer                                                                                                                                                                                                                                                                            ;
; gmem_bank_bits ; 2          ; Signed Integer                                                                                                                                                                                                                                                                            ;
; gmem_type      ; ddr2_sdram ; String                                                                                                                                                                                                                                                                                    ;
; gdwidth_ratio  ; 4          ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1          ; Signed Integer                                                                                                                                                                                                                                                                            ;
; gmem_bank_bits ; 2          ; Signed Integer                                                                                                                                                                                                                                                                            ;
; gmem_type      ; ddr2_sdram ; String                                                                                                                                                                                                                                                                                    ;
; gdwidth_ratio  ; 4          ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1          ; Signed Integer                                                                                                                                                                                                                                                                            ;
; gmem_bank_bits ; 2          ; Signed Integer                                                                                                                                                                                                                                                                            ;
; gmem_type      ; ddr2_sdram ; String                                                                                                                                                                                                                                                                                    ;
; gdwidth_ratio  ; 4          ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gmem_chip_bits ; 1          ; Signed Integer                                                                                                                                                                                                                                                                            ;
; gmem_bank_bits ; 2          ; Signed Integer                                                                                                                                                                                                                                                                            ;
; gmem_type      ; ddr2_sdram ; String                                                                                                                                                                                                                                                                                    ;
; gdwidth_ratio  ; 4          ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst ;
+------------------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value          ; Type                                                                                                                                                                         ;
+------------------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AC_PHASE                           ; MEM_CLK        ; String                                                                                                                                                                       ;
; ADDR_CMD_ADD_INTERMEDIATE_REGS     ; FALSE          ; String                                                                                                                                                                       ;
; ADDR_CMD_ADD_1T                    ; TRUE           ; String                                                                                                                                                                       ;
; ADDR_CMD_NEGEDGE_EN                ; FALSE          ; String                                                                                                                                                                       ;
; ADDR_CMD_2T_EN                     ; 1              ; Signed Integer                                                                                                                                                               ;
; ADDR_COUNT_WIDTH                   ; 4              ; Signed Integer                                                                                                                                                               ;
; BIDIR_DPINS                        ; 1              ; Signed Integer                                                                                                                                                               ;
; CAPTURE_MIMIC_PATH                 ; 0              ; Signed Integer                                                                                                                                                               ;
; CLOCK_INDEX_WIDTH                  ; 4              ; Signed Integer                                                                                                                                                               ;
; DDR_MIMIC_PATH_EN                  ; 1              ; Signed Integer                                                                                                                                                               ;
; DEDICATED_MEMORY_CLK_EN            ; 0              ; Signed Integer                                                                                                                                                               ;
; DLL_EXPORT_IMPORT                  ; EXPORT         ; String                                                                                                                                                                       ;
; DLL_DELAY_BUFFER_MODE              ; LOW            ; String                                                                                                                                                                       ;
; DLL_DELAY_CHAIN_LENGTH             ; 8              ; Signed Integer                                                                                                                                                               ;
; DQS_OUT_MODE                       ; DELAY_CHAIN2   ; String                                                                                                                                                                       ;
; DQS_PHASE                          ; 9000           ; Signed Integer                                                                                                                                                               ;
; DQS_PHASE_SETTING                  ; 2              ; Signed Integer                                                                                                                                                               ;
; DWIDTH_RATIO                       ; 4              ; Signed Integer                                                                                                                                                               ;
; ENABLE_DEBUG                       ; 0              ; Signed Integer                                                                                                                                                               ;
; FAMILY                             ; Stratix III    ; String                                                                                                                                                                       ;
; GENERATE_WRITE_DQS                 ; 1              ; Signed Integer                                                                                                                                                               ;
; LOCAL_IF_CLK_PS                    ; 10000          ; Signed Integer                                                                                                                                                               ;
; LOCAL_IF_AWIDTH                    ; 23             ; Signed Integer                                                                                                                                                               ;
; LOCAL_IF_BURST_LENGTH              ; 1              ; Signed Integer                                                                                                                                                               ;
; LOCAL_IF_DWIDTH                    ; 64             ; Signed Integer                                                                                                                                                               ;
; LOCAL_IF_DRATE                     ; HALF           ; String                                                                                                                                                                       ;
; LOCAL_IF_TYPE_AVALON_STR           ; true           ; String                                                                                                                                                                       ;
; LOCAL_BURST_LEN_BITS               ; 1              ; Signed Integer                                                                                                                                                               ;
; MEM_ADDR_CMD_BUS_COUNT             ; 1              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_PRESET_RLAT                 ; 0              ; Signed Integer                                                                                                                                                               ;
; MEM_TCL                            ; 5.0            ; String                                                                                                                                                                       ;
; MEM_IF_MEMTYPE                     ; DDR2           ; String                                                                                                                                                                       ;
; MEM_IF_DQSN_EN                     ; 1              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_DWIDTH                      ; 16             ; Signed Integer                                                                                                                                                               ;
; MEM_IF_ROWADDR_WIDTH               ; 13             ; Signed Integer                                                                                                                                                               ;
; MEM_IF_BANKADDR_WIDTH              ; 2              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_PHY_NAME                    ; STRATIXIII_DQS ; String                                                                                                                                                                       ;
; MEM_IF_CS_WIDTH                    ; 1              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_BE_WIDTH                    ; 8              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_DM_WIDTH                    ; 2              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_DM_PINS_EN                  ; 1              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_DQ_PER_DQS                  ; 8              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_DQS_CAPTURE_EN              ; 1              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_DQS_WIDTH                   ; 2              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_OCT_EN                      ; 1              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_POSTAMBLE_EN_WIDTH          ; 2              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_CLK_PAIR_COUNT              ; 1              ; Signed Integer                                                                                                                                                               ;
; MEM_IF_CLK_PS                      ; 5000           ; Signed Integer                                                                                                                                                               ;
; MEM_IF_CLK_PS_STR                  ; 5000 ps        ; String                                                                                                                                                                       ;
; MIF_FILENAME                       ; PLL.MIF        ; String                                                                                                                                                                       ;
; MIMIC_DEBUG_EN                     ; 0              ; Signed Integer                                                                                                                                                               ;
; MIMIC_PATH_TRACKING_EN             ; 1              ; Signed Integer                                                                                                                                                               ;
; NUM_MIMIC_SAMPLE_CYCLES            ; 6              ; Signed Integer                                                                                                                                                               ;
; NUM_DEBUG_SAMPLES_TO_STORE         ; 4096           ; Signed Integer                                                                                                                                                               ;
; ODT_ADD_1T                         ; FALSE          ; String                                                                                                                                                                       ;
; PLL_EXPORT_IMPORT                  ; NONE           ; String                                                                                                                                                                       ;
; PLL_REF_CLK_PS                     ; 40000          ; Signed Integer                                                                                                                                                               ;
; PLL_STEPS_PER_CYCLE                ; 48             ; Signed Integer                                                                                                                                                               ;
; PLL_TYPE                           ; ENHANCED       ; String                                                                                                                                                                       ;
; PLL_RECONFIG_PORTS_EN              ; 0              ; Signed Integer                                                                                                                                                               ;
; POSTAMBLE_INITIAL_LAT              ; 13             ; Signed Integer                                                                                                                                                               ;
; POSTAMBLE_AWIDTH                   ; 6              ; Signed Integer                                                                                                                                                               ;
; POSTAMBLE_CALIBRATION_AND_SETUP_EN ; 1              ; Signed Integer                                                                                                                                                               ;
; POSTAMBLE_HALFT_EN                 ; 0              ; Signed Integer                                                                                                                                                               ;
; POSTAMBLE_RESYNC_LAT_CTL_EN        ; 0              ; Signed Integer                                                                                                                                                               ;
; RDP_INITIAL_LAT                    ; 4              ; Signed Integer                                                                                                                                                               ;
; RDP_RESYNC_LAT_CTL_EN              ; 0              ; Signed Integer                                                                                                                                                               ;
; RESYNC_CALIBRATION_AND_SETUP_EN    ; 1              ; Signed Integer                                                                                                                                                               ;
; RESYNC_CALIBRATE_ONLY_ONE_BIT_EN   ; 0              ; Signed Integer                                                                                                                                                               ;
; RESYNC_PIPELINE_DEPTH              ; 0              ; Signed Integer                                                                                                                                                               ;
; READ_LAT_WIDTH                     ; 5              ; Signed Integer                                                                                                                                                               ;
; SPEED_GRADE                        ; C3             ; String                                                                                                                                                                       ;
; TRAINING_DATA_WIDTH                ; 32             ; Signed Integer                                                                                                                                                               ;
; SCAN_CLK_DIVIDE_BY                 ; 2              ; Signed Integer                                                                                                                                                               ;
; USE_MEM_CLK_FOR_ADDR_CMD_CLK       ; 0              ; Signed Integer                                                                                                                                                               ;
; QDRII_MEM_DLL_NUM_CLK_CYCLES       ; 2048           ; Signed Integer                                                                                                                                                               ;
; REG_DIMM                           ; 0              ; Signed Integer                                                                                                                                                               ;
; ENABLE_DDR3_SEQUENCER              ; FALSE          ; String                                                                                                                                                                       ;
; DQS_DELAY_CTL_WIDTH                ; 6              ; Signed Integer                                                                                                                                                               ;
+------------------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio ;
+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value        ; Type                                                                                                                                                                                                                           ;
+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_CLK_PS             ; 5000         ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_CLK_PS_STR         ; 5000 ps      ; String                                                                                                                                                                                                                         ;
; MEM_IF_BANKADDR_WIDTH     ; 2            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_CS_WIDTH           ; 1            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_DWIDTH             ; 16           ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_DM_PINS_EN         ; 1            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_DM_WIDTH           ; 2            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_DQ_PER_DQS         ; 8            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_DQS_CAPTURE_EN     ; 1            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_DQS_WIDTH          ; 2            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_MEMTYPE            ; DDR2         ; String                                                                                                                                                                                                                         ;
; MEM_IF_DQSN_EN            ; 1            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_OCT_EN             ; 1            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_POSTAMBLE_EN_WIDTH ; 2            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_ROWADDR_WIDTH      ; 13           ; Signed Integer                                                                                                                                                                                                                 ;
; DLL_DELAY_BUFFER_MODE     ; LOW          ; String                                                                                                                                                                                                                         ;
; DQS_OUT_MODE              ; DELAY_CHAIN2 ; String                                                                                                                                                                                                                         ;
; DQS_PHASE                 ; 9000         ; Signed Integer                                                                                                                                                                                                                 ;
; DQS_PHASE_SETTING         ; 2            ; Signed Integer                                                                                                                                                                                                                 ;
; DWIDTH_RATIO              ; 4            ; Signed Integer                                                                                                                                                                                                                 ;
; ENABLE_DDR3_SEQUENCER     ; FALSE        ; String                                                                                                                                                                                                                         ;
; DQS_DELAY_CTL_WIDTH       ; 6            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_TCL                   ; 5.0          ; String                                                                                                                                                                                                                         ;
; DQS_DELAY_USES_OFFSET     ; false        ; String                                                                                                                                                                                                                         ;
+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                                          ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                                          ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                                          ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                                          ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                                          ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip ;
+-------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_CLK_PS           ; 5000    ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_IF_CLK_PS_STR       ; 5000 ps ; String                                                                                                                                                                                                                                                                                       ;
; MEM_IF_MEMTYPE          ; DDR2    ; String                                                                                                                                                                                                                                                                                       ;
; MEM_IF_DQSN_EN          ; 1       ; Signed Integer                                                                                                                                                                                                                                                                               ;
; DLL_DELAY_BUFFER_MODE   ; LOW     ; String                                                                                                                                                                                                                                                                                       ;
; DQS_PHASE               ; 9000    ; Signed Integer                                                                                                                                                                                                                                                                               ;
; DQS_PHASE_SETTING       ; 2       ; Signed Integer                                                                                                                                                                                                                                                                               ;
; DWIDTH_RATIO            ; 4       ; Signed Integer                                                                                                                                                                                                                                                                               ;
; ENABLE_DDR3_SEQUENCER   ; FALSE   ; String                                                                                                                                                                                                                                                                                       ;
; DQS_DELAY_CTL_WIDTH     ; 6       ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_TCL                 ; 5.0     ; String                                                                                                                                                                                                                                                                                       ;
; DQS_DELAY_CODE_FROM_DLL ; true    ; String                                                                                                                                                                                                                                                                                       ;
; DQS_DELAY_USES_OFFSET   ; false   ; String                                                                                                                                                                                                                                                                                       ;
; USE_DQS_DELAY_LATCHES   ; false   ; String                                                                                                                                                                                                                                                                                       ;
; DQS_USE_PHASECTRL_IN    ; false   ; String                                                                                                                                                                                                                                                                                       ;
; MEM_IF_USE_T11          ; 0       ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_IF_USE_T7           ; 0       ; Signed Integer                                                                                                                                                                                                                                                                               ;
+-------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                                    ;
; INVERT_OP_FOR_DQSN                      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                                    ;
; MEM_IF_DQSN_EN                          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_STR_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_STR_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                                    ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                                    ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op ;
+-----------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                                                 ;
; INVERT_OP_FOR_DQSN                      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                                                 ;
; MEM_IF_DQSN_EN                          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_STR_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_STR_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                                                 ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                                                 ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_DWIDTH                           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                              ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                              ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_CAPT_T1_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                              ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                              ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                                          ;
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                                          ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                                          ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; MEM_IF_WR_T9_DESKEW_EN                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; MEM_IF_WR_T10_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                                          ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                                          ;
; SINGLE_LEVELLING_DELAY_CHAIN            ; true  ; String                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip ;
+-------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_CLK_PS           ; 5000    ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_IF_CLK_PS_STR       ; 5000 ps ; String                                                                                                                                                                                                                                                                                       ;
; MEM_IF_MEMTYPE          ; DDR2    ; String                                                                                                                                                                                                                                                                                       ;
; MEM_IF_DQSN_EN          ; 1       ; Signed Integer                                                                                                                                                                                                                                                                               ;
; DLL_DELAY_BUFFER_MODE   ; LOW     ; String                                                                                                                                                                                                                                                                                       ;
; DQS_PHASE               ; 9000    ; Signed Integer                                                                                                                                                                                                                                                                               ;
; DQS_PHASE_SETTING       ; 2       ; Signed Integer                                                                                                                                                                                                                                                                               ;
; DWIDTH_RATIO            ; 4       ; Signed Integer                                                                                                                                                                                                                                                                               ;
; ENABLE_DDR3_SEQUENCER   ; FALSE   ; String                                                                                                                                                                                                                                                                                       ;
; DQS_DELAY_CTL_WIDTH     ; 6       ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_TCL                 ; 5.0     ; String                                                                                                                                                                                                                                                                                       ;
; DQS_DELAY_CODE_FROM_DLL ; true    ; String                                                                                                                                                                                                                                                                                       ;
; DQS_DELAY_USES_OFFSET   ; false   ; String                                                                                                                                                                                                                                                                                       ;
; USE_DQS_DELAY_LATCHES   ; false   ; String                                                                                                                                                                                                                                                                                       ;
; DQS_USE_PHASECTRL_IN    ; false   ; String                                                                                                                                                                                                                                                                                       ;
; MEM_IF_USE_T11          ; 0       ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_IF_USE_T7           ; 0       ; Signed Integer                                                                                                                                                                                                                                                                               ;
+-------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                                    ;
; INVERT_OP_FOR_DQSN                      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                                    ;
; MEM_IF_DQSN_EN                          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_STR_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_STR_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                                    ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                                    ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op ;
+-----------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_BUFFER_MODE                   ; LOW   ; String                                                                                                                                                                                                                                                                                                 ;
; INVERT_OP_FOR_DQSN                      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_MEMTYPE                          ; DDR2  ; String                                                                                                                                                                                                                                                                                                 ;
; MEM_IF_DQSN_EN                          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_OCT_EN                           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; DQS_DELAY_CTL_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; DWIDTH_RATIO                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_STR_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_STR_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_OCT_T9_DESKEW_EN                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_OCT_T10_DESKEW_EN                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_IF_SHIFT_SERIES_TERMINATION_CONTROL ; false ; String                                                                                                                                                                                                                                                                                                 ;
; ENABLE_DDR3_SEQUENCER                   ; FALSE ; String                                                                                                                                                                                                                                                                                                 ;
; OPA_USES_DELAYED_CLK                    ; true  ; String                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp ;
+-----------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value       ; Type                                                                                                                                                                                                                                                           ;
+-----------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_COUNT_WIDTH      ; 4           ; Signed Integer                                                                                                                                                                                                                                                 ;
; BIDIR_DPINS           ; 1           ; Signed Integer                                                                                                                                                                                                                                                 ;
; DWIDTH_RATIO          ; 4           ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_IF_CLK_PS         ; 5000        ; Signed Integer                                                                                                                                                                                                                                                 ;
; FAMILY                ; Stratix III ; String                                                                                                                                                                                                                                                         ;
; MEM_IF_DQ_PER_DQS     ; 8           ; Signed Integer                                                                                                                                                                                                                                                 ;
; RDP_INITIAL_LAT       ; 4           ; Signed Integer                                                                                                                                                                                                                                                 ;
; RDP_RESYNC_LAT_CTL_EN ; 0           ; Signed Integer                                                                                                                                                                                                                                                 ;
; RESYNC_PIPELINE_DEPTH ; 0           ; Signed Integer                                                                                                                                                                                                                                                 ;
+-----------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; MLAB                 ; Untyped                                                                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jej1      ; Untyped                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp ;
+-----------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value       ; Type                                                                                                                                                                                                                                                           ;
+-----------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_COUNT_WIDTH      ; 4           ; Signed Integer                                                                                                                                                                                                                                                 ;
; BIDIR_DPINS           ; 1           ; Signed Integer                                                                                                                                                                                                                                                 ;
; DWIDTH_RATIO          ; 4           ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_IF_CLK_PS         ; 5000        ; Signed Integer                                                                                                                                                                                                                                                 ;
; FAMILY                ; Stratix III ; String                                                                                                                                                                                                                                                         ;
; MEM_IF_DQ_PER_DQS     ; 8           ; Signed Integer                                                                                                                                                                                                                                                 ;
; RDP_INITIAL_LAT       ; 4           ; Signed Integer                                                                                                                                                                                                                                                 ;
; RDP_RESYNC_LAT_CTL_EN ; 0           ; Signed Integer                                                                                                                                                                                                                                                 ;
; RESYNC_PIPELINE_DEPTH ; 0           ; Signed Integer                                                                                                                                                                                                                                                 ;
+-----------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; MLAB                 ; Untyped                                                                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jej1      ; Untyped                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                                                      ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAMILY         ; STRATIXIII ; String                                                                                                                                                                                                                                                    ;
; OCT_LAT_WIDTH  ; 5          ; Signed Integer                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4          ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIDIR_DPINS        ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; LOCAL_IF_DRATE     ; HALF  ; String                                                                                                                                                                                                                                                           ;
; LOCAL_IF_DWIDTH    ; 64    ; Signed Integer                                                                                                                                                                                                                                                   ;
; MEM_IF_DQS_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
; MEM_IF_DQ_PER_DQS  ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
; MEM_IF_DM_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
; MEM_IF_BE_WIDTH    ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
; MEM_IF_OCT_EN      ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; GENERATE_WRITE_DQS ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; MEM_IF_DWIDTH      ; 16    ; Signed Integer                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO       ; 4     ; Signed Integer                                                                                                                                                                                                                                                   ;
; MEM_IF_DM_PINS_EN  ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; MEM_IF_MEMTYPE     ; DDR2  ; String                                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAMILY                 ; Stratix III ; String                                                                                                                                                                                                                                              ;
; MEM_ADDR_CMD_BUS_COUNT ; 1           ; Signed Integer                                                                                                                                                                                                                                      ;
; MEM_IF_BANKADDR_WIDTH  ; 2           ; Signed Integer                                                                                                                                                                                                                                      ;
; MEM_IF_CS_WIDTH        ; 1           ; Signed Integer                                                                                                                                                                                                                                      ;
; MEM_IF_MEMTYPE         ; DDR2        ; String                                                                                                                                                                                                                                              ;
; MEM_IF_ROWADDR_WIDTH   ; 13          ; Signed Integer                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO           ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                    ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                    ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                    ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                               ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                               ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                 ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                                         ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; MEM_IF_MEMTYPE ; DDR2  ; String                                                                                                                                                                                                                                                                                                           ;
; DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst ;
+----------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                     ; Value    ; Type                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width_ratio                                   ; 4        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; pll_phases                                         ; 48       ; Signed Integer                                                                                                                                                                                                                                                                           ;
; training_data_width                                ; 32       ; Signed Integer                                                                                                                                                                                                                                                                           ;
; latency_counter_width                              ; 5        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; memory_controller_avalon_interface                 ; true     ; String                                                                                                                                                                                                                                                                                   ;
; memory_controller_maximum_burst_length             ; 1        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; memory_controller_maximum_burst_length_width       ; 1        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; memory_controller_address_width                    ; 23       ; Signed Integer                                                                                                                                                                                                                                                                           ;
; memory_controller_data_width                       ; 64       ; Signed Integer                                                                                                                                                                                                                                                                           ;
; clock_index_width                                  ; 4        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; clock_cycles_between_measure_clock_phase_detection ; 20000000 ; Signed Integer                                                                                                                                                                                                                                                                           ;
; metastability_guard_registers                      ; 2        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; enable_resynchronisation_calibration_and_setup     ; 1        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; enable_one_bit_resynchronisation_calibration       ; 0        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; enable_postamble_calibration_and_setup             ; 1        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; enable_tracking                                    ; 1        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; enable_internal_ram_power_up_initialisation        ; 0        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; enable_debugging_information                       ; 0        ; Signed Integer                                                                                                                                                                                                                                                                           ;
; enable_v72_rsu                                     ; 0        ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1 ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_chain_length             ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; delay_chain_length_index_width ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; delay_chain_first_index        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
; delay_value_index_width        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1 ;
+----------------------------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                                 ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; external_ram_data_width                                        ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; data_width_ratio                                               ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; training_data_width                                            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; training_data_index_width                                      ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; training_data_width_divided_by_data_width_ratio                ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; memory_controller_avalon_interface                             ; true  ; String                                                                                                                                                                                                                                                                                                                      ;
; memory_controller_maximum_burst_length                         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; memory_controller_maximum_burst_length_width                   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; memory_controller_address_width                                ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; memory_controller_data_width                                   ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; memory_controller_maximum_write_and_read_address               ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; memory_controller_write_and_read_address_width                 ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; memory_controller_maximum_beat_index                           ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; memory_controller_beat_index_width                             ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; memory_controller_maximum_beat_within_burst_index              ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; memory_controller_beat_within_burst_index_representation_width ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2 ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3 ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1 ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width_ratio                ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; external_ram_data_maximum_index ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; external_ram_data_index_width   ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; pll_phase_maximum_index         ; 47    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; pll_phase_index_width           ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; clock_index_width               ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; internal_ram_address_width      ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2 ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3 ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1 ;
+--------------------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                   ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memory_controller_avalon_interface               ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; memory_controller_maximum_burst_length           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_maximum_burst_length_width     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_address_width                  ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_maximum_write_and_read_address ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; memory_controller_write_and_read_address_width   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; enable_issue_one_extra_read_command              ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1 ;
+-------------------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memory_controller_data_width                                ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; data_width_ratio                                            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; external_ram_data_width                                     ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; external_ram_data_index_width                               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; training_data_width                                         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; latency_counter_width                                       ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; memory_controller_maximum_read_commands_issued              ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; memory_controller_read_commands_issued_representation_width ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; enable_one_extra_read_command_issued                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1 ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_right_register_length ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2 ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_right_register_length ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3 ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_right_register_length ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4 ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift_right_register_length ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1 ;
+----------------------------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                                       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width_ratio                                                     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; external_ram_data_width                                              ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; external_ram_data_representation_width                               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; external_ram_data_maximum_index                                      ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; external_ram_data_index_width                                        ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; pll_phases                                                           ; 48    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; pll_phase_maximum_index                                              ; 47    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; pll_phase_index_width                                                ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; centre_of_data_valid_window_maximum_index                            ; 95    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; centre_of_data_valid_window_representation_width                     ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; clock_index_width                                                    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; internal_ram_address_width                                           ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; internal_ram_last_resynchronisation_calibration_address              ; 1535  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; internal_ram_data_width                                              ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; internal_ram_read_latency                                            ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; internal_ram_read_latency_representation_width                       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; training_data_width_divided_by_data_width_ratio                      ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; training_data_width_divided_by_data_width_ratio_representation_width ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
; enable_internal_ram                                                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw ;
+--------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                   ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; centre_of_data_valid_window_maximum_index        ; 95    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; centre_of_data_valid_window_representation_width ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; enable_input_controlled_decrement                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1 ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; increment_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; modulo           ; 96    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; increment_signed         ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; addend2_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1 ;
+--------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                   ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; internal_ram_address_width                       ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; internal_ram_first_postamble_calibration_address ; 1536  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; internal_ram_last_postamble_calibration_address  ; 1567  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; external_ram_data_index_width                    ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1 ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_chain_length_index_width ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; delay_chain_length             ; 31    ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1 ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_chain_length             ; 31    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
; delay_chain_length_index_width ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
; delay_chain_first_index        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
; delay_value_index_width        ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_chain_length             ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                       ;
; delay_chain_length_index_width ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                       ;
; delay_chain_first_index        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                       ;
; delay_value_index_width        ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_chain_length             ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; delay_chain_length_index_width ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; delay_chain_first_index        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; delay_value_index_width        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1 ;
+----------------------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                                 ; Value    ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width_ratio                                               ; 4        ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; pll_phases                                                     ; 48       ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; pll_phase_representation_width                                 ; 6        ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; pll_phase_maximum_index                                        ; 47       ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; pll_phase_index_width                                          ; 6        ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; clock_index_width                                              ; 4        ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; clock_cycles_between_measure_clock_phase_detection             ; 20000000 ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; clock_cycles_between_measure_clock_phase_detection_index_width ; 25       ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; enable_adjust_clock_by_at_most_one_pll_phase                   ; 1        ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2 ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1 ;
+-------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; centre_of_data_valid_window_maximum_index ; 47    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; centre_of_data_valid_window_index_width   ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1 ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2 ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; disable_at_maximum_count ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; increment_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; modulo           ; 96    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; addend2_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_subtracter:\increment_signed_true:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; subtrahend_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:\increment_signed_true:alt_mem_phy_adder_instance1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; addend2_signed ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1 ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phases                  ; 96    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; phase_index_width       ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; enable_output_registers ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input1_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; input2_signed  ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minuend_signed    ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; subtrahend_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3 ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count_signed             ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; increment_signed         ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; disable_at_maximum_count ; true  ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; reset_at_maximum_count   ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addend1_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; addend2_signed ; false ; Enumerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa ;
+-----------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value       ; Type                                                                                                                                                                                                                                                         ;
+-----------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAMILY                      ; Stratix III ; String                                                                                                                                                                                                                                                       ;
; POSTAMBLE_INITIAL_LAT       ; 13          ; Signed Integer                                                                                                                                                                                                                                               ;
; POSTAMBLE_RESYNC_LAT_CTL_EN ; 0           ; Signed Integer                                                                                                                                                                                                                                               ;
; POSTAMBLE_AWIDTH            ; 6           ; Signed Integer                                                                                                                                                                                                                                               ;
; POSTAMBLE_HALFT_EN          ; 0           ; Signed Integer                                                                                                                                                                                                                                               ;
; MEM_IF_POSTAMBLE_EN_WIDTH   ; 2           ; Signed Integer                                                                                                                                                                                                                                               ;
; DWIDTH_RATIO                ; 4           ; Signed Integer                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; MLAB                 ; Untyped                                                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_nbj1      ; Untyped                                                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa ;
+-----------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value       ; Type                                                                                                                                                                                                                                                         ;
+-----------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAMILY                      ; Stratix III ; String                                                                                                                                                                                                                                                       ;
; POSTAMBLE_INITIAL_LAT       ; 13          ; Signed Integer                                                                                                                                                                                                                                               ;
; POSTAMBLE_RESYNC_LAT_CTL_EN ; 0           ; Signed Integer                                                                                                                                                                                                                                               ;
; POSTAMBLE_AWIDTH            ; 6           ; Signed Integer                                                                                                                                                                                                                                               ;
; POSTAMBLE_HALFT_EN          ; 0           ; Signed Integer                                                                                                                                                                                                                                               ;
; MEM_IF_POSTAMBLE_EN_WIDTH   ; 2           ; Signed Integer                                                                                                                                                                                                                                               ;
; DWIDTH_RATIO                ; 4           ; Signed Integer                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[1].poa|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; MLAB                 ; Untyped                                                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_nbj1      ; Untyped                                                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk ;
+------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value        ; Type                                                                                                                                                                                                                           ;
+------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AC_PHASE                     ; MEM_CLK      ; String                                                                                                                                                                                                                         ;
; CLOCK_INDEX_WIDTH            ; 4            ; Signed Integer                                                                                                                                                                                                                 ;
; DDR_MIMIC_PATH_EN            ; 1            ; Signed Integer                                                                                                                                                                                                                 ;
; DLL_EXPORT_IMPORT            ; EXPORT       ; String                                                                                                                                                                                                                         ;
; LOCAL_IF_CLK_PS              ; 10000        ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_CLK_PAIR_COUNT        ; 1            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_CLK_PS                ; 5000         ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_CLK_PS_STR            ; 5000 ps      ; String                                                                                                                                                                                                                         ;
; MEM_IF_DQ_PER_DQS            ; 8            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_DWIDTH                ; 16           ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_DQS_WIDTH             ; 2            ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_IF_MEMTYPE               ; DDR2         ; String                                                                                                                                                                                                                         ;
; MEM_IF_DQSN_EN               ; 1            ; Signed Integer                                                                                                                                                                                                                 ;
; MIF_FILENAME                 ; PLL.MIF      ; String                                                                                                                                                                                                                         ;
; DWIDTH_RATIO                 ; 4            ; Signed Integer                                                                                                                                                                                                                 ;
; PLL_EXPORT_IMPORT            ; NONE         ; String                                                                                                                                                                                                                         ;
; PLL_REF_CLK_PS               ; 40000        ; Signed Integer                                                                                                                                                                                                                 ;
; PLL_TYPE                     ; ENHANCED     ; String                                                                                                                                                                                                                         ;
; SPEED_GRADE                  ; C3           ; String                                                                                                                                                                                                                         ;
; DLL_DELAY_BUFFER_MODE        ; LOW          ; String                                                                                                                                                                                                                         ;
; DLL_DELAY_CHAIN_LENGTH       ; 8            ; Signed Integer                                                                                                                                                                                                                 ;
; DQS_OUT_MODE                 ; DELAY_CHAIN2 ; String                                                                                                                                                                                                                         ;
; DQS_PHASE                    ; 9000         ; Signed Integer                                                                                                                                                                                                                 ;
; SCAN_CLK_DIVIDE_BY           ; 2            ; Signed Integer                                                                                                                                                                                                                 ;
; USE_MEM_CLK_FOR_ADDR_CMD_CLK ; 0            ; Signed Integer                                                                                                                                                                                                                 ;
; DQS_DELAY_CTL_WIDTH          ; 6            ; Signed Integer                                                                                                                                                                                                                 ;
; USE_DLL_OFFSET               ; false        ; String                                                                                                                                                                                                                         ;
+------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                                                                                                                                                                           ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION   ; Untyped                                                                                                                                                                                                                                                                                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                                                                                                                                                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                                                                                                                                                                                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                                                                                                                                                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                                                                                                                                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                                                                                                                                                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                                                                                                                                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                                                                                                                                                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                                                                                                                                                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK6_MULTIPLY_BY              ; 4                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK5_MULTIPLY_BY              ; 4                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK4_MULTIPLY_BY              ; 8                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK3_MULTIPLY_BY              ; 8                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK2_MULTIPLY_BY              ; 8                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK1_MULTIPLY_BY              ; 8                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK6_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK5_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK4_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK3_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK6_PHASE_SHIFT              ; 6667              ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK3_PHASE_SHIFT              ; -1250             ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK2_PHASE_SHIFT              ; 833               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK0_PHASE_SHIFT              ; 833               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK5_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                                                                                                                                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; M                             ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; N                             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; M2                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; N2                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; SS                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                        ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                                                                                                                                                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                                                                                                                                                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                                                                                                                                                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                                                                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                                                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                                                                                                                                                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                                                                                                                                                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                                                                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                                                                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY        ; Stratix III       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLK5                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLK6                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_SCANCLK                  ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_FBOUT                    ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_PHASEDONE                ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_PHASESTEP                ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_PHASEUPDOWN              ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                ; altpll_8pg3       ; Untyped                                                                                                                                                                                                                                                                                        ;
; VCO_FREQUENCY_CONTROL         ; MANUAL_PHASE      ; Untyped                                                                                                                                                                                                                                                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 104               ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; WIDTH_CLOCK                   ; 10                ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                                                                                                                                                                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                 ; Stratix III       ; Untyped                                                                                                                                                                                                                                                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                 ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[1].reset_rdp_phy_clk_pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:mem_pipe ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:mem_clk_pipe ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:write_clk_pipe ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_1x ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:measure_clk_pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:resync_clk_2x_pipe ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                                                   ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_MIMIC_SAMPLE_CYCLES ; 6     ; Signed Integer                                                                                                                                                                                                                         ;
; SHIFT_REG_COUNTER_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mux:mux ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LOCAL_IF_AWIDTH      ; 23    ; Signed Integer                                                                                                                                                                                                                          ;
; LOCAL_IF_DWIDTH      ; 64    ; Signed Integer                                                                                                                                                                                                                          ;
; LOCAL_BURST_LEN_BITS ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQ_PER_DQS    ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DWIDTH        ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_0_lfsr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; seed           ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_1_lfsr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; seed           ; 11    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_2_lfsr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; seed           ; 21    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_3_lfsr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; seed           ; 31    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_4_lfsr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; seed           ; 41    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_5_lfsr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; seed           ; 51    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_6_lfsr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; seed           ; 61    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_7_lfsr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; seed           ; 71    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 53                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 53                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 36023                                                                                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 54582                                                                                                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                       ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 183                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst         ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Stratix III                      ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 0                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                        ;
; Entity Instance            ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                               ;
;     -- LPM_WIDTH           ; 32                                                                                       ;
;     -- LPM_NUMWORDS        ; 16                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                      ;
;     -- USE_EAB             ; ON                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                                            ;
; Entity Instance            ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                 ;
;     -- lpm_width           ; 72                                                                                                                                                                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                           ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 53                  ; 53               ; 1024         ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis INI Usage                                                               ;
+-----------------------+----------------------------------------------------------------------+
; Option                ; Usage                                                                ;
+-----------------------+----------------------------------------------------------------------+
; Initialization file:  ; C:/mce/cards/readout_card/readout_card/synth_stratix_iii/quartus.ini ;
; rtl_no_super_dupe_reg ; on                                                                   ;
+-----------------------+----------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Fri Aug 21 13:05:39 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off readout_card_stratix_iii -c readout_card_stratix_iii
Info: Using INI file C:/mce/cards/readout_card/readout_card/synth_stratix_iii/quartus.ini
Info: Found 2 design units, including 1 entities, in source file ../../pll/source/rtl/adc_pll_stratix_iii.vhd
    Info: Found design unit 1: adc_pll_stratix_iii-SYN
    Info: Found entity 1: adc_pll_stratix_iii
Info: Found 2 design units, including 1 entities, in source file ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy.vhd
    Info: Found design unit 1: micron_ctrl_phy-SYN
    Info: Found entity 1: micron_ctrl_phy
Info: Found 2 design units, including 1 entities, in source file ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_ex_lfsr8.vhd
    Info: Found design unit 1: micron_ctrl_ex_lfsr8-rtl
    Info: Found entity 1: micron_ctrl_ex_lfsr8
Info: Found 2 design units, including 1 entities, in source file ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_example_driver.vhd
    Info: Found design unit 1: micron_ctrl_example_driver-europa
    Info: Found entity 1: micron_ctrl_example_driver
Info: Found 2 design units, including 1 entities, in source file ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy_alt_mem_phy_pll.vhd
    Info: Found design unit 1: micron_ctrl_phy_alt_mem_phy_pll-SYN
    Info: Found entity 1: micron_ctrl_phy_alt_mem_phy_pll
Info: Found 78 design units, including 27 entities, in source file ../../ddr2_sdram_ctrl/source/rtl/alt_mem_phy_sequencer.vhd
    Info: Found design unit 1: alt_mem_phy_functions
    Info: Found design unit 2: alt_mem_phy_functions-body
    Info: Found design unit 3: alt_mem_phy_logic_functions
    Info: Found design unit 4: alt_mem_phy_logic_functions-body
    Info: Found design unit 5: alt_mem_phy_adder-v1
    Info: Found design unit 6: alt_mem_phy_adder-v2
    Info: Found design unit 7: alt_mem_phy_adder-v2a
    Info: Found design unit 8: alt_mem_phy_adder-v3
    Info: Found design unit 9: alt_mem_phy_adder-v4
    Info: Found design unit 10: alt_mem_phy_adder-v5
    Info: Found design unit 11: alt_mem_phy_negater-v1
    Info: Found design unit 12: alt_mem_phy_absoluter-v1
    Info: Found design unit 13: alt_mem_phy_subtracter-v1
    Info: Found design unit 14: alt_mem_phy_subtracter-v2
    Info: Found design unit 15: alt_mem_phy_subtracter-v3
    Info: Found design unit 16: alt_mem_phy_subtracter-v4
    Info: Found design unit 17: alt_mem_phy_equal_to-v1
    Info: Found design unit 18: alt_mem_phy_equal_to-v2
    Info: Found design unit 19: alt_mem_phy_greater_than-v1
    Info: Found design unit 20: alt_mem_phy_greater_than_or_equal_to-v1
    Info: Found design unit 21: alt_mem_phy_counter-v1
    Info: Found design unit 22: alt_mem_phy_shift_right_register-v1
    Info: Found design unit 23: alt_mem_phy_delay_chain-v1
    Info: Found design unit 24: alt_mem_phy_modulo_counter-v1
    Info: Found design unit 25: alt_mem_phy_modulo_counter-v2
    Info: Found design unit 26: alt_mem_phy_modulo_counter-v3
    Info: Found design unit 27: alt_mem_phy_modulo_counter-v4
    Info: Found design unit 28: alt_mem_phy_modulo_counter-v5
    Info: Found design unit 29: alt_mem_phy_modulus_subtracter-v1
    Info: Found design unit 30: alt_mem_phy_modulus_subtracter-v2
    Info: Found design unit 31: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v1
    Info: Found design unit 32: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v2
    Info: Found design unit 33: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v3
    Info: Found design unit 34: alt_mem_phy_centre_of_data_valid_window-v1
    Info: Found design unit 35: alt_mem_phy_centre_of_data_valid_window-v2
    Info: Found design unit 36: alt_mem_phy_centre_of_largest_data_valid_window-v1
    Info: Found design unit 37: alt_mem_phy_nearest_clock_direction-v1
    Info: Found design unit 38: alt_mem_phy_nearest_clock_direction-v2
    Info: Found design unit 39: alt_mem_phy_tdwu-v1
    Info: Found design unit 40: alt_mem_phy_rcu-v1
    Info: Found design unit 41: alt_mem_phy_tdru-v1
    Info: Found design unit 42: alt_mem_phy_tdcu-v1
    Info: Found design unit 43: alt_mem_phy_tdcu-v2
    Info: Found design unit 44: alt_mem_phy_ram-v1
    Info: Found design unit 45: alt_mem_phy_rsu-v1
    Info: Found design unit 46: alt_mem_phy_rsu-v2
    Info: Found design unit 47: alt_mem_phy_pcu-v1
    Info: Found design unit 48: alt_mem_phy_psu-v1
    Info: Found design unit 49: alt_mem_phy_dvu-v1
    Info: Found design unit 50: alt_mem_phy_tu-v1
    Info: Found design unit 51: alt_mem_phy_sequencer-v1
    Info: Found entity 1: alt_mem_phy_adder
    Info: Found entity 2: alt_mem_phy_negater
    Info: Found entity 3: alt_mem_phy_absoluter
    Info: Found entity 4: alt_mem_phy_subtracter
    Info: Found entity 5: alt_mem_phy_equal_to
    Info: Found entity 6: alt_mem_phy_greater_than
    Info: Found entity 7: alt_mem_phy_greater_than_or_equal_to
    Info: Found entity 8: alt_mem_phy_counter
    Info: Found entity 9: alt_mem_phy_shift_right_register
    Info: Found entity 10: alt_mem_phy_delay_chain
    Info: Found entity 11: alt_mem_phy_modulo_counter
    Info: Found entity 12: alt_mem_phy_modulus_subtracter
    Info: Found entity 13: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2
    Info: Found entity 14: alt_mem_phy_centre_of_data_valid_window
    Info: Found entity 15: alt_mem_phy_centre_of_largest_data_valid_window
    Info: Found entity 16: alt_mem_phy_nearest_clock_direction
    Info: Found entity 17: alt_mem_phy_tdwu
    Info: Found entity 18: alt_mem_phy_rcu
    Info: Found entity 19: alt_mem_phy_tdru
    Info: Found entity 20: alt_mem_phy_tdcu
    Info: Found entity 21: alt_mem_phy_ram
    Info: Found entity 22: alt_mem_phy_rsu
    Info: Found entity 23: alt_mem_phy_pcu
    Info: Found entity 24: alt_mem_phy_psu
    Info: Found entity 25: alt_mem_phy_dvu
    Info: Found entity 26: alt_mem_phy_tu
    Info: Found entity 27: alt_mem_phy_sequencer
Info: Found 17 design units, including 17 entities, in source file ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy_alt_mem_phy.v
    Info: Found entity 1: micron_ctrl_phy_alt_mem_phy
    Info: Found entity 2: micron_ctrl_phy_alt_mem_phy_oct_delay
    Info: Found entity 3: micron_ctrl_phy_alt_mem_phy_ac
    Info: Found entity 4: micron_ctrl_phy_alt_mem_phy_addr_cmd
    Info: Found entity 5: micron_ctrl_phy_alt_mem_phy_dp_io
    Info: Found entity 6: micron_ctrl_phy_alt_mem_phy_dq_io
    Info: Found entity 7: micron_ctrl_phy_alt_mem_phy_clk_reset
    Info: Found entity 8: micron_ctrl_phy_alt_mem_phy_postamble
    Info: Found entity 9: micron_ctrl_phy_alt_mem_phy_read_dp_group
    Info: Found entity 10: micron_ctrl_phy_alt_mem_phy_write_dp
    Info: Found entity 11: micron_ctrl_phy_alt_mem_phy_dqs_op
    Info: Found entity 12: micron_ctrl_phy_alt_mem_phy_dqs_ip
    Info: Found entity 13: micron_ctrl_phy_alt_mem_phy_dm
    Info: Found entity 14: micron_ctrl_phy_alt_mem_phy_mux
    Info: Found entity 15: micron_ctrl_phy_alt_mem_phy_mimic
    Info: Found entity 16: micron_ctrl_phy_alt_mem_phy_mimic_debug
    Info: Found entity 17: micron_ctrl_phy_alt_mem_phy_reset_pipe
Info: Found 2 design units, including 1 entities, in source file ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl.vhd
    Info: Found design unit 1: micron_ctrl-SYN
    Info: Found entity 1: micron_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_controller_phy.vhd
    Info: Found design unit 1: micron_ctrl_controller_phy-europa
    Info: Found entity 1: micron_ctrl_controller_phy
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/leds/source/rtl/leds_pack.vhd
    Info: Found design unit 1: leds_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/data_types_pack.vhd
    Info: Found design unit 1: data_types_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/general_pack.vhd
    Info: Found design unit 1: general_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/command_pack.vhd
    Info: Found design unit 1: command_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/wishbone_pack.vhd
    Info: Found design unit 1: wishbone_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/all_cards/source/rtl/all_cards_pack.vhd
    Info: Found design unit 1: all_cards_pack
Info: Found 1 design units, including 0 entities, in source file ../source/rtl/readout_card_pack.vhd
    Info: Found design unit 1: readout_card_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_pack.vhd
    Info: Found design unit 1: frame_timing_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs_pack.vhd
    Info: Found design unit 1: frame_timing_wbs_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_core_pack.vhd
    Info: Found design unit 1: frame_timing_core_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 2 design units, including 1 entities, in source file ../../pll/source/rtl/rc_pll_stratix_iii.vhd
    Info: Found design unit 1: rc_pll_stratix_iii-SYN
    Info: Found entity 1: rc_pll_stratix_iii
Info: Found 2 design units, including 1 entities, in source file ../../wbs_frame_data/source/rtl/rectangle_ram_bank.vhd
    Info: Found design unit 1: rectangle_ram_bank-SYN
    Info: Found entity 1: rectangle_ram_bank
Info: Found 1 design units, including 1 entities, in source file ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy_alt_mem_phy_sequencer_wrapper.v
    Info: Found entity 1: micron_ctrl_phy_alt_mem_phy_sequencer_wrapper
Info: Found 1 design units, including 1 entities, in source file ../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_auk_ddr_hp_controller_wrapper.v
    Info: Found entity 1: micron_ctrl_auk_ddr_hp_controller_wrapper
Info: Found 18 design units, including 8 entities, in source file ../../ddr2_sdram_ctrl/source/rtl/auk_ddr_hp_controller.vhd
    Info: Found design unit 1: auk_ddr_hp_functions
    Info: Found design unit 2: auk_ddr_hp_functions-body
    Info: Found design unit 3: auk_ddr_hp_avalon_if-rtl
    Info: Found design unit 4: auk_ddr_hp_bank_details-rtl
    Info: Found design unit 5: auk_ddr_hp_init-rtl
    Info: Found design unit 6: auk_ddr2_hp_init-rtl
    Info: Found design unit 7: auk_ddr_hp_custom_fifo-rtl
    Info: Found design unit 8: auk_ddr_hp_input_buf-rtl
    Info: Found design unit 9: auk_ddr_hp_timers-rtl
    Info: Found design unit 10: auk_ddr_hp_controller-rtl
    Info: Found entity 1: auk_ddr_hp_avalon_if
    Info: Found entity 2: auk_ddr_hp_bank_details
    Info: Found entity 3: auk_ddr_hp_init
    Info: Found entity 4: auk_ddr2_hp_init
    Info: Found entity 5: auk_ddr_hp_custom_fifo
    Info: Found entity 6: auk_ddr_hp_input_buf
    Info: Found entity 7: auk_ddr_hp_timers
    Info: Found entity 8: auk_ddr_hp_controller
Info: Found 2 design units, including 1 entities, in source file ../../flux_loop/source/rtl/raw_ram_bank.vhd
    Info: Found design unit 1: raw_ram_bank-SYN
    Info: Found entity 1: raw_ram_bank
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/flipflop_56.vhd
    Info: Found design unit 1: flipflop_56-SYN
    Info: Found entity 1: flipflop_56
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/adc_serdes.vhd
    Info: Found design unit 1: adc_serdes-SYN
    Info: Found entity 1: adc_serdes
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/all_cards/source/rtl/all_cards.vhd
    Info: Found design unit 1: all_cards-rtl
    Info: Found entity 1: all_cards
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/flipflop_112.vhd
    Info: Found design unit 1: flipflop_112-SYN
    Info: Found entity 1: flipflop_112
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/binary_counter.vhd
    Info: Found design unit 1: binary_counter-behav
    Info: Found entity 1: binary_counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/one_wire_master.vhd
    Info: Found design unit 1: one_wire_master-behav
    Info: Found entity 1: one_wire_master
Info: Found 1 design units, including 0 entities, in source file ../../flux_loop/source/rtl/flux_loop_pack.vhd
    Info: Found design unit 1: flux_loop_pack
Info: Found 1 design units, including 0 entities, in source file ../../flux_loop_ctrl/source/rtl/flux_loop_ctrl_pack.vhd
    Info: Found design unit 1: flux_loop_ctrl_pack
Info: Found 1 design units, including 0 entities, in source file ../../adc_sample_coadd/source/rtl/adc_sample_coadd_pack.vhd
    Info: Found design unit 1: adc_sample_coadd_pack
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/smb_master.vhd
    Info: Found design unit 1: smb_master-behav
    Info: Found entity 1: smb_master
Info: Found 1 design units, including 0 entities, in source file ../../fsfb_ctrl/source/rtl/fsfb_ctrl_pack.vhd
    Info: Found design unit 1: fsfb_ctrl_pack
Info: Found 1 design units, including 0 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_pack.vhd
    Info: Found design unit 1: fsfb_calc_pack
Info: Found 1 design units, including 0 entities, in source file ../../sa_bias_ctrl/source/rtl/sa_bias_ctrl_pack.vhd
    Info: Found design unit 1: sa_bias_ctrl_pack
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd
    Info: Found design unit 1: fpga_thermo-rtl
    Info: Found entity 1: fpga_thermo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/parallel_crc.vhd
    Info: Found design unit 1: parallel_crc-behav
    Info: Found entity 1: parallel_crc
Info: Found 1 design units, including 0 entities, in source file ../../offset_ctrl/source/rtl/offset_ctrl_pack.vhd
    Info: Found design unit 1: offset_ctrl_pack
Info: Found 2 design units, including 0 entities, in source file ../../wbs_fb_data/source/rtl/wbs_fb_data_pack.vhd
    Info: Found design unit 1: wbs_fb_data_pack
    Info: Found design unit 2: wbs_fb_data_pack-body
Info: Found 1 design units, including 0 entities, in source file ../../wbs_frame_data/source/rtl/wbs_frame_data_pack.vhd
    Info: Found design unit 1: wbs_frame_data_pack
Info: Found 2 design units, including 1 entities, in source file ../source/rtl/readout_card_stratix_iii.vhd
    Info: Found design unit 1: readout_card_stratix_iii-top
    Info: Found entity 1: readout_card_stratix_iii
Info: Found 2 design units, including 1 entities, in source file ../../wbs_fb_data/source/rtl/ram_8x64.vhd
    Info: Found design unit 1: ram_8x64-SYN
    Info: Found entity 1: ram_8x64
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/async_pack.vhd
    Info: Found design unit 1: async_pack
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/id_thermo/source/rtl/id_thermo.vhd
    Info: Found design unit 1: id_thermo-behav
    Info: Found entity 1: id_thermo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/serial_crc.vhd
    Info: Found design unit 1: serial_crc-behav
    Info: Found entity 1: serial_crc
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/us_timer.vhd
    Info: Found design unit 1: us_timer-behav
    Info: Found entity 1: us_timer
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/leds/source/rtl/leds.vhd
    Info: Found design unit 1: leds-rtl
    Info: Found entity 1: leds
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_rx.vhd
    Info: Found design unit 1: lvds_rx-rtl
    Info: Found entity 1: lvds_rx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_tx.vhd
    Info: Found design unit 1: lvds_tx-rtl
    Info: Found entity 1: lvds_tx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd
    Info: Found design unit 1: frame_timing_wbs-rtl
    Info: Found entity 1: frame_timing_wbs
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing.vhd
    Info: Found design unit 1: frame_timing-beh
    Info: Found entity 1: frame_timing
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_core.vhd
    Info: Found design unit 1: frame_timing_core-beh
    Info: Found entity 1: frame_timing_core
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_wishbone.vhd
    Info: Found design unit 1: dispatch_wishbone-rtl
    Info: Found entity 1: dispatch_wishbone
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd
    Info: Found design unit 1: dispatch_cmd_receive-rtl
    Info: Found entity 1: dispatch_cmd_receive
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd
    Info: Found design unit 1: dispatch_reply_transmit-rtl
    Info: Found entity 1: dispatch_reply_transmit
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch.vhd
    Info: Found design unit 1: dispatch-rtl
    Info: Found entity 1: dispatch
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/coadd_storage.vhd
    Info: Found design unit 1: coadd_storage-SYN
    Info: Found entity 1: coadd_storage
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/coadd_dynamic_manager_ctrl.vhd
    Info: Found design unit 1: coadd_dynamic_manager_ctrl-timing_beh
    Info: Found entity 1: coadd_dynamic_manager_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/coadd_manager_data_path.vhd
    Info: Found design unit 1: coadd_manager_data_path-beh
    Info: Found entity 1: coadd_manager_data_path
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/dynamic_manager_data_path.vhd
    Info: Found design unit 1: dynamic_manager_data_path-rtl
    Info: Found entity 1: dynamic_manager_data_path
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/raw_dat_bank.vhd
    Info: Found design unit 1: raw_dat_bank-SYN
    Info: Found entity 1: raw_dat_bank
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/raw_dat_manager_ctrl.vhd
    Info: Found design unit 1: raw_dat_manager_ctrl-timing_beh
    Info: Found entity 1: raw_dat_manager_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/raw_dat_manager_data_path.vhd
    Info: Found design unit 1: raw_dat_manager_data_path-beh
    Info: Found entity 1: raw_dat_manager_data_path
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/adc_sample_coadd.vhd
    Info: Found design unit 1: adc_sample_coadd-struct
    Info: Found entity 1: adc_sample_coadd
Info: Found 2 design units, including 1 entities, in source file ../../sa_bias_ctrl/source/rtl/sa_bias_clk_domain_crosser.vhd
    Info: Found design unit 1: sa_bias_clk_domain_crosser-rtl
    Info: Found entity 1: sa_bias_clk_domain_crosser
Info: Found 2 design units, including 1 entities, in source file ../../sa_bias_ctrl/source/rtl/sa_bias_ctrl.vhd
    Info: Found design unit 1: sa_bias_ctrl-struct
    Info: Found entity 1: sa_bias_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../sa_bias_ctrl/source/rtl/sa_bias_spi_if.vhd
    Info: Found design unit 1: sa_bias_spi_if-rtl
    Info: Found entity 1: sa_bias_spi_if
Info: Found 2 design units, including 1 entities, in source file ../../offset_ctrl/source/rtl/offset_clk_domain_crosser.vhd
    Info: Found design unit 1: offset_clk_domain_crosser-rtl
    Info: Found entity 1: offset_clk_domain_crosser
Info: Found 2 design units, including 1 entities, in source file ../../offset_ctrl/source/rtl/offset_ctrl.vhd
    Info: Found design unit 1: offset_ctrl-struct
    Info: Found entity 1: offset_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../offset_ctrl/source/rtl/offset_spi_if.vhd
    Info: Found design unit 1: offset_spi_if-rtl
    Info: Found entity 1: offset_spi_if
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/ram_40x64.vhd
    Info: Found design unit 1: ram_40x64-SYN
    Info: Found entity 1: ram_40x64
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_sub29.vhd
    Info: Found design unit 1: fsfb_calc_sub29-SYN
    Info: Found entity 1: fsfb_calc_sub29
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_add_sub32.vhd
    Info: Found design unit 1: fsfb_calc_add_sub32-SYN
    Info: Found entity 1: fsfb_calc_add_sub32
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_adder29.vhd
    Info: Found design unit 1: fsfb_calc_adder29-SYN
    Info: Found entity 1: fsfb_calc_adder29
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_sub45.vhd
    Info: Found design unit 1: fsfb_calc_sub45-SYN
    Info: Found entity 1: fsfb_calc_sub45
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_ctrl/source/rtl/fsfb_ctrl.vhd
    Info: Found design unit 1: fsfb_ctrl-rtl
    Info: Found entity 1: fsfb_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_wn_queue.vhd
    Info: Found design unit 1: fsfb_wn_queue-SYN
    Info: Found entity 1: fsfb_wn_queue
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_add_sub16.vhd
    Info: Found design unit 1: fsfb_calc_add_sub16-SYN
    Info: Found entity 1: fsfb_calc_add_sub16
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_adder30.vhd
    Info: Found design unit 1: fsfb_calc_adder30-SYN
    Info: Found entity 1: fsfb_calc_adder30
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_adder31.vhd
    Info: Found design unit 1: fsfb_calc_adder31-SYN
    Info: Found entity 1: fsfb_calc_adder31
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_adder32.vhd
    Info: Found design unit 1: fsfb_calc_adder32-SYN
    Info: Found entity 1: fsfb_calc_adder32
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_adder65.vhd
    Info: Found design unit 1: fsfb_calc_adder65-SYN
    Info: Found entity 1: fsfb_calc_adder65
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_adder66.vhd
    Info: Found design unit 1: fsfb_calc_adder66-SYN
    Info: Found entity 1: fsfb_calc_adder66
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_filter_storage.vhd
    Info: Found design unit 1: fsfb_filter_storage-SYN
    Info: Found entity 1: fsfb_filter_storage
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_fltr_regs.vhd
    Info: Found design unit 1: fsfb_fltr_regs-rtl
    Info: Found entity 1: fsfb_fltr_regs
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_queue.vhd
    Info: Found design unit 1: fsfb_queue-SYN
    Info: Found entity 1: fsfb_queue
Info: Found 1 design units, including 0 entities, in source file ../../fsfb_corr/source/rtl/fsfb_corr_pack.vhd
    Info: Found design unit 1: fsfb_corr_pack
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_corr/source/rtl/fsfb_corr.vhd
    Info: Found design unit 1: fsfb_corr-rtl
    Info: Found entity 1: fsfb_corr
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_corr/source/rtl/fsfb_corr_multiplier.vhd
    Info: Found design unit 1: fsfb_corr_multiplier-SYN
    Info: Found entity 1: fsfb_corr_multiplier
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_corr/source/rtl/fsfb_corr_subtractor.vhd
    Info: Found design unit 1: fsfb_corr_subtractor-SYN
    Info: Found entity 1: fsfb_corr_subtractor
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_io_controller.vhd
    Info: Found design unit 1: fsfb_io_controller-rtl
    Info: Found entity 1: fsfb_io_controller
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_proc_pidz.vhd
    Info: Found design unit 1: fsfb_proc_pidz-rtl
    Info: Found entity 1: fsfb_proc_pidz
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_proc_ramp.vhd
    Info: Found design unit 1: fsfb_proc_ramp-rtl
    Info: Found entity 1: fsfb_proc_ramp
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_processor.vhd
    Info: Found design unit 1: fsfb_processor-rtl
    Info: Found entity 1: fsfb_processor
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc_multiplier.vhd
    Info: Found design unit 1: fsfb_calc_multiplier-SYN
    Info: Found entity 1: fsfb_calc_multiplier
Info: Found 2 design units, including 1 entities, in source file ../../fsfb_calc/source/rtl/fsfb_calc.vhd
    Info: Found design unit 1: fsfb_calc-struct
    Info: Found entity 1: fsfb_calc
Info: Found 2 design units, including 1 entities, in source file ../../flux_loop_ctrl/source/rtl/flux_loop_ctrl.vhd
    Info: Found design unit 1: flux_loop_ctrl-struct
    Info: Found entity 1: flux_loop_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../wbs_frame_data/source/rtl/wbs_frame_data.vhd
    Info: Found design unit 1: wbs_frame_data-rtl
    Info: Found entity 1: wbs_frame_data
Info: Found 2 design units, including 1 entities, in source file ../../wbs_fb_data/source/rtl/wbs_fb_storage.vhd
    Info: Found design unit 1: wbs_fb_storage-SYN
    Info: Found entity 1: wbs_fb_storage
Info: Found 2 design units, including 1 entities, in source file ../../wbs_fb_data/source/rtl/adc_offset_banks_admin.vhd
    Info: Found design unit 1: adc_offset_banks_admin-rtl
    Info: Found entity 1: adc_offset_banks_admin
Info: Found 2 design units, including 1 entities, in source file ../../wbs_fb_data/source/rtl/pid_ram.vhd
    Info: Found design unit 1: pid_ram-SYN
    Info: Found entity 1: pid_ram
Info: Found 2 design units, including 1 entities, in source file ../../wbs_fb_data/source/rtl/ram_14x64.vhd
    Info: Found design unit 1: ram_14x64-SYN
    Info: Found entity 1: ram_14x64
Info: Found 2 design units, including 1 entities, in source file ../../wbs_fb_data/source/rtl/flux_quanta_ram_admin.vhd
    Info: Found design unit 1: flux_quanta_ram_admin-rtl
    Info: Found entity 1: flux_quanta_ram_admin
Info: Found 2 design units, including 1 entities, in source file ../../wbs_fb_data/source/rtl/pid_ram_admin.vhd
    Info: Found design unit 1: pid_ram_admin-rtl
    Info: Found entity 1: pid_ram_admin
Info: Found 2 design units, including 1 entities, in source file ../../wbs_fb_data/source/rtl/misc_banks_admin.vhd
    Info: Found design unit 1: misc_banks_admin-rtl
    Info: Found entity 1: misc_banks_admin
Info: Found 2 design units, including 1 entities, in source file ../../wbs_fb_data/source/rtl/wbs_fb_data.vhd
    Info: Found design unit 1: wbs_fb_data-struct
    Info: Found entity 1: wbs_fb_data
Info: Found 2 design units, including 1 entities, in source file ../../flux_loop/source/rtl/flux_loop.vhd
    Info: Found design unit 1: flux_loop-struct
    Info: Found entity 1: flux_loop
Info: Found 2 design units, including 1 entities, in source file ../../pll/source/rtl/adc_pll_stratix_iii_not_fast.vhd
    Info: Found design unit 1: adc_pll_stratix_iii_not_fast-SYN
    Info: Found entity 1: adc_pll_stratix_iii_not_fast
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/adc_serdes_7_bit.vhd
    Info: Found design unit 1: adc_serdes_7_bit-SYN
    Info: Found entity 1: adc_serdes_7_bit
Info: Found 2 design units, including 1 entities, in source file ../../pll/source/rtl/adc_pll_stratic_iii_dual_serdes.vhd
    Info: Found design unit 1: adc_pll_stratic_iii_dual_serdes-SYN
    Info: Found entity 1: adc_pll_stratic_iii_dual_serdes
Info: Found 2 design units, including 1 entities, in source file ../../adc_sample_coadd/source/rtl/flipflop_14.vhd
    Info: Found design unit 1: flipflop_14-SYN
    Info: Found entity 1: flipflop_14
Info: Elaborating entity "readout_card_stratix_iii" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(116): used implicit default value for signal "dac0_dfb_dat" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(117): used implicit default value for signal "dac1_dfb_dat" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(118): used implicit default value for signal "dac2_dfb_dat" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(119): used implicit default value for signal "dac3_dfb_dat" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(120): used implicit default value for signal "dac4_dfb_dat" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(121): used implicit default value for signal "dac5_dfb_dat" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(122): used implicit default value for signal "dac6_dfb_dat" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(123): used implicit default value for signal "dac7_dfb_dat" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(124): used implicit default value for signal "dac_dfb_clk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(204): used implicit default value for signal "test_complete" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(305): used implicit default value for signal "dat_frame" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(306): used implicit default value for signal "dat_fb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(307): used implicit default value for signal "ack_frame" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(308): used implicit default value for signal "ack_fb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(309): used implicit default value for signal "sa_bias_dac_spi_ch0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(310): used implicit default value for signal "sa_bias_dac_spi_ch1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(311): used implicit default value for signal "sa_bias_dac_spi_ch2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(312): used implicit default value for signal "sa_bias_dac_spi_ch3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(313): used implicit default value for signal "sa_bias_dac_spi_ch4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(314): used implicit default value for signal "sa_bias_dac_spi_ch5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(315): used implicit default value for signal "sa_bias_dac_spi_ch6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(316): used implicit default value for signal "sa_bias_dac_spi_ch7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(317): used implicit default value for signal "offset_dac_spi_ch0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(318): used implicit default value for signal "offset_dac_spi_ch1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(319): used implicit default value for signal "offset_dac_spi_ch2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(320): used implicit default value for signal "offset_dac_spi_ch3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(321): used implicit default value for signal "offset_dac_spi_ch4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(322): used implicit default value for signal "offset_dac_spi_ch5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(323): used implicit default value for signal "offset_dac_spi_ch6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at readout_card_stratix_iii.vhd(324): used implicit default value for signal "offset_dac_spi_ch7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "test_status[7]" at readout_card_stratix_iii.vhd(205)
Warning (10873): Using initial value X (don't care) for net "test_status[6]" at readout_card_stratix_iii.vhd(205)
Warning (10873): Using initial value X (don't care) for net "test_status[5]" at readout_card_stratix_iii.vhd(205)
Warning (10873): Using initial value X (don't care) for net "test_status[4]" at readout_card_stratix_iii.vhd(205)
Warning (10873): Using initial value X (don't care) for net "test_status[3]" at readout_card_stratix_iii.vhd(205)
Info: Elaborating entity "rc_pll_stratix_iii" for hierarchy "rc_pll_stratix_iii:i_rc_pll"
Info: Elaborating entity "altpll" for hierarchy "rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component"
Info: Instantiated megafunction "rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "4"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "2"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "1"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "clk4_divide_by" = "1"
    Info: Parameter "clk4_duty_cycle" = "50"
    Info: Parameter "clk4_multiply_by" = "2"
    Info: Parameter "clk4_phase_shift" = "10000"
    Info: Parameter "clk5_divide_by" = "1"
    Info: Parameter "clk5_duty_cycle" = "50"
    Info: Parameter "clk5_multiply_by" = "2"
    Info: Parameter "clk5_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Stratix III"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_fbout" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_USED"
    Info: Parameter "port_clk5" = "PORT_USED"
    Info: Parameter "port_clk6" = "PORT_UNUSED"
    Info: Parameter "port_clk7" = "PORT_UNUSED"
    Info: Parameter "port_clk8" = "PORT_UNUSED"
    Info: Parameter "port_clk9" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "using_fbmimicbidir_port" = "OFF"
    Info: Parameter "width_clock" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altpll_2bo2.tdf
    Info: Found entity 1: altpll_2bo2
Info: Elaborating entity "altpll_2bo2" for hierarchy "rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component|altpll_2bo2:auto_generated"
Info: Elaborating entity "adc_pll_stratix_iii" for hierarchy "adc_pll_stratix_iii:i_adc_pll"
Info: Elaborating entity "altpll" for hierarchy "adc_pll_stratix_iii:i_adc_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "adc_pll_stratix_iii:i_adc_pll|altpll:altpll_component"
Info: Instantiated megafunction "adc_pll_stratix_iii:i_adc_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "14"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "21"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "3571"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "18"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "-1429"
    Info: Parameter "clk3_divide_by" = "1"
    Info: Parameter "clk3_duty_cycle" = "18"
    Info: Parameter "clk3_multiply_by" = "1"
    Info: Parameter "clk3_phase_shift" = "8571"
    Info: Parameter "clk4_divide_by" = "1"
    Info: Parameter "clk4_duty_cycle" = "18"
    Info: Parameter "clk4_multiply_by" = "1"
    Info: Parameter "clk4_phase_shift" = "12143"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Stratix III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=adc_pll_stratix_iii"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info: Parameter "pll_type" = "Left_Right"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_fbout" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_USED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clk6" = "PORT_UNUSED"
    Info: Parameter "port_clk7" = "PORT_UNUSED"
    Info: Parameter "port_clk8" = "PORT_UNUSED"
    Info: Parameter "port_clk9" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "using_fbmimicbidir_port" = "OFF"
    Info: Parameter "width_clock" = "10"
Info: Found 1 design units, including 1 entities, in source file db/adc_pll_stratix_iii_altpll.v
    Info: Found entity 1: adc_pll_stratix_iii_altpll
Info: Elaborating entity "adc_pll_stratix_iii_altpll" for hierarchy "adc_pll_stratix_iii:i_adc_pll|altpll:altpll_component|adc_pll_stratix_iii_altpll:auto_generated"
Info: Elaborating entity "adc_serdes" for hierarchy "adc_serdes:i_adc_serdes"
Info: Elaborating entity "altlvds_rx" for hierarchy "adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component"
Info: Elaborated megafunction instantiation "adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component"
Info: Instantiated megafunction "adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component" with the following parameter:
    Info: Parameter "deserialization_factor" = "7"
    Info: Parameter "enable_dpa_mode" = "OFF"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "intended_device_family" = "Stratix III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=adc_serdes"
    Info: Parameter "lpm_type" = "altlvds_rx"
    Info: Parameter "number_of_channels" = "8"
    Info: Parameter "registered_output" = "OFF"
    Info: Parameter "use_external_pll" = "ON"
    Info: Parameter "rx_align_data_reg" = "RISING_EDGE"
Info: Found 1 design units, including 1 entities, in source file db/adc_serdes_lvds_rx.v
    Info: Found entity 1: adc_serdes_lvds_rx
Info: Elaborating entity "adc_serdes_lvds_rx" for hierarchy "adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component|adc_serdes_lvds_rx:auto_generated"
Info: Elaborating entity "flipflop_112" for hierarchy "flipflop_112:i_adc_serdes_flipflop3"
Info: Elaborating entity "lpm_ff" for hierarchy "flipflop_112:i_adc_serdes_flipflop3|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "flipflop_112:i_adc_serdes_flipflop3|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "flipflop_112:i_adc_serdes_flipflop3|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "112"
Info: Elaborating entity "dispatch" for hierarchy "dispatch:i_dispatch"
Info: Elaborating entity "dispatch_cmd_receive" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver"
Info: Elaborating entity "lvds_rx" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx"
Info: Elaborating entity "binary_counter" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter"
Info: Elaborating entity "shift_reg" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample"
Info: Elaborating entity "shift_reg" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer"
Info: Elaborating entity "dcfifo" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component"
Info: Instantiated megafunction "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "add_usedw_msb_bit" = "OFF"
    Info: Parameter "clocks_are_synchronized" = "FALSE"
    Info: Parameter "delay_rdusedw" = "1"
    Info: Parameter "delay_wrusedw" = "1"
    Info: Parameter "intended_device_family" = "Stratix III"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "dcfifo"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_g9t1.tdf
    Info: Found entity 1: dcfifo_g9t1
Info: Elaborating entity "dcfifo_g9t1" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i57.tdf
    Info: Found entity 1: a_graycounter_i57
Info: Elaborating entity "a_graycounter_i57" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_i57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ejc.tdf
    Info: Found entity 1: a_graycounter_ejc
Info: Elaborating entity "a_graycounter_ejc" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_ejc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_djc.tdf
    Info: Found entity 1: a_graycounter_djc
Info: Elaborating entity "a_graycounter_djc" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|a_graycounter_djc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0j31.tdf
    Info: Found entity 1: altsyncram_0j31
Info: Elaborating entity "altsyncram_0j31" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|altsyncram_0j31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jc8.tdf
    Info: Found entity 1: alt_synch_pipe_jc8
Info: Elaborating entity "alt_synch_pipe_jc8" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_jc8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info: Found entity 1: dffpipe_dd9
Info: Elaborating entity "dffpipe_dd9" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_jc8:rs_dgwp|dffpipe_dd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kc8.tdf
    Info: Found entity 1: alt_synch_pipe_kc8
Info: Elaborating entity "alt_synch_pipe_kc8" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_kc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info: Found entity 1: dffpipe_ed9
Info: Elaborating entity "dffpipe_ed9" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_ed9:dffpipe9"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_466.tdf
    Info: Found entity 1: cmpr_466
Info: Elaborating entity "cmpr_466" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:dcfifo_component|dcfifo_g9t1:auto_generated|cmpr_466:rdempty_eq_comp"
Info: Elaborating entity "parallel_crc" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc"
Info: Elaborating entity "reg" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0"
Info: Elaborating entity "binary_counter" for hierarchy "dispatch:i_dispatch|dispatch_cmd_receive:receiver|binary_counter:word_counter"
Info: Elaborating entity "dispatch_wishbone" for hierarchy "dispatch:i_dispatch|dispatch_wishbone:wishbone"
Info: Elaborating entity "us_timer" for hierarchy "dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt"
Info: Elaborating entity "dispatch_reply_transmit" for hierarchy "dispatch:i_dispatch|dispatch_reply_transmit:transmitter"
Info: Elaborating entity "lvds_tx" for hierarchy "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a"
Info: Elaborating entity "counter" for hierarchy "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter"
Info: Elaborating entity "fifo" for hierarchy "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer"
Info: Elaborating entity "altsyncram" for hierarchy "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage"
Info: Elaborated megafunction instantiation "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage"
Info: Instantiated megafunction "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k4c1.tdf
    Info: Found entity 1: altsyncram_k4c1
Info: Elaborating entity "altsyncram_k4c1" for hierarchy "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_k4c1:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer"
Info: Elaborated megafunction instantiation "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer"
Info: Instantiated megafunction "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_DIRECTION" = "UP"
Info: Found 1 design units, including 1 entities, in source file db/cntr_gaj.tdf
    Info: Found entity 1: cntr_gaj
Info: Elaborating entity "cntr_gaj" for hierarchy "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer|cntr_gaj:auto_generated"
Info: Elaborating entity "altsyncram" for hierarchy "dispatch:i_dispatch|altsyncram:buf"
Info: Elaborated megafunction instantiation "dispatch:i_dispatch|altsyncram:buf"
Info: Instantiated megafunction "dispatch:i_dispatch|altsyncram:buf" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "0"
    Info: Parameter "numwords_b" = "0"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "11"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4vl3.tdf
    Info: Found entity 1: altsyncram_4vl3
Info: Elaborating entity "altsyncram_4vl3" for hierarchy "dispatch:i_dispatch|altsyncram:buf|altsyncram_4vl3:auto_generated"
Info: Elaborating entity "frame_timing" for hierarchy "frame_timing:i_frame_timing"
Info: Elaborating entity "frame_timing_wbs" for hierarchy "frame_timing:i_frame_timing|frame_timing_wbs:wbi"
Info: Elaborating entity "frame_timing_core" for hierarchy "frame_timing:i_frame_timing|frame_timing_core:ftc"
Info: Elaborating entity "leds" for hierarchy "leds:i_LED"
Info: Elaborating entity "all_cards" for hierarchy "all_cards:i_all_cards"
Info: Elaborating entity "id_thermo" for hierarchy "id_thermo:i_id_thermo"
Info: Elaborating entity "one_wire_master" for hierarchy "id_thermo:i_id_thermo|one_wire_master:master"
Warning (10873): Using initial value X (don't care) for net "slave_data_o" at one_wire_master.vhd(79)
Warning (10873): Using initial value X (don't care) for net "slave_wren_o" at one_wire_master.vhd(80)
Info: Elaborating entity "shift_reg" for hierarchy "id_thermo:i_id_thermo|one_wire_master:master|shift_reg:tx_data_reg"
Info: Elaborating entity "binary_counter" for hierarchy "id_thermo:i_id_thermo|one_wire_master:master|binary_counter:bit_counter"
Info: Elaborating entity "binary_counter" for hierarchy "id_thermo:i_id_thermo|one_wire_master:master|binary_counter:timer_counter"
Info: Elaborating entity "counter" for hierarchy "id_thermo:i_id_thermo|counter:byte_counter"
Info: Elaborating entity "reg" for hierarchy "id_thermo:i_id_thermo|reg:id_data0"
Info: Elaborating entity "fpga_thermo" for hierarchy "fpga_thermo:i_fpga_thermo"
Warning (10036): Verilog HDL or VHDL warning at fpga_thermo.vhd(121): object "slave_err" assigned a value but never read
Info: Elaborating entity "smb_master" for hierarchy "fpga_thermo:i_fpga_thermo|smb_master:master2"
Warning (10036): Verilog HDL or VHDL warning at smb_master.vhd(87): object "timer_count_delayed" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at smb_master.vhd(101): object "tx_data_reg_en" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at smb_master.vhd(102): used implicit default value for signal "tx_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "shift_reg" for hierarchy "fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:tx_addr_reg"
Info: Elaborating entity "micron_ctrl" for hierarchy "micron_ctrl:micron_ctrl_inst"
Info: Elaborating entity "micron_ctrl_controller_phy" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst"
Warning (10541): VHDL Signal Declaration warning at micron_ctrl_controller_phy.vhd(63): used implicit default value for signal "local_rdata_error" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "micron_ctrl_auk_ddr_hp_controller_wrapper" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst"
Info: Elaborating entity "auk_ddr_hp_controller" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst"
Info: Elaborating entity "auk_ddr_hp_avalon_if" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if"
Info: Elaborating entity "scfifo" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo"
Info: Elaborated megafunction instantiation "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo"
Info: Instantiated megafunction "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_width" = "72"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "intended_device_family" = "Stratix III"
    Info: Parameter "almost_full_value" = "0"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_g4f1.tdf
    Info: Found entity 1: scfifo_g4f1
Info: Elaborating entity "scfifo_g4f1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_dl71.tdf
    Info: Found entity 1: a_dpfifo_dl71
Info: Elaborating entity "a_dpfifo_dl71" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf
    Info: Found entity 1: a_fefifo_66e
Info: Elaborating entity "a_fefifo_66e" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|a_fefifo_66e:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_5o7.tdf
    Info: Found entity 1: cntr_5o7
Info: Elaborating entity "cntr_5o7" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|a_fefifo_66e:fifo_state|cntr_5o7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_t661.tdf
    Info: Found entity 1: dpram_t661
Info: Elaborating entity "dpram_t661" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|dpram_t661:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r4m1.tdf
    Info: Found entity 1: altsyncram_r4m1
Info: Elaborating entity "altsyncram_r4m1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|dpram_t661:FIFOram|altsyncram_r4m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_pnb.tdf
    Info: Found entity 1: cntr_pnb
Info: Elaborating entity "cntr_pnb" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_g4f1:auto_generated|a_dpfifo_dl71:dpfifo|cntr_pnb:rd_ptr_count"
Info: Elaborating entity "auk_ddr_hp_input_buf" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf"
Info: Elaborating entity "auk_ddr_hp_custom_fifo" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo"
Info: Elaborating entity "auk_ddr_hp_bank_details" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man"
Info: Elaborating entity "auk_ddr2_hp_init" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block"
Info: Elaborating entity "auk_ddr_hp_timers" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer"
Info: Elaborating entity "micron_ctrl_phy" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst"
Warning (10034): Output port "ctl_rlat[4]" at micron_ctrl_phy_alt_mem_phy.v(384) has no driver
Warning (10034): Output port "ctl_rlat[3]" at micron_ctrl_phy_alt_mem_phy.v(384) has no driver
Warning (10034): Output port "ctl_rlat[2]" at micron_ctrl_phy_alt_mem_phy.v(384) has no driver
Warning (10034): Output port "ctl_rlat[1]" at micron_ctrl_phy_alt_mem_phy.v(384) has no driver
Warning (10034): Output port "ctl_rlat[0]" at micron_ctrl_phy_alt_mem_phy.v(384) has no driver
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_dp_io" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_dq_io" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_dm" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_dqs_ip" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip"
Warning (10036): Verilog HDL or VHDL warning at micron_ctrl_phy_alt_mem_phy.v(8108): object "dqsn_enable_op" assigned a value but never read
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_dqs_op" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_dqs_op" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op"
Warning (10858): Verilog HDL warning at micron_ctrl_phy_alt_mem_phy.v(7452): object dqs_aligned used but never assigned
Warning (10036): Verilog HDL or VHDL warning at micron_ctrl_phy_alt_mem_phy.v(7454): object "dqs_aligned_delayed2" assigned a value but never read
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_read_dp_group" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp"
Info: Elaborating entity "altsyncram" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram"
Info: Elaborated megafunction instantiation "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram"
Info: Instantiated megafunction "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Stratix III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "16"
    Info: Parameter "numwords_b" = "16"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "MLAB"
    Info: Parameter "widthad_a" = "4"
    Info: Parameter "widthad_b" = "4"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jej1.tdf
    Info: Found entity 1: altsyncram_jej1
Info: Elaborating entity "altsyncram_jej1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_oct_delay" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_oct_delay:hr_oct_gen.oct"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_write_dp" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_addr_cmd" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_ac" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_ac" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_sequencer_wrapper" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq"
Info: Elaborating entity "alt_mem_phy_sequencer" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst"
Info: Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1"
Info: Elaborating entity "alt_mem_phy_tdwu" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_rcu" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_tdru" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdru_instance1"
Info: Elaborating entity "alt_mem_phy_tdcu" using architecture "A:v2" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_shift_right_register" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance3"
Info: Elaborating entity "alt_mem_phy_rsu" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1"
Info: Elaborating entity "alt_mem_phy_centre_of_data_valid_window" using architecture "A:v2" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw"
Info: Elaborating entity "alt_mem_phy_modulo_counter" using architecture "A:v5" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_pcu" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_pcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_pcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_psu" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_psu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_psu_instance1"
Info: Elaborating entity "alt_mem_phy_dvu" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1"
Info: Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1"
Info: Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1"
Info: Elaborating entity "alt_mem_phy_tu" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_centre_of_largest_data_valid_window" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_modulo_counter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_subtracter:\increment_signed_true:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:\increment_signed_true:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than_or_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_nearest_clock_direction" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than_or_equal_to" using architecture "A:v1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_postamble" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa"
Info: Elaborating entity "altsyncram" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component"
Info: Instantiated megafunction "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Stratix III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "MLAB"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nbj1.tdf
    Info: Found entity 1: altsyncram_nbj1
Info: Elaborating entity "altsyncram_nbj1" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_fsa.tdf
    Info: Found entity 1: decode_fsa
Info: Elaborating entity "decode_fsa" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|decode_fsa:wr_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_pmb.tdf
    Info: Found entity 1: mux_pmb
Info: Elaborating entity "mux_pmb" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group_gen[0].poa|altsyncram:altsyncram_component|altsyncram_nbj1:auto_generated|mux_pmb:rd_mux"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_clk_reset" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_pll" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll"
Info: Elaborating entity "altpll" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component"
Info: Instantiated megafunction "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "4"
    Info: Parameter "clk0_phase_shift" = "833"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "8"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "8"
    Info: Parameter "clk2_phase_shift" = "833"
    Info: Parameter "clk3_divide_by" = "1"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "8"
    Info: Parameter "clk3_phase_shift" = "-1250"
    Info: Parameter "clk4_divide_by" = "1"
    Info: Parameter "clk4_duty_cycle" = "50"
    Info: Parameter "clk4_multiply_by" = "8"
    Info: Parameter "clk4_phase_shift" = "0"
    Info: Parameter "clk5_divide_by" = "1"
    Info: Parameter "clk5_duty_cycle" = "50"
    Info: Parameter "clk5_multiply_by" = "4"
    Info: Parameter "clk5_phase_shift" = "0"
    Info: Parameter "clk6_divide_by" = "1"
    Info: Parameter "clk6_duty_cycle" = "50"
    Info: Parameter "clk6_multiply_by" = "4"
    Info: Parameter "clk6_phase_shift" = "6667"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Stratix III"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NO_COMPENSATION"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_fbout" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_USED"
    Info: Parameter "port_phasedone" = "PORT_USED"
    Info: Parameter "port_phasestep" = "PORT_USED"
    Info: Parameter "port_phaseupdown" = "PORT_USED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_USED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_USED"
    Info: Parameter "port_clk5" = "PORT_USED"
    Info: Parameter "port_clk6" = "PORT_USED"
    Info: Parameter "port_clk7" = "PORT_UNUSED"
    Info: Parameter "port_clk8" = "PORT_UNUSED"
    Info: Parameter "port_clk9" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "using_fbmimicbidir_port" = "OFF"
    Info: Parameter "vco_frequency_control" = "MANUAL_PHASE"
    Info: Parameter "vco_phase_shift_step" = "104"
    Info: Parameter "width_clock" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altpll_8pg3.tdf
    Info: Found entity 1: altpll_8pg3
Info: Elaborating entity "altpll_8pg3" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_bji.tdf
    Info: Found entity 1: altpll_dyn_phase_le_bji
Info: Elaborating entity "altpll_dyn_phase_le_bji" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_bji:altpll_dyn_phase_le2"
Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_cji.tdf
    Info: Found entity 1: altpll_dyn_phase_le_cji
Info: Elaborating entity "altpll_dyn_phase_le_cji" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_cji:altpll_dyn_phase_le4"
Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_dji.tdf
    Info: Found entity 1: altpll_dyn_phase_le_dji
Info: Elaborating entity "altpll_dyn_phase_le_dji" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_dji:altpll_dyn_phase_le5"
Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_eji.tdf
    Info: Found entity 1: altpll_dyn_phase_le_eji
Info: Elaborating entity "altpll_dyn_phase_le_eji" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_eji:altpll_dyn_phase_le6"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_reset_pipe" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_reset_pipe" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:mem_pipe"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_reset_pipe" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:mem_clk_pipe"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_mimic" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc"
Info: Elaborating entity "micron_ctrl_phy_alt_mem_phy_mux" for hierarchy "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mux:mux"
Info: Elaborating entity "micron_ctrl_example_driver" for hierarchy "micron_ctrl_example_driver:driver"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "micron_ctrl_ex_lfsr8" for hierarchy "micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_0_lfsr_inst"
Info: Elaborating entity "micron_ctrl_ex_lfsr8" for hierarchy "micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_1_lfsr_inst"
Info: Elaborating entity "micron_ctrl_ex_lfsr8" for hierarchy "micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_2_lfsr_inst"
Info: Elaborating entity "micron_ctrl_ex_lfsr8" for hierarchy "micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_3_lfsr_inst"
Info: Elaborating entity "micron_ctrl_ex_lfsr8" for hierarchy "micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_4_lfsr_inst"
Info: Elaborating entity "micron_ctrl_ex_lfsr8" for hierarchy "micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_5_lfsr_inst"
Info: Elaborating entity "micron_ctrl_ex_lfsr8" for hierarchy "micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_6_lfsr_inst"
Info: Elaborating entity "micron_ctrl_ex_lfsr8" for hierarchy "micron_ctrl_example_driver:driver|micron_ctrl_ex_lfsr8:LFSRGEN_7_lfsr_inst"
Warning (12010): Port "oct_extend_duration" on the entity instantiation of "hr_oct_gen.oct" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND.
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_96p3.tdf
    Info: Found entity 1: altsyncram_96p3
Info: Found 1 design units, including 1 entities, in source file db/mux_isc.tdf
    Info: Found entity 1: mux_isc
Info: Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf
    Info: Found entity 1: decode_6vf
Info: Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info: Found entity 1: cntr_jgi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_lgc.tdf
    Info: Found entity 1: cmpr_lgc
Info: Found 1 design units, including 1 entities, in source file db/cntr_19j.tdf
    Info: Found entity 1: cntr_19j
Info: Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info: Found entity 1: cntr_hgi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf
    Info: Found entity 1: cmpr_kgc
Info: Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf
    Info: Found entity 1: cntr_r2j
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf
    Info: Found entity 1: cmpr_ggc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
    Info: Source node "adc_clk_p" connects to port "acq_trigger_in[0]"
    Info: Source node "adc_clk_p" connects to port "acq_data_in[0]"
    Info: Source node "adc_fco_p" connects to port "acq_trigger_in[1]"
    Info: Source node "adc_fco_p" connects to port "acq_data_in[1]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|c0" connects to port "acq_trigger_in[2]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|c0" connects to port "acq_data_in[2]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|c1" connects to port "acq_trigger_in[3]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|c1" connects to port "acq_data_in[3]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|c2" connects to port "acq_trigger_in[4]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|c2" connects to port "acq_data_in[4]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|c3" connects to port "acq_trigger_in[5]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|c3" connects to port "acq_data_in[5]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|c4" connects to port "acq_trigger_in[6]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|c4" connects to port "acq_data_in[6]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|inclk0" connects to port "acq_trigger_in[7]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|inclk0" connects to port "acq_data_in[7]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|locked" connects to port "acq_trigger_in[8]"
    Info: Source node "adc_pll_stratix_iii:i_adc_pll|locked" connects to port "acq_data_in[8]"
    Info: Source node "crc_error_in" connects to port "acq_trigger_in[9]"
    Info: Source node "crc_error_in" connects to port "acq_data_in[9]"
    Info: Source node "critical_error" connects to port "acq_trigger_in[10]"
    Info: Source node "critical_error" connects to port "acq_data_in[10]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.ACKNOWLEDGE" connects to port "acq_trigger_in[11]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.ACKNOWLEDGE" connects to port "acq_data_in[11]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.ACKNOWLEDGE2" connects to port "acq_trigger_in[12]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.ACKNOWLEDGE2" connects to port "acq_data_in[12]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.ADDRESS" connects to port "acq_trigger_in[13]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.ADDRESS" connects to port "acq_data_in[13]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.DATA" connects to port "acq_trigger_in[14]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.DATA" connects to port "acq_data_in[14]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.DONE" connects to port "acq_trigger_in[15]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.DONE" connects to port "acq_data_in[15]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.IDLE" connects to port "acq_trigger_in[16]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.IDLE" connects to port "acq_data_in[16]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.SETTLE_COUNTER" connects to port "acq_trigger_in[17]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.SETTLE_COUNTER" connects to port "acq_data_in[17]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.START_CONDITION" connects to port "acq_trigger_in[18]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.START_CONDITION" connects to port "acq_data_in[18]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.STOP_CONDITION" connects to port "acq_trigger_in[19]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.STOP_CONDITION" connects to port "acq_data_in[19]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.nWRITE" connects to port "acq_trigger_in[20]"
    Info: Source node "fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.nWRITE" connects to port "acq_data_in[20]"
    Info: Source node "rc_pll_stratix_iii:i_rc_pll|c2" connects to port "acq_clk"
    Info: Source node "rc_pll_stratix_iii:i_rc_pll|locked" connects to port "acq_trigger_in[21]"
    Info: Source node "rc_pll_stratix_iii:i_rc_pll|locked" connects to port "acq_data_in[21]"
    Info: Source node "serdes_dat1[0]" connects to port "acq_trigger_in[22]"
    Info: Source node "serdes_dat1[0]" connects to port "acq_data_in[22]"
    Info: Source node "serdes_dat1[10]" connects to port "acq_trigger_in[23]"
    Info: Source node "serdes_dat1[10]" connects to port "acq_data_in[23]"
    Info: Source node "serdes_dat1[11]" connects to port "acq_trigger_in[24]"
    Info: Source node "serdes_dat1[11]" connects to port "acq_data_in[24]"
    Info: Source node "serdes_dat1[12]" connects to port "acq_trigger_in[25]"
    Info: Source node "serdes_dat1[12]" connects to port "acq_data_in[25]"
    Info: Source node "serdes_dat1[13]" connects to port "acq_trigger_in[26]"
    Info: Source node "serdes_dat1[13]" connects to port "acq_data_in[26]"
    Info: Source node "serdes_dat1[1]" connects to port "acq_trigger_in[27]"
    Info: Source node "serdes_dat1[1]" connects to port "acq_data_in[27]"
    Info: Source node "serdes_dat1[2]" connects to port "acq_trigger_in[28]"
    Info: Source node "serdes_dat1[2]" connects to port "acq_data_in[28]"
    Info: Source node "serdes_dat1[3]" connects to port "acq_trigger_in[29]"
    Info: Source node "serdes_dat1[3]" connects to port "acq_data_in[29]"
    Info: Source node "serdes_dat1[4]" connects to port "acq_trigger_in[30]"
    Info: Source node "serdes_dat1[4]" connects to port "acq_data_in[30]"
    Info: Source node "serdes_dat1[5]" connects to port "acq_trigger_in[31]"
    Info: Source node "serdes_dat1[5]" connects to port "acq_data_in[31]"
    Info: Source node "serdes_dat1[6]" connects to port "acq_trigger_in[32]"
    Info: Source node "serdes_dat1[6]" connects to port "acq_data_in[32]"
    Info: Source node "serdes_dat1[7]" connects to port "acq_trigger_in[33]"
    Info: Source node "serdes_dat1[7]" connects to port "acq_data_in[33]"
    Info: Source node "serdes_dat1[8]" connects to port "acq_trigger_in[34]"
    Info: Source node "serdes_dat1[8]" connects to port "acq_data_in[34]"
    Info: Source node "serdes_dat1[9]" connects to port "acq_trigger_in[35]"
    Info: Source node "serdes_dat1[9]" connects to port "acq_data_in[35]"
    Info: Source node "serdes_dat2[0]" connects to port "acq_trigger_in[36]"
    Info: Source node "serdes_dat2[0]" connects to port "acq_data_in[36]"
    Info: Source node "serdes_dat2[10]" connects to port "acq_trigger_in[37]"
    Info: Source node "serdes_dat2[10]" connects to port "acq_data_in[37]"
    Info: Source node "serdes_dat2[11]" connects to port "acq_trigger_in[38]"
    Info: Source node "serdes_dat2[11]" connects to port "acq_data_in[38]"
    Info: Source node "serdes_dat2[12]" connects to port "acq_trigger_in[39]"
    Info: Source node "serdes_dat2[12]" connects to port "acq_data_in[39]"
    Info: Source node "serdes_dat2[13]" connects to port "acq_trigger_in[40]"
    Info: Source node "serdes_dat2[13]" connects to port "acq_data_in[40]"
    Info: Source node "serdes_dat2[1]" connects to port "acq_trigger_in[41]"
    Info: Source node "serdes_dat2[1]" connects to port "acq_data_in[41]"
    Info: Source node "serdes_dat2[2]" connects to port "acq_trigger_in[42]"
    Info: Source node "serdes_dat2[2]" connects to port "acq_data_in[42]"
    Info: Source node "serdes_dat2[3]" connects to port "acq_trigger_in[43]"
    Info: Source node "serdes_dat2[3]" connects to port "acq_data_in[43]"
    Info: Source node "serdes_dat2[4]" connects to port "acq_trigger_in[44]"
    Info: Source node "serdes_dat2[4]" connects to port "acq_data_in[44]"
    Info: Source node "serdes_dat2[5]" connects to port "acq_trigger_in[45]"
    Info: Source node "serdes_dat2[5]" connects to port "acq_data_in[45]"
    Info: Source node "serdes_dat2[6]" connects to port "acq_trigger_in[46]"
    Info: Source node "serdes_dat2[6]" connects to port "acq_data_in[46]"
    Info: Source node "serdes_dat2[7]" connects to port "acq_trigger_in[47]"
    Info: Source node "serdes_dat2[7]" connects to port "acq_data_in[47]"
    Info: Source node "serdes_dat2[8]" connects to port "acq_trigger_in[48]"
    Info: Source node "serdes_dat2[8]" connects to port "acq_data_in[48]"
    Info: Source node "serdes_dat2[9]" connects to port "acq_trigger_in[49]"
    Info: Source node "serdes_dat2[9]" connects to port "acq_data_in[49]"
    Info: Source node "smb_clk" connects to port "acq_trigger_in[50]"
    Info: Source node "smb_clk" connects to port "acq_data_in[50]"
    Info: Source node "smb_data" connects to port "acq_trigger_in[51]"
    Info: Source node "smb_data" connects to port "acq_data_in[51]"
    Info: Source node "smb_nalert" connects to port "acq_trigger_in[52]"
    Info: Source node "smb_nalert" connects to port "acq_data_in[52]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following SERDES transmitter or receiver node(s):
        Warning (14320): Synthesized away node "adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component|adc_serdes_lvds_rx:auto_generated|wire_rx_dataout[14]"
        Warning (14320): Synthesized away node "adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component|adc_serdes_lvds_rx:auto_generated|wire_rx_dataout[21]"
        Warning (14320): Synthesized away node "adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component|adc_serdes_lvds_rx:auto_generated|wire_rx_dataout[28]"
        Warning (14320): Synthesized away node "adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component|adc_serdes_lvds_rx:auto_generated|wire_rx_dataout[35]"
        Warning (14320): Synthesized away node "adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component|adc_serdes_lvds_rx:auto_generated|wire_rx_dataout[42]"
        Warning (14320): Synthesized away node "adc_serdes:i_adc_serdes|altlvds_rx:altlvds_rx_component|adc_serdes_lvds_rx:auto_generated|wire_rx_dataout[49]"
Info: Ignored 4 buffer(s)
    Info: Ignored 4 LCELL buffer(s)
Info: State machine "|readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_mimic:mmc|mimic_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|ddr2_init_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|current_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|ctrl_ps" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|id_thermo:i_id_thermo|wb_ps" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|id_thermo:i_id_thermo|ctrl_ps" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|id_thermo:i_id_thermo|one_wire_master:master|pres_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|leds:i_LED|pres_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_core:ftc|current_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|frame_timing:i_frame_timing|frame_timing_wbs:wbi|current_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|dispatch:i_dispatch|pres_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state" will be implemented as a safe state machine.
Info: State machine "|readout_card_stratix_iii|dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state" will be implemented as a safe state machine.
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x"
        Warning (14320): Synthesized away node "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x"
        Warning (14320): Synthesized away node "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|write_clk_2x"
        Warning (14320): Synthesized away node "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x"
        Warning (14320): Synthesized away node "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x"
        Warning (14320): Synthesized away node "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x"
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 35 WYSIWYG logic cells and I/Os untouched
Warning: The following tri-state nodes are fed by constants
    Warning: The pin "adc_sdio" is fed by GND
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Performing gate-level register retiming
Warning: Timing-driven synthesis is skipped because it could not initialize the timing netlist
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "adc_sclk" is stuck at VCC
    Warning (13410): Pin "adc_csb_n" is stuck at GND
    Warning (13410): Pin "adc_pdwn" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[0]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[1]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[2]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[3]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[4]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[5]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[6]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[7]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[8]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[9]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[10]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[11]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[12]" is stuck at GND
    Warning (13410): Pin "dac0_dfb_dat[13]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[0]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[1]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[2]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[3]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[4]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[5]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[6]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[7]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[8]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[9]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[10]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[11]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[12]" is stuck at GND
    Warning (13410): Pin "dac1_dfb_dat[13]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[0]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[1]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[2]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[3]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[4]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[5]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[6]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[7]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[8]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[9]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[10]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[11]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[12]" is stuck at GND
    Warning (13410): Pin "dac2_dfb_dat[13]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[0]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[1]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[2]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[3]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[4]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[5]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[6]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[7]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[8]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[9]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[10]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[11]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[12]" is stuck at GND
    Warning (13410): Pin "dac3_dfb_dat[13]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[0]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[1]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[2]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[3]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[4]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[5]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[6]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[7]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[8]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[9]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[10]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[11]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[12]" is stuck at GND
    Warning (13410): Pin "dac4_dfb_dat[13]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[0]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[1]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[2]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[3]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[4]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[5]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[6]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[7]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[8]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[9]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[10]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[11]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[12]" is stuck at GND
    Warning (13410): Pin "dac5_dfb_dat[13]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[0]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[1]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[2]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[3]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[4]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[5]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[6]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[7]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[8]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[9]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[10]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[11]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[12]" is stuck at GND
    Warning (13410): Pin "dac6_dfb_dat[13]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[0]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[1]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[2]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[3]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[4]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[5]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[6]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[7]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[8]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[9]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[10]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[11]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[12]" is stuck at GND
    Warning (13410): Pin "dac7_dfb_dat[13]" is stuck at GND
    Warning (13410): Pin "dac_dfb_clk[0]" is stuck at GND
    Warning (13410): Pin "dac_dfb_clk[1]" is stuck at GND
    Warning (13410): Pin "dac_dfb_clk[2]" is stuck at GND
    Warning (13410): Pin "dac_dfb_clk[3]" is stuck at GND
    Warning (13410): Pin "dac_dfb_clk[4]" is stuck at GND
    Warning (13410): Pin "dac_dfb_clk[5]" is stuck at GND
    Warning (13410): Pin "dac_dfb_clk[6]" is stuck at GND
    Warning (13410): Pin "dac_dfb_clk[7]" is stuck at GND
    Warning (13410): Pin "dac_clk[0]" is stuck at GND
    Warning (13410): Pin "dac_clk[1]" is stuck at GND
    Warning (13410): Pin "dac_clk[2]" is stuck at GND
    Warning (13410): Pin "dac_clk[3]" is stuck at GND
    Warning (13410): Pin "dac_clk[4]" is stuck at GND
    Warning (13410): Pin "dac_clk[5]" is stuck at GND
    Warning (13410): Pin "dac_clk[6]" is stuck at GND
    Warning (13410): Pin "dac_clk[7]" is stuck at GND
    Warning (13410): Pin "dac_dat[0]" is stuck at GND
    Warning (13410): Pin "dac_dat[1]" is stuck at GND
    Warning (13410): Pin "dac_dat[2]" is stuck at GND
    Warning (13410): Pin "dac_dat[3]" is stuck at GND
    Warning (13410): Pin "dac_dat[4]" is stuck at GND
    Warning (13410): Pin "dac_dat[5]" is stuck at GND
    Warning (13410): Pin "dac_dat[6]" is stuck at GND
    Warning (13410): Pin "dac_dat[7]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[0]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[1]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[2]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[3]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[4]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[5]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[6]" is stuck at GND
    Warning (13410): Pin "bias_dac_ncs[7]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[0]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[1]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[2]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[3]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[4]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[5]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[6]" is stuck at GND
    Warning (13410): Pin "offset_dac_ncs[7]" is stuck at GND
    Warning (13410): Pin "ttl_dir1" is stuck at VCC
    Warning (13410): Pin "ttl_out1" is stuck at GND
    Warning (13410): Pin "ttl_dir2" is stuck at GND
    Warning (13410): Pin "ttl_out2" is stuck at GND
    Warning (13410): Pin "ttl_dir3" is stuck at GND
    Warning (13410): Pin "ttl_out3" is stuck at GND
    Warning (13410): Pin "rs232_tx" is stuck at GND
    Warning (13410): Pin "eeprom_so" is stuck at GND
    Warning (13410): Pin "eeprom_sck" is stuck at GND
    Warning (13410): Pin "eeprom_cs" is stuck at GND
    Warning (13410): Pin "test_complete" is stuck at GND
    Warning (13410): Pin "test_status[3]" is stuck at GND
    Warning (13410): Pin "test_status[4]" is stuck at GND
    Warning (13410): Pin "test_status[5]" is stuck at GND
    Warning (13410): Pin "test_status[6]" is stuck at GND
    Warning (13410): Pin "test_status[7]" is stuck at GND
    Warning (13410): Pin "mictor_clk" is stuck at GND
Info: 476 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.we_n_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ras_n_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_del_1x" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.cas_n_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_h_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|ac_h_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|ac_del_1x_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|ac_l_r_alt" lost all its fanouts during netlist optimizations.
    Info: Register "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_addr_cmd:addr_cmd_no_2t.adc|micron_ctrl_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|ac_l_ddio_alt_r" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Removed the following redundant logic cells
    Info (17048): Logic cell "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_bji:altpll_dyn_phase_le2|combout"
    Info (17048): Logic cell "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_cji:altpll_dyn_phase_le4|combout"
    Info (17048): Logic cell "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_dji:altpll_dyn_phase_le5|combout"
    Info (17048): Logic cell "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|altpll_dyn_phase_le_eji:altpll_dyn_phase_le6|combout"
Warning: PLL "rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component|altpll_2bo2:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Warning: PLL "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning: Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "adc2_lvds_p"
    Warning (15610): No output dependent on input pin "adc3_lvds_p"
    Warning (15610): No output dependent on input pin "adc4_lvds_p"
    Warning (15610): No output dependent on input pin "adc5_lvds_p"
    Warning (15610): No output dependent on input pin "adc6_lvds_p"
    Warning (15610): No output dependent on input pin "adc7_lvds_p"
    Warning (15610): No output dependent on input pin "adc_dco_p"
    Warning (15610): No output dependent on input pin "dac_clr_n"
    Warning (15610): No output dependent on input pin "lvds_spare"
    Warning (15610): No output dependent on input pin "ttl_in2"
    Warning (15610): No output dependent on input pin "ttl_in3"
    Warning (15610): No output dependent on input pin "dip0"
    Warning (15610): No output dependent on input pin "dip1"
    Warning (15610): No output dependent on input pin "dip2"
    Warning (15610): No output dependent on input pin "dip3"
    Warning (15610): No output dependent on input pin "rs232_rx"
    Warning (15610): No output dependent on input pin "eeprom_si"
    Warning (15610): No output dependent on input pin "extend_n"
Info: Implemented 7356 device resources after synthesis - the final resource count might be different
    Info: Implemented 38 input pins
    Info: Implemented 216 output pins
    Info: Implemented 25 bidirectional pins
    Info: Implemented 6507 logic cells
    Info: Implemented 333 RAM segments
    Info: Implemented 3 ClockLock PLLs
    Info: Implemented 1 delay-locked loops
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 266 warnings
    Info: Peak virtual memory: 268 megabytes
    Info: Processing ended: Fri Aug 21 13:06:59 2009
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:01:20


