
gas_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004468  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08004578  08004578  00014578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045e0  080045e0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080045e0  080045e0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080045e0  080045e0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045e0  080045e0  000145e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045e4  080045e4  000145e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080045e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  20000070  08004658  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c0  08004658  000201c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e65e  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fbd  00000000  00000000  0002e6f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af0  00000000  00000000  000306b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a50  00000000  00000000  000311a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000022ae  00000000  00000000  00031bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000caab  00000000  00000000  00033ea6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088007  00000000  00000000  00040951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c8958  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000324c  00000000  00000000  000c89ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08004560 	.word	0x08004560

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08004560 	.word	0x08004560

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001b2:	2afd      	cmp	r2, #253	; 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	; 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	; 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__aeabi_d2uiz>:
 8000a64:	004a      	lsls	r2, r1, #1
 8000a66:	d211      	bcs.n	8000a8c <__aeabi_d2uiz+0x28>
 8000a68:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a6c:	d211      	bcs.n	8000a92 <__aeabi_d2uiz+0x2e>
 8000a6e:	d50d      	bpl.n	8000a8c <__aeabi_d2uiz+0x28>
 8000a70:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a74:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a78:	d40e      	bmi.n	8000a98 <__aeabi_d2uiz+0x34>
 8000a7a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a82:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a86:	fa23 f002 	lsr.w	r0, r3, r2
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a96:	d102      	bne.n	8000a9e <__aeabi_d2uiz+0x3a>
 8000a98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a9c:	4770      	bx	lr
 8000a9e:	f04f 0000 	mov.w	r0, #0
 8000aa2:	4770      	bx	lr

08000aa4 <__aeabi_d2f>:
 8000aa4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aac:	bf24      	itt	cs
 8000aae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ab2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ab6:	d90d      	bls.n	8000ad4 <__aeabi_d2f+0x30>
 8000ab8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000abc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ac0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000acc:	bf08      	it	eq
 8000ace:	f020 0001 	biceq.w	r0, r0, #1
 8000ad2:	4770      	bx	lr
 8000ad4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad8:	d121      	bne.n	8000b1e <__aeabi_d2f+0x7a>
 8000ada:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ade:	bfbc      	itt	lt
 8000ae0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ae4:	4770      	bxlt	lr
 8000ae6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aee:	f1c2 0218 	rsb	r2, r2, #24
 8000af2:	f1c2 0c20 	rsb	ip, r2, #32
 8000af6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000afa:	fa20 f002 	lsr.w	r0, r0, r2
 8000afe:	bf18      	it	ne
 8000b00:	f040 0001 	orrne.w	r0, r0, #1
 8000b04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b10:	ea40 000c 	orr.w	r0, r0, ip
 8000b14:	fa23 f302 	lsr.w	r3, r3, r2
 8000b18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b1c:	e7cc      	b.n	8000ab8 <__aeabi_d2f+0x14>
 8000b1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b22:	d107      	bne.n	8000b34 <__aeabi_d2f+0x90>
 8000b24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b28:	bf1e      	ittt	ne
 8000b2a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b2e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b32:	4770      	bxne	lr
 8000b34:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop

08000b44 <__aeabi_f2iz>:
 8000b44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b48:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000b4c:	d30f      	bcc.n	8000b6e <__aeabi_f2iz+0x2a>
 8000b4e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000b52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b56:	d90d      	bls.n	8000b74 <__aeabi_f2iz+0x30>
 8000b58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b60:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b64:	fa23 f002 	lsr.w	r0, r3, r2
 8000b68:	bf18      	it	ne
 8000b6a:	4240      	negne	r0, r0
 8000b6c:	4770      	bx	lr
 8000b6e:	f04f 0000 	mov.w	r0, #0
 8000b72:	4770      	bx	lr
 8000b74:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000b78:	d101      	bne.n	8000b7e <__aeabi_f2iz+0x3a>
 8000b7a:	0242      	lsls	r2, r0, #9
 8000b7c:	d105      	bne.n	8000b8a <__aeabi_f2iz+0x46>
 8000b7e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000b82:	bf08      	it	eq
 8000b84:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0000 	mov.w	r0, #0
 8000b8e:	4770      	bx	lr

08000b90 <ads1115_encode_cfg>:
#include "hw_config.h"
#include "components/ads1115.h"
#include <stdlib.h>
#include <stdint.h>

ads1115_raw_conf_t ads1115_encode_cfg(const ads1115_config_t * conf){
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
	ads1115_raw_conf_t raw_conf = 0x0000;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	81fb      	strh	r3, [r7, #14]
	raw_conf |= ((uint16_t)conf->os & ADS1115_OS_BIT_MASK) << ADS1115_OS_BIT_OFFSET;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	03db      	lsls	r3, r3, #15
 8000ba2:	b21a      	sxth	r2, r3
 8000ba4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	b21b      	sxth	r3, r3
 8000bac:	81fb      	strh	r3, [r7, #14]
	raw_conf |= ((uint16_t)conf->pin & ADS1115_PIN_BIT_MASK) << ADS1115_PIN_BIT_OFFSET;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	785b      	ldrb	r3, [r3, #1]
 8000bb2:	031b      	lsls	r3, r3, #12
 8000bb4:	b21b      	sxth	r3, r3
 8000bb6:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8000bba:	b21a      	sxth	r2, r3
 8000bbc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	b21b      	sxth	r3, r3
 8000bc4:	81fb      	strh	r3, [r7, #14]
	raw_conf |= ((uint16_t)conf->gain & ADS1115_PGA_BIT_MASK) << ADS1115_PGA_BIT_OFFSET;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	789b      	ldrb	r3, [r3, #2]
 8000bca:	025b      	lsls	r3, r3, #9
 8000bcc:	b21b      	sxth	r3, r3
 8000bce:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 8000bd2:	b21a      	sxth	r2, r3
 8000bd4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	b21b      	sxth	r3, r3
 8000bdc:	81fb      	strh	r3, [r7, #14]
	raw_conf |= ((uint16_t)conf->mode & ADS1115_MODE_BIT_MASK) << ADS1115_MODE_BIT_OFFSET;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	78db      	ldrb	r3, [r3, #3]
 8000be2:	021b      	lsls	r3, r3, #8
 8000be4:	b21b      	sxth	r3, r3
 8000be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bea:	b21a      	sxth	r2, r3
 8000bec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	b21b      	sxth	r3, r3
 8000bf4:	81fb      	strh	r3, [r7, #14]
	raw_conf |= ((uint16_t)conf->data_rate & ADS1115_DR_BIT_MASK) << ADS1115_DR_BIT_OFFSET;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	791b      	ldrb	r3, [r3, #4]
 8000bfa:	015b      	lsls	r3, r3, #5
 8000bfc:	b21b      	sxth	r3, r3
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	b21a      	sxth	r2, r3
 8000c02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c06:	4313      	orrs	r3, r2
 8000c08:	b21b      	sxth	r3, r3
 8000c0a:	81fb      	strh	r3, [r7, #14]
	raw_conf |= ((uint16_t)conf->comp & ADS1115_COMP_BIT_MASK) << ADS1115_COMP_BIT_OFFSET;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	795b      	ldrb	r3, [r3, #5]
 8000c10:	011b      	lsls	r3, r3, #4
 8000c12:	b21b      	sxth	r3, r3
 8000c14:	f003 0310 	and.w	r3, r3, #16
 8000c18:	b21a      	sxth	r2, r3
 8000c1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	b21b      	sxth	r3, r3
 8000c22:	81fb      	strh	r3, [r7, #14]
	raw_conf |= ((uint16_t)conf->polarity & ADS1115_POL_BIT_MASK) << ADS1115_POL_BIT_OFFSET;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	799b      	ldrb	r3, [r3, #6]
 8000c28:	00db      	lsls	r3, r3, #3
 8000c2a:	b21b      	sxth	r3, r3
 8000c2c:	f003 0308 	and.w	r3, r3, #8
 8000c30:	b21a      	sxth	r2, r3
 8000c32:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	b21b      	sxth	r3, r3
 8000c3a:	81fb      	strh	r3, [r7, #14]
	raw_conf |= ((uint16_t)conf->latch & ADS1115_LATCH_BIT_MASK) << ADS1115_LATCH_BIT_OFFSET;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	79db      	ldrb	r3, [r3, #7]
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	b21b      	sxth	r3, r3
 8000c44:	f003 0304 	and.w	r3, r3, #4
 8000c48:	b21a      	sxth	r2, r3
 8000c4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	b21b      	sxth	r3, r3
 8000c52:	81fb      	strh	r3, [r7, #14]
	raw_conf |= ((uint16_t)conf->que & ADS1115_QUEUE_BIT_MASK) << ADS1115_QUEUE_BIT_OFFSET;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	7a1b      	ldrb	r3, [r3, #8]
 8000c58:	b21b      	sxth	r3, r3
 8000c5a:	f003 0303 	and.w	r3, r3, #3
 8000c5e:	b21a      	sxth	r2, r3
 8000c60:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c64:	4313      	orrs	r3, r2
 8000c66:	b21b      	sxth	r3, r3
 8000c68:	81fb      	strh	r3, [r7, #14]
	return raw_conf;
 8000c6a:	89fb      	ldrh	r3, [r7, #14]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3714      	adds	r7, #20
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bc80      	pop	{r7}
 8000c74:	4770      	bx	lr

08000c76 <ads1115_decode_cfg>:

ads1115_config_t   ads1115_decode_cfg(const ads1115_raw_conf_t  raw_conf){
 8000c76:	b480      	push	{r7}
 8000c78:	b087      	sub	sp, #28
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
 8000c7e:	460b      	mov	r3, r1
 8000c80:	807b      	strh	r3, [r7, #2]
	ads1115_config_t conf;
	conf.os = (raw_conf >> ADS1115_OS_BIT_OFFSET) & ADS1115_OS_BIT_MASK;
 8000c82:	887b      	ldrh	r3, [r7, #2]
 8000c84:	0bdb      	lsrs	r3, r3, #15
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	f003 0301 	and.w	r3, r3, #1
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	733b      	strb	r3, [r7, #12]
	conf.pin = (raw_conf >> ADS1115_PIN_BIT_OFFSET) & ADS1115_PIN_BIT_MASK;
 8000c92:	887b      	ldrh	r3, [r7, #2]
 8000c94:	0b1b      	lsrs	r3, r3, #12
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	f003 0307 	and.w	r3, r3, #7
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	737b      	strb	r3, [r7, #13]
	conf.gain = (raw_conf >> ADS1115_PGA_BIT_OFFSET) & ADS1115_PGA_BIT_MASK;
 8000ca2:	887b      	ldrh	r3, [r7, #2]
 8000ca4:	0a5b      	lsrs	r3, r3, #9
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	f003 0307 	and.w	r3, r3, #7
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	73bb      	strb	r3, [r7, #14]
	conf.mode = (raw_conf >> ADS1115_MODE_BIT_OFFSET) & ADS1115_MODE_BIT_MASK;
 8000cb2:	887b      	ldrh	r3, [r7, #2]
 8000cb4:	0a1b      	lsrs	r3, r3, #8
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	73fb      	strb	r3, [r7, #15]
	conf.data_rate = (raw_conf >> ADS1115_DR_BIT_OFFSET) & ADS1115_DR_BIT_MASK;
 8000cc2:	887b      	ldrh	r3, [r7, #2]
 8000cc4:	095b      	lsrs	r3, r3, #5
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	f003 0307 	and.w	r3, r3, #7
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	743b      	strb	r3, [r7, #16]
	conf.polarity = (raw_conf >> ADS1115_POL_BIT_OFFSET) & ADS1115_POL_BIT_MASK;
 8000cd2:	887b      	ldrh	r3, [r7, #2]
 8000cd4:	08db      	lsrs	r3, r3, #3
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	f003 0301 	and.w	r3, r3, #1
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	74bb      	strb	r3, [r7, #18]
	conf.latch = (raw_conf >> ADS1115_LATCH_BIT_OFFSET) & ADS1115_LATCH_BIT_MASK;
 8000ce2:	887b      	ldrh	r3, [r7, #2]
 8000ce4:	089b      	lsrs	r3, r3, #2
 8000ce6:	b29b      	uxth	r3, r3
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	74fb      	strb	r3, [r7, #19]
	conf.que = (raw_conf >> ADS1115_QUEUE_BIT_OFFSET) & ADS1115_QUEUE_BIT_MASK;
 8000cf2:	887b      	ldrh	r3, [r7, #2]
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	f003 0303 	and.w	r3, r3, #3
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	753b      	strb	r3, [r7, #20]
	return conf;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	461a      	mov	r2, r3
 8000d02:	f107 030c 	add.w	r3, r7, #12
 8000d06:	cb03      	ldmia	r3!, {r0, r1}
 8000d08:	6010      	str	r0, [r2, #0]
 8000d0a:	6051      	str	r1, [r2, #4]
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	7213      	strb	r3, [r2, #8]
}
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	371c      	adds	r7, #28
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bc80      	pop	{r7}
 8000d18:	4770      	bx	lr
	...

08000d1c <ads1115_read_cfg>:

HAL_StatusTypeDef ads1115_read_cfg(const ads1115_i2c_conf_t* i2c_conf, ads1115_config_t * conf)
{
 8000d1c:	b590      	push	{r4, r7, lr}
 8000d1e:	b08d      	sub	sp, #52	; 0x34
 8000d20:	af02      	add	r7, sp, #8
 8000d22:	6178      	str	r0, [r7, #20]
 8000d24:	6139      	str	r1, [r7, #16]
    ads1115_raw_conf_t raw_conf ;
    HAL_StatusTypeDef err;
    uint8_t ads_reg_set[1] = {ADS1115_CONFIGURATION_REG};
 8000d26:	2301      	movs	r3, #1
 8000d28:	f887 3020 	strb.w	r3, [r7, #32]
    uint8_t raw_conf_eight_bit[2];

    err = HAL_I2C_Master_Transmit(&hi2c1, (i2c_conf->i2c_slave_addr << 1) | I2C_WRITE,  ads_reg_set, 1, i2c_conf->timeout);
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	791b      	ldrb	r3, [r3, #4]
 8000d30:	005b      	lsls	r3, r3, #1
 8000d32:	b21b      	sxth	r3, r3
 8000d34:	f043 0301 	orr.w	r3, r3, #1
 8000d38:	b21b      	sxth	r3, r3
 8000d3a:	b299      	uxth	r1, r3
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	f107 0220 	add.w	r2, r7, #32
 8000d44:	9300      	str	r3, [sp, #0]
 8000d46:	2301      	movs	r3, #1
 8000d48:	481c      	ldr	r0, [pc, #112]	; (8000dbc <ads1115_read_cfg+0xa0>)
 8000d4a:	f001 fb1b 	bl	8002384 <HAL_I2C_Master_Transmit>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (err == HAL_OK){
 8000d54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d111      	bne.n	8000d80 <ads1115_read_cfg+0x64>
    	err = HAL_I2C_Master_Receive(i2c_conf->hi2c, (i2c_conf->i2c_slave_addr << 1) | I2C_READ, raw_conf_eight_bit, 2, i2c_conf->timeout);
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	6818      	ldr	r0, [r3, #0]
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	791b      	ldrb	r3, [r3, #4]
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	b299      	uxth	r1, r3
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	f107 021c 	add.w	r2, r7, #28
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2302      	movs	r3, #2
 8000d76:	f001 fc03 	bl	8002580 <HAL_I2C_Master_Receive>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    raw_conf = ((ads1115_raw_conf_t)raw_conf_eight_bit[0] << 8 )| raw_conf_eight_bit[1];
 8000d80:	7f3b      	ldrb	r3, [r7, #28]
 8000d82:	021b      	lsls	r3, r3, #8
 8000d84:	b21a      	sxth	r2, r3
 8000d86:	7f7b      	ldrb	r3, [r7, #29]
 8000d88:	b21b      	sxth	r3, r3
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	b21b      	sxth	r3, r3
 8000d8e:	84bb      	strh	r3, [r7, #36]	; 0x24
    *conf = ads1115_decode_cfg(raw_conf);
 8000d90:	693c      	ldr	r4, [r7, #16]
 8000d92:	463b      	mov	r3, r7
 8000d94:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000d96:	4611      	mov	r1, r2
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f7ff ff6c 	bl	8000c76 <ads1115_decode_cfg>
 8000d9e:	4622      	mov	r2, r4
 8000da0:	463b      	mov	r3, r7
 8000da2:	6818      	ldr	r0, [r3, #0]
 8000da4:	6859      	ldr	r1, [r3, #4]
 8000da6:	6010      	str	r0, [r2, #0]
 8000da8:	6051      	str	r1, [r2, #4]
 8000daa:	7a1b      	ldrb	r3, [r3, #8]
 8000dac:	7213      	strb	r3, [r2, #8]
    return err;
 8000dae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	372c      	adds	r7, #44	; 0x2c
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd90      	pop	{r4, r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	20000098 	.word	0x20000098

08000dc0 <ads1115_write_cfg>:

HAL_StatusTypeDef ads1115_write_cfg(const ads1115_i2c_conf_t* i2c_conf, const ads1115_config_t * conf)

{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af02      	add	r7, sp, #8
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	6039      	str	r1, [r7, #0]
	 HAL_StatusTypeDef err;
    ads1115_raw_conf_t raw_conf = ads1115_encode_cfg(conf);
 8000dca:	6838      	ldr	r0, [r7, #0]
 8000dcc:	f7ff fee0 	bl	8000b90 <ads1115_encode_cfg>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	81fb      	strh	r3, [r7, #14]
    uint8_t i2c_buf[3] = { ADS1115_CONFIGURATION_REG, raw_conf >> 8, raw_conf & 0xFF};
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	723b      	strb	r3, [r7, #8]
 8000dd8:	89fb      	ldrh	r3, [r7, #14]
 8000dda:	0a1b      	lsrs	r3, r3, #8
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	727b      	strb	r3, [r7, #9]
 8000de2:	89fb      	ldrh	r3, [r7, #14]
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	72bb      	strb	r3, [r7, #10]
    err = HAL_I2C_Master_Transmit(i2c_conf->hi2c, ( i2c_conf->i2c_slave_addr << 1) | I2C_WRITE,
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6818      	ldr	r0, [r3, #0]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	791b      	ldrb	r3, [r3, #4]
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	f043 0301 	orr.w	r3, r3, #1
 8000df8:	b21b      	sxth	r3, r3
 8000dfa:	b299      	uxth	r1, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	f107 0208 	add.w	r2, r7, #8
 8000e04:	9300      	str	r3, [sp, #0]
 8000e06:	2303      	movs	r3, #3
 8000e08:	f001 fabc 	bl	8002384 <HAL_I2C_Master_Transmit>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	737b      	strb	r3, [r7, #13]
    		i2c_buf, 3, i2c_conf->timeout);

   return err;
 8000e10:	7b7b      	ldrb	r3, [r7, #13]
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	0000      	movs	r0, r0
 8000e1c:	0000      	movs	r0, r0
	...

08000e20 <__ads1115_convert_raw_voltage>:

HAL_StatusTypeDef __ads1115_convert_raw_voltage(const ads1115_config_t * conf,
		const int16_t raw_value, int32_t* converted_value)

{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	460b      	mov	r3, r1
 8000e2a:	607a      	str	r2, [r7, #4]
 8000e2c:	817b      	strh	r3, [r7, #10]
    double buf = ((double)raw_value / 32.768);
 8000e2e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fb9a 	bl	800056c <__aeabi_i2d>
 8000e38:	a33b      	add	r3, pc, #236	; (adr r3, 8000f28 <__ads1115_convert_raw_voltage+0x108>)
 8000e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e3e:	f7ff fd29 	bl	8000894 <__aeabi_ddiv>
 8000e42:	4602      	mov	r2, r0
 8000e44:	460b      	mov	r3, r1
 8000e46:	e9c7 2306 	strd	r2, r3, [r7, #24]
    HAL_StatusTypeDef err = HAL_OK;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	75fb      	strb	r3, [r7, #23]
    switch (conf->gain) {
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	789b      	ldrb	r3, [r3, #2]
 8000e52:	2b05      	cmp	r3, #5
 8000e54:	d857      	bhi.n	8000f06 <__ads1115_convert_raw_voltage+0xe6>
 8000e56:	a201      	add	r2, pc, #4	; (adr r2, 8000e5c <__ads1115_convert_raw_voltage+0x3c>)
 8000e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e5c:	08000e75 	.word	0x08000e75
 8000e60:	08000e8d 	.word	0x08000e8d
 8000e64:	08000ea5 	.word	0x08000ea5
 8000e68:	08000ebd 	.word	0x08000ebd
 8000e6c:	08000ed5 	.word	0x08000ed5
 8000e70:	08000eef 	.word	0x08000eef
		case ADS1115_6_144V: buf = buf * 6144; break;
 8000e74:	f04f 0200 	mov.w	r2, #0
 8000e78:	4b2d      	ldr	r3, [pc, #180]	; (8000f30 <__ads1115_convert_raw_voltage+0x110>)
 8000e7a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000e7e:	f7ff fbdf 	bl	8000640 <__aeabi_dmul>
 8000e82:	4602      	mov	r2, r0
 8000e84:	460b      	mov	r3, r1
 8000e86:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000e8a:	e03e      	b.n	8000f0a <__ads1115_convert_raw_voltage+0xea>
		case ADS1115_4_096V: buf = buf * 4096; break;
 8000e8c:	f04f 0200 	mov.w	r2, #0
 8000e90:	4b28      	ldr	r3, [pc, #160]	; (8000f34 <__ads1115_convert_raw_voltage+0x114>)
 8000e92:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000e96:	f7ff fbd3 	bl	8000640 <__aeabi_dmul>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000ea2:	e032      	b.n	8000f0a <__ads1115_convert_raw_voltage+0xea>
		case ADS1115_2_048V: buf = buf * 2048; break;
 8000ea4:	f04f 0200 	mov.w	r2, #0
 8000ea8:	4b23      	ldr	r3, [pc, #140]	; (8000f38 <__ads1115_convert_raw_voltage+0x118>)
 8000eaa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000eae:	f7ff fbc7 	bl	8000640 <__aeabi_dmul>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000eba:	e026      	b.n	8000f0a <__ads1115_convert_raw_voltage+0xea>
		case ADS1115_1_024V: buf = buf * 1024; break;
 8000ebc:	f04f 0200 	mov.w	r2, #0
 8000ec0:	4b1e      	ldr	r3, [pc, #120]	; (8000f3c <__ads1115_convert_raw_voltage+0x11c>)
 8000ec2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000ec6:	f7ff fbbb 	bl	8000640 <__aeabi_dmul>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	460b      	mov	r3, r1
 8000ece:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000ed2:	e01a      	b.n	8000f0a <__ads1115_convert_raw_voltage+0xea>
		case ADS1115_0_512V: buf = buf * 512; break;
 8000ed4:	f04f 0200 	mov.w	r2, #0
 8000ed8:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8000edc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000ee0:	f7ff fbae 	bl	8000640 <__aeabi_dmul>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000eec:	e00d      	b.n	8000f0a <__ads1115_convert_raw_voltage+0xea>
		case ADS1115_0_256V: buf = buf * 256; break;
 8000eee:	f04f 0200 	mov.w	r2, #0
 8000ef2:	4b13      	ldr	r3, [pc, #76]	; (8000f40 <__ads1115_convert_raw_voltage+0x120>)
 8000ef4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000ef8:	f7ff fba2 	bl	8000640 <__aeabi_dmul>
 8000efc:	4602      	mov	r2, r0
 8000efe:	460b      	mov	r3, r1
 8000f00:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000f04:	e001      	b.n	8000f0a <__ads1115_convert_raw_voltage+0xea>
		default: return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	e008      	b.n	8000f1c <__ads1115_convert_raw_voltage+0xfc>
    }

    *converted_value = (uint32_t)buf;
 8000f0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000f0e:	f7ff fda9 	bl	8000a64 <__aeabi_d2uiz>
 8000f12:	4603      	mov	r3, r0
 8000f14:	461a      	mov	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	601a      	str	r2, [r3, #0]

    return err;
 8000f1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3720      	adds	r7, #32
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	f3af 8000 	nop.w
 8000f28:	d2f1a9fc 	.word	0xd2f1a9fc
 8000f2c:	4040624d 	.word	0x4040624d
 8000f30:	40b80000 	.word	0x40b80000
 8000f34:	40b00000 	.word	0x40b00000
 8000f38:	40a00000 	.word	0x40a00000
 8000f3c:	40900000 	.word	0x40900000
 8000f40:	40700000 	.word	0x40700000

08000f44 <ads1115_start_reading>:

HAL_StatusTypeDef ads1115_start_reading(const ads1115_i2c_conf_t* i2c_conf,
		const ads1115_config_t * conf){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef err = HAL_OK;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	75fb      	strb	r3, [r7, #23]
	ads1115_config_t cnf_cpy = *conf;
 8000f52:	683a      	ldr	r2, [r7, #0]
 8000f54:	f107 030c 	add.w	r3, r7, #12
 8000f58:	6810      	ldr	r0, [r2, #0]
 8000f5a:	6851      	ldr	r1, [r2, #4]
 8000f5c:	c303      	stmia	r3!, {r0, r1}
 8000f5e:	7a12      	ldrb	r2, [r2, #8]
 8000f60:	701a      	strb	r2, [r3, #0]
	cnf_cpy.os = ADS1115_IDLE_OR_START;
 8000f62:	2301      	movs	r3, #1
 8000f64:	733b      	strb	r3, [r7, #12]
	err = ads1115_write_cfg(i2c_conf, &cnf_cpy);
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f7ff ff27 	bl	8000dc0 <ads1115_write_cfg>
 8000f72:	4603      	mov	r3, r0
 8000f74:	75fb      	strb	r3, [r7, #23]
	cnf_cpy.os = ADS1115_OS;
 8000f76:	2300      	movs	r3, #0
 8000f78:	733b      	strb	r3, [r7, #12]

	return err;
 8000f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <__ads1115_wait_for_reading>:

HAL_StatusTypeDef __ads1115_wait_for_reading(const ads1115_i2c_conf_t* i2c_conf,
		const ads1115_config_t * conf){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef err = HAL_OK;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	77fb      	strb	r3, [r7, #31]
    ads1115_config_t cnf_cpy = *conf;
 8000f92:	683a      	ldr	r2, [r7, #0]
 8000f94:	f107 030c 	add.w	r3, r7, #12
 8000f98:	6810      	ldr	r0, [r2, #0]
 8000f9a:	6851      	ldr	r1, [r2, #4]
 8000f9c:	c303      	stmia	r3!, {r0, r1}
 8000f9e:	7a12      	ldrb	r2, [r2, #8]
 8000fa0:	701a      	strb	r2, [r3, #0]
	uint32_t st_time = HAL_GetTick();
 8000fa2:	f000 fd01 	bl	80019a8 <HAL_GetTick>
 8000fa6:	61b8      	str	r0, [r7, #24]
	bool timeout = false;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	77bb      	strb	r3, [r7, #30]
	err = ads1115_read_cfg(i2c_conf,  &cnf_cpy);
 8000fac:	f107 030c 	add.w	r3, r7, #12
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f7ff feb2 	bl	8000d1c <ads1115_read_cfg>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	77fb      	strb	r3, [r7, #31]
	while( (err == HAL_OK) && !timeout && (cnf_cpy.os == ADS1115_OS) ){
 8000fbc:	e014      	b.n	8000fe8 <__ads1115_wait_for_reading+0x64>
		 err = ads1115_read_cfg(i2c_conf,  &cnf_cpy);
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f7ff fea9 	bl	8000d1c <ads1115_read_cfg>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	77fb      	strb	r3, [r7, #31]
		 HAL_Delay(5);
 8000fce:	2005      	movs	r0, #5
 8000fd0:	f000 fcf4 	bl	80019bc <HAL_Delay>
		 timeout = ((HAL_GetTick() - st_time) > 125) ? true : false;
 8000fd4:	f000 fce8 	bl	80019a8 <HAL_GetTick>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	2b7d      	cmp	r3, #125	; 0x7d
 8000fe0:	bf8c      	ite	hi
 8000fe2:	2301      	movhi	r3, #1
 8000fe4:	2300      	movls	r3, #0
 8000fe6:	77bb      	strb	r3, [r7, #30]
	while( (err == HAL_OK) && !timeout && (cnf_cpy.os == ADS1115_OS) ){
 8000fe8:	7ffb      	ldrb	r3, [r7, #31]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d108      	bne.n	8001000 <__ads1115_wait_for_reading+0x7c>
 8000fee:	7fbb      	ldrb	r3, [r7, #30]
 8000ff0:	f083 0301 	eor.w	r3, r3, #1
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d002      	beq.n	8001000 <__ads1115_wait_for_reading+0x7c>
 8000ffa:	7b3b      	ldrb	r3, [r7, #12]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d0de      	beq.n	8000fbe <__ads1115_wait_for_reading+0x3a>
	}
	if (timeout){
 8001000:	7fbb      	ldrb	r3, [r7, #30]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <__ads1115_wait_for_reading+0x86>
		err = HAL_TIMEOUT;
 8001006:	2303      	movs	r3, #3
 8001008:	77fb      	strb	r3, [r7, #31]
	}
	return err;
 800100a:	7ffb      	ldrb	r3, [r7, #31]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3720      	adds	r7, #32
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <__ads1115_read_to_microvolts>:

HAL_StatusTypeDef __ads1115_read_to_microvolts(const ads1115_i2c_conf_t* i2c_conf,
		const ads1115_config_t *  conf, int32_t* uv_value, const uint8_t dev_register)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b08a      	sub	sp, #40	; 0x28
 8001018:	af02      	add	r7, sp, #8
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
 8001020:	70fb      	strb	r3, [r7, #3]
	uint8_t ads_reg_set[1] = {dev_register};
 8001022:	78fb      	ldrb	r3, [r7, #3]
 8001024:	763b      	strb	r3, [r7, #24]
	int16_t raw_value = 0;
 8001026:	2300      	movs	r3, #0
 8001028:	83bb      	strh	r3, [r7, #28]
	HAL_StatusTypeDef err = HAL_OK;
 800102a:	2300      	movs	r3, #0
 800102c:	77fb      	strb	r3, [r7, #31]

	if( (conf->mode == ADS1115_SINGLE_SHOT) && i2c_conf->single_shot_block ){
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	78db      	ldrb	r3, [r3, #3]
 8001032:	2b01      	cmp	r3, #1
 8001034:	d112      	bne.n	800105c <__ads1115_read_to_microvolts+0x48>
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	7b1b      	ldrb	r3, [r3, #12]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d00e      	beq.n	800105c <__ads1115_read_to_microvolts+0x48>
		err = ads1115_start_reading(i2c_conf, conf);
 800103e:	68b9      	ldr	r1, [r7, #8]
 8001040:	68f8      	ldr	r0, [r7, #12]
 8001042:	f7ff ff7f 	bl	8000f44 <ads1115_start_reading>
 8001046:	4603      	mov	r3, r0
 8001048:	77fb      	strb	r3, [r7, #31]
		if( err == HAL_OK ){
 800104a:	7ffb      	ldrb	r3, [r7, #31]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d105      	bne.n	800105c <__ads1115_read_to_microvolts+0x48>
			err = __ads1115_wait_for_reading(i2c_conf, conf);
 8001050:	68b9      	ldr	r1, [r7, #8]
 8001052:	68f8      	ldr	r0, [r7, #12]
 8001054:	f7ff ff96 	bl	8000f84 <__ads1115_wait_for_reading>
 8001058:	4603      	mov	r3, r0
 800105a:	77fb      	strb	r3, [r7, #31]
		}
	}

	if (err == HAL_OK){
 800105c:	7ffb      	ldrb	r3, [r7, #31]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d13a      	bne.n	80010d8 <__ads1115_read_to_microvolts+0xc4>
		uint8_t conv_res_eight_bit[2];
		err = HAL_I2C_Master_Transmit(i2c_conf->hi2c,  (i2c_conf->i2c_slave_addr << 1) | I2C_WRITE,
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	6818      	ldr	r0, [r3, #0]
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	791b      	ldrb	r3, [r3, #4]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	b21b      	sxth	r3, r3
 800106e:	f043 0301 	orr.w	r3, r3, #1
 8001072:	b21b      	sxth	r3, r3
 8001074:	b299      	uxth	r1, r3
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	f107 0218 	add.w	r2, r7, #24
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2301      	movs	r3, #1
 8001082:	f001 f97f 	bl	8002384 <HAL_I2C_Master_Transmit>
 8001086:	4603      	mov	r3, r0
 8001088:	77fb      	strb	r3, [r7, #31]
				ads_reg_set, 1, i2c_conf->timeout);
		if (err == HAL_OK){
 800108a:	7ffb      	ldrb	r3, [r7, #31]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d110      	bne.n	80010b2 <__ads1115_read_to_microvolts+0x9e>
			err = HAL_I2C_Master_Receive(i2c_conf->hi2c, (i2c_conf->i2c_slave_addr << 1),
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	6818      	ldr	r0, [r3, #0]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	791b      	ldrb	r3, [r3, #4]
 8001098:	b29b      	uxth	r3, r3
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	b299      	uxth	r1, r3
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	f107 0214 	add.w	r2, r7, #20
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	2302      	movs	r3, #2
 80010aa:	f001 fa69 	bl	8002580 <HAL_I2C_Master_Receive>
 80010ae:	4603      	mov	r3, r0
 80010b0:	77fb      	strb	r3, [r7, #31]
					conv_res_eight_bit, 2, i2c_conf->timeout);
		}
		raw_value = ((int16_t)conv_res_eight_bit[0] << 8 )| conv_res_eight_bit[1];
 80010b2:	7d3b      	ldrb	r3, [r7, #20]
 80010b4:	021b      	lsls	r3, r3, #8
 80010b6:	b21a      	sxth	r2, r3
 80010b8:	7d7b      	ldrb	r3, [r7, #21]
 80010ba:	b21b      	sxth	r3, r3
 80010bc:	4313      	orrs	r3, r2
 80010be:	83bb      	strh	r3, [r7, #28]
		if (err == HAL_OK) {
 80010c0:	7ffb      	ldrb	r3, [r7, #31]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d108      	bne.n	80010d8 <__ads1115_read_to_microvolts+0xc4>
			err = __ads1115_convert_raw_voltage(conf, raw_value, uv_value);
 80010c6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	4619      	mov	r1, r3
 80010ce:	68b8      	ldr	r0, [r7, #8]
 80010d0:	f7ff fea6 	bl	8000e20 <__ads1115_convert_raw_voltage>
 80010d4:	4603      	mov	r3, r0
 80010d6:	77fb      	strb	r3, [r7, #31]
		}
	}
	return err;
 80010d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3720      	adds	r7, #32
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <ads1115_read_adc_microvolts>:

HAL_StatusTypeDef ads1115_read_adc_microvolts(const ads1115_i2c_conf_t* i2c_conf,
		const ads1115_config_t *  conf, int32_t* uv)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b084      	sub	sp, #16
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	60f8      	str	r0, [r7, #12]
 80010ea:	60b9      	str	r1, [r7, #8]
 80010ec:	607a      	str	r2, [r7, #4]
	return __ads1115_read_to_microvolts(i2c_conf, conf, uv, ADS1115_CONVERSION_REG);
 80010ee:	2300      	movs	r3, #0
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	68b9      	ldr	r1, [r7, #8]
 80010f4:	68f8      	ldr	r0, [r7, #12]
 80010f6:	f7ff ff8d 	bl	8001014 <__ads1115_read_to_microvolts>
 80010fa:	4603      	mov	r3, r0
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	0000      	movs	r0, r0
	...

08001108 <lm60_get_temp>:
HAL_StatusTypeDef lm60_start_temp_reading(const lm60_cfg_t* lm60_conf){
	return ads1115_start_reading(&lm60_conf->ads_i2c_conf,
			&lm60_conf->ads_reg_conf);
}

HAL_StatusTypeDef lm60_get_temp(const lm60_cfg_t* lm60_conf, float * temp_c){
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
	int32_t uv;
	HAL_StatusTypeDef err;
     err = ads1115_read_adc_microvolts(&lm60_conf->ads_i2c_conf, &lm60_conf->ads_reg_conf, &uv);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	3310      	adds	r3, #16
 8001118:	f107 0208 	add.w	r2, r7, #8
 800111c:	4619      	mov	r1, r3
 800111e:	f7ff ffe0 	bl	80010e2 <ads1115_read_adc_microvolts>
 8001122:	4603      	mov	r3, r0
 8001124:	73fb      	strb	r3, [r7, #15]
	 if( err == HAL_OK){
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d114      	bne.n	8001156 <lm60_get_temp+0x4e>
		* temp_c = (uv - 424000) / 6250.0;
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	f5a3 23cf 	sub.w	r3, r3, #423936	; 0x67800
 8001132:	3b40      	subs	r3, #64	; 0x40
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff fa19 	bl	800056c <__aeabi_i2d>
 800113a:	a309      	add	r3, pc, #36	; (adr r3, 8001160 <lm60_get_temp+0x58>)
 800113c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001140:	f7ff fba8 	bl	8000894 <__aeabi_ddiv>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	4610      	mov	r0, r2
 800114a:	4619      	mov	r1, r3
 800114c:	f7ff fcaa 	bl	8000aa4 <__aeabi_d2f>
 8001150:	4602      	mov	r2, r0
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	601a      	str	r2, [r3, #0]
	}
	return err;
 8001156:	7bfb      	ldrb	r3, [r7, #15]
}
 8001158:	4618      	mov	r0, r3
 800115a:	3710      	adds	r7, #16
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	00000000 	.word	0x00000000
 8001164:	40b86a00 	.word	0x40b86a00

08001168 <hw_conf_lm60>:
 */
#include "hw_config.h"
#include "stm32f1xx_hal.h"
#include "stdbool.h"

const lm60_cfg_t hw_conf_lm60(){
 8001168:	b4b0      	push	{r4, r5, r7}
 800116a:	b091      	sub	sp, #68	; 0x44
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	return (const lm60_cfg_t){
 8001170:	4b14      	ldr	r3, [pc, #80]	; (80011c4 <hw_conf_lm60+0x5c>)
 8001172:	60bb      	str	r3, [r7, #8]
 8001174:	2348      	movs	r3, #72	; 0x48
 8001176:	733b      	strb	r3, [r7, #12]
 8001178:	2364      	movs	r3, #100	; 0x64
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	2301      	movs	r3, #1
 800117e:	753b      	strb	r3, [r7, #20]
 8001180:	2300      	movs	r3, #0
 8001182:	763b      	strb	r3, [r7, #24]
 8001184:	2305      	movs	r3, #5
 8001186:	767b      	strb	r3, [r7, #25]
 8001188:	2303      	movs	r3, #3
 800118a:	76bb      	strb	r3, [r7, #26]
 800118c:	2301      	movs	r3, #1
 800118e:	76fb      	strb	r3, [r7, #27]
 8001190:	2304      	movs	r3, #4
 8001192:	773b      	strb	r3, [r7, #28]
 8001194:	2300      	movs	r3, #0
 8001196:	777b      	strb	r3, [r7, #29]
 8001198:	2300      	movs	r3, #0
 800119a:	77bb      	strb	r3, [r7, #30]
 800119c:	2300      	movs	r3, #0
 800119e:	77fb      	strb	r3, [r7, #31]
 80011a0:	2303      	movs	r3, #3
 80011a2:	f887 3020 	strb.w	r3, [r7, #32]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	461d      	mov	r5, r3
 80011aa:	f107 0408 	add.w	r4, r7, #8
 80011ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011b2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80011b6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
			.polarity = ADS1115_DEF_POL,
			.latch = ADS1115_DEF_LATCH,
			.que = ADS1115_COMP_DISABLE,
		},
	};
}
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	3744      	adds	r7, #68	; 0x44
 80011be:	46bd      	mov	sp, r7
 80011c0:	bcb0      	pop	{r4, r5, r7}
 80011c2:	4770      	bx	lr
 80011c4:	20000098 	.word	0x20000098

080011c8 <MX_USART1_UART_Init>:
		.pages = 256,
	};
}

void MX_USART1_UART_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 80011cc:	4b11      	ldr	r3, [pc, #68]	; (8001214 <MX_USART1_UART_Init+0x4c>)
 80011ce:	4a12      	ldr	r2, [pc, #72]	; (8001218 <MX_USART1_UART_Init+0x50>)
 80011d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011d2:	4b10      	ldr	r3, [pc, #64]	; (8001214 <MX_USART1_UART_Init+0x4c>)
 80011d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <MX_USART1_UART_Init+0x4c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011e0:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <MX_USART1_UART_Init+0x4c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011e6:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <MX_USART1_UART_Init+0x4c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011ec:	4b09      	ldr	r3, [pc, #36]	; (8001214 <MX_USART1_UART_Init+0x4c>)
 80011ee:	220c      	movs	r2, #12
 80011f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011f2:	4b08      	ldr	r3, [pc, #32]	; (8001214 <MX_USART1_UART_Init+0x4c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f8:	4b06      	ldr	r3, [pc, #24]	; (8001214 <MX_USART1_UART_Init+0x4c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011fe:	4805      	ldr	r0, [pc, #20]	; (8001214 <MX_USART1_UART_Init+0x4c>)
 8001200:	f002 fb8a 	bl	8003918 <HAL_UART_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800120a:	f000 f897 	bl	800133c <Error_Handler>
  }
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000168 	.word	0x20000168
 8001218:	40013800 	.word	0x40013800

0800121c <MX_CAN_Init>:

void MX_CAN_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  hcan.Instance = CAN1;
 8001220:	4b16      	ldr	r3, [pc, #88]	; (800127c <MX_CAN_Init+0x60>)
 8001222:	4a17      	ldr	r2, [pc, #92]	; (8001280 <MX_CAN_Init+0x64>)
 8001224:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8001226:	4b15      	ldr	r3, [pc, #84]	; (800127c <MX_CAN_Init+0x60>)
 8001228:	2210      	movs	r2, #16
 800122a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800122c:	4b13      	ldr	r3, [pc, #76]	; (800127c <MX_CAN_Init+0x60>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001232:	4b12      	ldr	r3, [pc, #72]	; (800127c <MX_CAN_Init+0x60>)
 8001234:	2200      	movs	r2, #0
 8001236:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001238:	4b10      	ldr	r3, [pc, #64]	; (800127c <MX_CAN_Init+0x60>)
 800123a:	2200      	movs	r2, #0
 800123c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800123e:	4b0f      	ldr	r3, [pc, #60]	; (800127c <MX_CAN_Init+0x60>)
 8001240:	2200      	movs	r2, #0
 8001242:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001244:	4b0d      	ldr	r3, [pc, #52]	; (800127c <MX_CAN_Init+0x60>)
 8001246:	2200      	movs	r2, #0
 8001248:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800124a:	4b0c      	ldr	r3, [pc, #48]	; (800127c <MX_CAN_Init+0x60>)
 800124c:	2200      	movs	r2, #0
 800124e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001250:	4b0a      	ldr	r3, [pc, #40]	; (800127c <MX_CAN_Init+0x60>)
 8001252:	2200      	movs	r2, #0
 8001254:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001256:	4b09      	ldr	r3, [pc, #36]	; (800127c <MX_CAN_Init+0x60>)
 8001258:	2200      	movs	r2, #0
 800125a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800125c:	4b07      	ldr	r3, [pc, #28]	; (800127c <MX_CAN_Init+0x60>)
 800125e:	2200      	movs	r2, #0
 8001260:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001262:	4b06      	ldr	r3, [pc, #24]	; (800127c <MX_CAN_Init+0x60>)
 8001264:	2200      	movs	r2, #0
 8001266:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001268:	4804      	ldr	r0, [pc, #16]	; (800127c <MX_CAN_Init+0x60>)
 800126a:	f000 fbcb 	bl	8001a04 <HAL_CAN_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8001274:	f000 f862 	bl	800133c <Error_Handler>
  }
}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20000140 	.word	0x20000140
 8001280:	40006400 	.word	0x40006400

08001284 <MX_I2C1_Init>:

void MX_I2C1_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8001288:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <MX_I2C1_Init+0x50>)
 800128a:	4a13      	ldr	r2, [pc, #76]	; (80012d8 <MX_I2C1_Init+0x54>)
 800128c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800128e:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <MX_I2C1_Init+0x50>)
 8001290:	4a12      	ldr	r2, [pc, #72]	; (80012dc <MX_I2C1_Init+0x58>)
 8001292:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001294:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <MX_I2C1_Init+0x50>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800129a:	4b0e      	ldr	r3, [pc, #56]	; (80012d4 <MX_I2C1_Init+0x50>)
 800129c:	2200      	movs	r2, #0
 800129e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <MX_I2C1_Init+0x50>)
 80012a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a8:	4b0a      	ldr	r3, [pc, #40]	; (80012d4 <MX_I2C1_Init+0x50>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012ae:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <MX_I2C1_Init+0x50>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012b4:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <MX_I2C1_Init+0x50>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ba:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <MX_I2C1_Init+0x50>)
 80012bc:	2200      	movs	r2, #0
 80012be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012c0:	4804      	ldr	r0, [pc, #16]	; (80012d4 <MX_I2C1_Init+0x50>)
 80012c2:	f000 ff1b 	bl	80020fc <HAL_I2C_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012cc:	f000 f836 	bl	800133c <Error_Handler>
  }
}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20000098 	.word	0x20000098
 80012d8:	40005400 	.word	0x40005400
 80012dc:	000186a0 	.word	0x000186a0

080012e0 <MX_I2C2_Init>:

void MX_I2C2_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  hi2c2.Instance = I2C2;
 80012e4:	4b12      	ldr	r3, [pc, #72]	; (8001330 <MX_I2C2_Init+0x50>)
 80012e6:	4a13      	ldr	r2, [pc, #76]	; (8001334 <MX_I2C2_Init+0x54>)
 80012e8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80012ea:	4b11      	ldr	r3, [pc, #68]	; (8001330 <MX_I2C2_Init+0x50>)
 80012ec:	4a12      	ldr	r2, [pc, #72]	; (8001338 <MX_I2C2_Init+0x58>)
 80012ee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012f0:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <MX_I2C2_Init+0x50>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80012f6:	4b0e      	ldr	r3, [pc, #56]	; (8001330 <MX_I2C2_Init+0x50>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012fc:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <MX_I2C2_Init+0x50>)
 80012fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001302:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001304:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <MX_I2C2_Init+0x50>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800130a:	4b09      	ldr	r3, [pc, #36]	; (8001330 <MX_I2C2_Init+0x50>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001310:	4b07      	ldr	r3, [pc, #28]	; (8001330 <MX_I2C2_Init+0x50>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001316:	4b06      	ldr	r3, [pc, #24]	; (8001330 <MX_I2C2_Init+0x50>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800131c:	4804      	ldr	r0, [pc, #16]	; (8001330 <MX_I2C2_Init+0x50>)
 800131e:	f000 feed 	bl	80020fc <HAL_I2C_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001328:	f000 f808 	bl	800133c <Error_Handler>
  }
}
 800132c:	bf00      	nop
 800132e:	bd80      	pop	{r7, pc}
 8001330:	200000ec 	.word	0x200000ec
 8001334:	40005800 	.word	0x40005800
 8001338:	000186a0 	.word	0x000186a0

0800133c <Error_Handler>:

void Error_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001340:	b672      	cpsid	i
}
 8001342:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001344:	e7fe      	b.n	8001344 <Error_Handler+0x8>
	...

08001348 <MX_GPIO_Init>:
  }
  /* USER CODE END Error_Handler_Debug */
}

void MX_GPIO_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b088      	sub	sp, #32
 800134c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134e:	f107 0310 	add.w	r3, r7, #16
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	605a      	str	r2, [r3, #4]
 8001358:	609a      	str	r2, [r3, #8]
 800135a:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800135c:	4b24      	ldr	r3, [pc, #144]	; (80013f0 <MX_GPIO_Init+0xa8>)
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	4a23      	ldr	r2, [pc, #140]	; (80013f0 <MX_GPIO_Init+0xa8>)
 8001362:	f043 0310 	orr.w	r3, r3, #16
 8001366:	6193      	str	r3, [r2, #24]
 8001368:	4b21      	ldr	r3, [pc, #132]	; (80013f0 <MX_GPIO_Init+0xa8>)
 800136a:	699b      	ldr	r3, [r3, #24]
 800136c:	f003 0310 	and.w	r3, r3, #16
 8001370:	60fb      	str	r3, [r7, #12]
 8001372:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001374:	4b1e      	ldr	r3, [pc, #120]	; (80013f0 <MX_GPIO_Init+0xa8>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a1d      	ldr	r2, [pc, #116]	; (80013f0 <MX_GPIO_Init+0xa8>)
 800137a:	f043 0320 	orr.w	r3, r3, #32
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <MX_GPIO_Init+0xa8>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0320 	and.w	r3, r3, #32
 8001388:	60bb      	str	r3, [r7, #8]
 800138a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800138c:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <MX_GPIO_Init+0xa8>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a17      	ldr	r2, [pc, #92]	; (80013f0 <MX_GPIO_Init+0xa8>)
 8001392:	f043 0308 	orr.w	r3, r3, #8
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <MX_GPIO_Init+0xa8>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f003 0308 	and.w	r3, r3, #8
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80013a4:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <MX_GPIO_Init+0xa8>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	4a11      	ldr	r2, [pc, #68]	; (80013f0 <MX_GPIO_Init+0xa8>)
 80013aa:	f043 0304 	orr.w	r3, r3, #4
 80013ae:	6193      	str	r3, [r2, #24]
 80013b0:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <MX_GPIO_Init+0xa8>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	f003 0304 	and.w	r3, r3, #4
 80013b8:	603b      	str	r3, [r7, #0]
 80013ba:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013c2:	480c      	ldr	r0, [pc, #48]	; (80013f4 <MX_GPIO_Init+0xac>)
 80013c4:	f000 fe82 	bl	80020cc <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80013c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013cc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ce:	2301      	movs	r3, #1
 80013d0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d2:	2301      	movs	r3, #1
 80013d4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d6:	2302      	movs	r3, #2
 80013d8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013da:	f107 0310 	add.w	r3, r7, #16
 80013de:	4619      	mov	r1, r3
 80013e0:	4804      	ldr	r0, [pc, #16]	; (80013f4 <MX_GPIO_Init+0xac>)
 80013e2:	f000 fcef 	bl	8001dc4 <HAL_GPIO_Init>
}
 80013e6:	bf00      	nop
 80013e8:	3720      	adds	r7, #32
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40021000 	.word	0x40021000
 80013f4:	40011000 	.word	0x40011000

080013f8 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b090      	sub	sp, #64	; 0x40
 80013fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013fe:	f107 0318 	add.w	r3, r7, #24
 8001402:	2228      	movs	r2, #40	; 0x28
 8001404:	2100      	movs	r1, #0
 8001406:	4618      	mov	r0, r3
 8001408:	f002 fc68 	bl	8003cdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
 8001418:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800141a:	2301      	movs	r3, #1
 800141c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800141e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001422:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001424:	2300      	movs	r3, #0
 8001426:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001428:	2301      	movs	r3, #1
 800142a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800142c:	2302      	movs	r3, #2
 800142e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001430:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001434:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001436:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800143a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800143c:	f107 0318 	add.w	r3, r7, #24
 8001440:	4618      	mov	r0, r3
 8001442:	f001 fe29 	bl	8003098 <HAL_RCC_OscConfig>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800144c:	f7ff ff76 	bl	800133c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001450:	230f      	movs	r3, #15
 8001452:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001454:	2302      	movs	r3, #2
 8001456:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001458:	2300      	movs	r3, #0
 800145a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800145c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001460:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	2102      	movs	r1, #2
 800146a:	4618      	mov	r0, r3
 800146c:	f002 f894 	bl	8003598 <HAL_RCC_ClockConfig>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001476:	f7ff ff61 	bl	800133c <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800147a:	f002 f977 	bl	800376c <HAL_RCC_EnableCSS>
}
 800147e:	bf00      	nop
 8001480:	3740      	adds	r7, #64	; 0x40
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001488:	b590      	push	{r4, r7, lr}
 800148a:	b08f      	sub	sp, #60	; 0x3c
 800148c:	af00      	add	r7, sp, #0
  uint8_t buf[20];
  HAL_Init();
 800148e:	f000 fa33 	bl	80018f8 <HAL_Init>

  SystemClock_Config();
 8001492:	f7ff ffb1 	bl	80013f8 <SystemClock_Config>

  MX_GPIO_Init();
 8001496:	f7ff ff57 	bl	8001348 <MX_GPIO_Init>
  MX_I2C2_Init();
 800149a:	f7ff ff21 	bl	80012e0 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800149e:	f7ff fe93 	bl	80011c8 <MX_USART1_UART_Init>
  MX_CAN_Init();
 80014a2:	f7ff febb 	bl	800121c <MX_CAN_Init>
  MX_I2C1_Init();
 80014a6:	f7ff feed 	bl	8001284 <MX_I2C1_Init>

  float temp_c = 0;
 80014aa:	f04f 0300 	mov.w	r3, #0
 80014ae:	623b      	str	r3, [r7, #32]
  lm60_cfg_t lm60 = hw_conf_lm60();
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff fe58 	bl	8001168 <hw_conf_lm60>

  while (1){
	  lm60_get_temp(&lm60, &temp_c);
 80014b8:	f107 0220 	add.w	r2, r7, #32
 80014bc:	1d3b      	adds	r3, r7, #4
 80014be:	4611      	mov	r1, r2
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff fe21 	bl	8001108 <lm60_get_temp>
      temp_c *= 1000;
 80014c6:	6a3b      	ldr	r3, [r7, #32]
 80014c8:	491e      	ldr	r1, [pc, #120]	; (8001544 <main+0xbc>)
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7fe fe48 	bl	8000160 <__aeabi_fmul>
 80014d0:	4603      	mov	r3, r0
 80014d2:	623b      	str	r3, [r7, #32]
      sprintf((char*)buf, "%d.%u C\r\n",  ((int)temp_c / 1000),
 80014d4:	6a3b      	ldr	r3, [r7, #32]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff fb34 	bl	8000b44 <__aeabi_f2iz>
 80014dc:	4603      	mov	r3, r0
 80014de:	4a1a      	ldr	r2, [pc, #104]	; (8001548 <main+0xc0>)
 80014e0:	fb82 1203 	smull	r1, r2, r2, r3
 80014e4:	1192      	asrs	r2, r2, #6
 80014e6:	17db      	asrs	r3, r3, #31
 80014e8:	1ad4      	subs	r4, r2, r3
            (abs(( int)temp_c) % 1000));
 80014ea:	6a3b      	ldr	r3, [r7, #32]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fb29 	bl	8000b44 <__aeabi_f2iz>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	bfb8      	it	lt
 80014f8:	425b      	neglt	r3, r3
      sprintf((char*)buf, "%d.%u C\r\n",  ((int)temp_c / 1000),
 80014fa:	4a13      	ldr	r2, [pc, #76]	; (8001548 <main+0xc0>)
 80014fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001500:	1191      	asrs	r1, r2, #6
 8001502:	17da      	asrs	r2, r3, #31
 8001504:	1a8a      	subs	r2, r1, r2
 8001506:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800150a:	fb01 f202 	mul.w	r2, r1, r2
 800150e:	1a9a      	subs	r2, r3, r2
 8001510:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001514:	4613      	mov	r3, r2
 8001516:	4622      	mov	r2, r4
 8001518:	490c      	ldr	r1, [pc, #48]	; (800154c <main+0xc4>)
 800151a:	f002 fbe7 	bl	8003cec <siprintf>
      HAL_UART_Transmit(&huart1, buf, strlen((char*)buf), HAL_MAX_DELAY);
 800151e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001522:	4618      	mov	r0, r3
 8001524:	f7fe fe14 	bl	8000150 <strlen>
 8001528:	4603      	mov	r3, r0
 800152a:	b29a      	uxth	r2, r3
 800152c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001530:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001534:	4806      	ldr	r0, [pc, #24]	; (8001550 <main+0xc8>)
 8001536:	f002 fa3c 	bl	80039b2 <HAL_UART_Transmit>
	 HAL_Delay(150);
 800153a:	2096      	movs	r0, #150	; 0x96
 800153c:	f000 fa3e 	bl	80019bc <HAL_Delay>
	  lm60_get_temp(&lm60, &temp_c);
 8001540:	e7ba      	b.n	80014b8 <main+0x30>
 8001542:	bf00      	nop
 8001544:	447a0000 	.word	0x447a0000
 8001548:	10624dd3 	.word	0x10624dd3
 800154c:	08004578 	.word	0x08004578
 8001550:	20000168 	.word	0x20000168

08001554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800155a:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <HAL_MspInit+0x5c>)
 800155c:	699b      	ldr	r3, [r3, #24]
 800155e:	4a14      	ldr	r2, [pc, #80]	; (80015b0 <HAL_MspInit+0x5c>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	6193      	str	r3, [r2, #24]
 8001566:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <HAL_MspInit+0x5c>)
 8001568:	699b      	ldr	r3, [r3, #24]
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	60bb      	str	r3, [r7, #8]
 8001570:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001572:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <HAL_MspInit+0x5c>)
 8001574:	69db      	ldr	r3, [r3, #28]
 8001576:	4a0e      	ldr	r2, [pc, #56]	; (80015b0 <HAL_MspInit+0x5c>)
 8001578:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800157c:	61d3      	str	r3, [r2, #28]
 800157e:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <HAL_MspInit+0x5c>)
 8001580:	69db      	ldr	r3, [r3, #28]
 8001582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001586:	607b      	str	r3, [r7, #4]
 8001588:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800158a:	4b0a      	ldr	r3, [pc, #40]	; (80015b4 <HAL_MspInit+0x60>)
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800159e:	60fb      	str	r3, [r7, #12]
 80015a0:	4a04      	ldr	r2, [pc, #16]	; (80015b4 <HAL_MspInit+0x60>)
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a6:	bf00      	nop
 80015a8:	3714      	adds	r7, #20
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr
 80015b0:	40021000 	.word	0x40021000
 80015b4:	40010000 	.word	0x40010000

080015b8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c0:	f107 0310 	add.w	r3, r7, #16
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a1c      	ldr	r2, [pc, #112]	; (8001644 <HAL_CAN_MspInit+0x8c>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d131      	bne.n	800163c <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015d8:	4b1b      	ldr	r3, [pc, #108]	; (8001648 <HAL_CAN_MspInit+0x90>)
 80015da:	69db      	ldr	r3, [r3, #28]
 80015dc:	4a1a      	ldr	r2, [pc, #104]	; (8001648 <HAL_CAN_MspInit+0x90>)
 80015de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015e2:	61d3      	str	r3, [r2, #28]
 80015e4:	4b18      	ldr	r3, [pc, #96]	; (8001648 <HAL_CAN_MspInit+0x90>)
 80015e6:	69db      	ldr	r3, [r3, #28]
 80015e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f0:	4b15      	ldr	r3, [pc, #84]	; (8001648 <HAL_CAN_MspInit+0x90>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	4a14      	ldr	r2, [pc, #80]	; (8001648 <HAL_CAN_MspInit+0x90>)
 80015f6:	f043 0304 	orr.w	r3, r3, #4
 80015fa:	6193      	str	r3, [r2, #24]
 80015fc:	4b12      	ldr	r3, [pc, #72]	; (8001648 <HAL_CAN_MspInit+0x90>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001608:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800160c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001616:	f107 0310 	add.w	r3, r7, #16
 800161a:	4619      	mov	r1, r3
 800161c:	480b      	ldr	r0, [pc, #44]	; (800164c <HAL_CAN_MspInit+0x94>)
 800161e:	f000 fbd1 	bl	8001dc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001622:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001626:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001628:	2302      	movs	r3, #2
 800162a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800162c:	2303      	movs	r3, #3
 800162e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001630:	f107 0310 	add.w	r3, r7, #16
 8001634:	4619      	mov	r1, r3
 8001636:	4805      	ldr	r0, [pc, #20]	; (800164c <HAL_CAN_MspInit+0x94>)
 8001638:	f000 fbc4 	bl	8001dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800163c:	bf00      	nop
 800163e:	3720      	adds	r7, #32
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40006400 	.word	0x40006400
 8001648:	40021000 	.word	0x40021000
 800164c:	40010800 	.word	0x40010800

08001650 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08c      	sub	sp, #48	; 0x30
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001658:	f107 031c 	add.w	r3, r7, #28
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a32      	ldr	r2, [pc, #200]	; (8001734 <HAL_I2C_MspInit+0xe4>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d133      	bne.n	80016d8 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001670:	4b31      	ldr	r3, [pc, #196]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a30      	ldr	r2, [pc, #192]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 8001676:	f043 0308 	orr.w	r3, r3, #8
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b2e      	ldr	r3, [pc, #184]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f003 0308 	and.w	r3, r3, #8
 8001684:	61bb      	str	r3, [r7, #24]
 8001686:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001688:	f44f 7340 	mov.w	r3, #768	; 0x300
 800168c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800168e:	2312      	movs	r3, #18
 8001690:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001692:	2303      	movs	r3, #3
 8001694:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001696:	f107 031c 	add.w	r3, r7, #28
 800169a:	4619      	mov	r1, r3
 800169c:	4827      	ldr	r0, [pc, #156]	; (800173c <HAL_I2C_MspInit+0xec>)
 800169e:	f000 fb91 	bl	8001dc4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80016a2:	4b27      	ldr	r3, [pc, #156]	; (8001740 <HAL_I2C_MspInit+0xf0>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016aa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80016ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b2:	f043 0302 	orr.w	r3, r3, #2
 80016b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016b8:	4a21      	ldr	r2, [pc, #132]	; (8001740 <HAL_I2C_MspInit+0xf0>)
 80016ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016bc:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016be:	4b1e      	ldr	r3, [pc, #120]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	4a1d      	ldr	r2, [pc, #116]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 80016c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016c8:	61d3      	str	r3, [r2, #28]
 80016ca:	4b1b      	ldr	r3, [pc, #108]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016d2:	617b      	str	r3, [r7, #20]
 80016d4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80016d6:	e029      	b.n	800172c <HAL_I2C_MspInit+0xdc>
  else if(hi2c->Instance==I2C2)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a19      	ldr	r2, [pc, #100]	; (8001744 <HAL_I2C_MspInit+0xf4>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d124      	bne.n	800172c <HAL_I2C_MspInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e2:	4b15      	ldr	r3, [pc, #84]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	4a14      	ldr	r2, [pc, #80]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 80016e8:	f043 0308 	orr.w	r3, r3, #8
 80016ec:	6193      	str	r3, [r2, #24]
 80016ee:	4b12      	ldr	r3, [pc, #72]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 80016f0:	699b      	ldr	r3, [r3, #24]
 80016f2:	f003 0308 	and.w	r3, r3, #8
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80016fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001700:	2312      	movs	r3, #18
 8001702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001704:	2303      	movs	r3, #3
 8001706:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001708:	f107 031c 	add.w	r3, r7, #28
 800170c:	4619      	mov	r1, r3
 800170e:	480b      	ldr	r0, [pc, #44]	; (800173c <HAL_I2C_MspInit+0xec>)
 8001710:	f000 fb58 	bl	8001dc4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001714:	4b08      	ldr	r3, [pc, #32]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 8001716:	69db      	ldr	r3, [r3, #28]
 8001718:	4a07      	ldr	r2, [pc, #28]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 800171a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800171e:	61d3      	str	r3, [r2, #28]
 8001720:	4b05      	ldr	r3, [pc, #20]	; (8001738 <HAL_I2C_MspInit+0xe8>)
 8001722:	69db      	ldr	r3, [r3, #28]
 8001724:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	68fb      	ldr	r3, [r7, #12]
}
 800172c:	bf00      	nop
 800172e:	3730      	adds	r7, #48	; 0x30
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40005400 	.word	0x40005400
 8001738:	40021000 	.word	0x40021000
 800173c:	40010c00 	.word	0x40010c00
 8001740:	40010000 	.word	0x40010000
 8001744:	40005800 	.word	0x40005800

08001748 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001750:	f107 0310 	add.w	r3, r7, #16
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a1c      	ldr	r2, [pc, #112]	; (80017d4 <HAL_UART_MspInit+0x8c>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d131      	bne.n	80017cc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001768:	4b1b      	ldr	r3, [pc, #108]	; (80017d8 <HAL_UART_MspInit+0x90>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	4a1a      	ldr	r2, [pc, #104]	; (80017d8 <HAL_UART_MspInit+0x90>)
 800176e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001772:	6193      	str	r3, [r2, #24]
 8001774:	4b18      	ldr	r3, [pc, #96]	; (80017d8 <HAL_UART_MspInit+0x90>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001780:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <HAL_UART_MspInit+0x90>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	4a14      	ldr	r2, [pc, #80]	; (80017d8 <HAL_UART_MspInit+0x90>)
 8001786:	f043 0304 	orr.w	r3, r3, #4
 800178a:	6193      	str	r3, [r2, #24]
 800178c:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <HAL_UART_MspInit+0x90>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	f003 0304 	and.w	r3, r3, #4
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001798:	f44f 7300 	mov.w	r3, #512	; 0x200
 800179c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179e:	2302      	movs	r3, #2
 80017a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017a2:	2303      	movs	r3, #3
 80017a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a6:	f107 0310 	add.w	r3, r7, #16
 80017aa:	4619      	mov	r1, r3
 80017ac:	480b      	ldr	r0, [pc, #44]	; (80017dc <HAL_UART_MspInit+0x94>)
 80017ae:	f000 fb09 	bl	8001dc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b8:	2300      	movs	r3, #0
 80017ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c0:	f107 0310 	add.w	r3, r7, #16
 80017c4:	4619      	mov	r1, r3
 80017c6:	4805      	ldr	r0, [pc, #20]	; (80017dc <HAL_UART_MspInit+0x94>)
 80017c8:	f000 fafc 	bl	8001dc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80017cc:	bf00      	nop
 80017ce:	3720      	adds	r7, #32
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40013800 	.word	0x40013800
 80017d8:	40021000 	.word	0x40021000
 80017dc:	40010800 	.word	0x40010800

080017e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80017e4:	f002 f860 	bl	80038a8 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017e8:	e7fe      	b.n	80017e8 <NMI_Handler+0x8>

080017ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ee:	e7fe      	b.n	80017ee <HardFault_Handler+0x4>

080017f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f4:	e7fe      	b.n	80017f4 <MemManage_Handler+0x4>

080017f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017f6:	b480      	push	{r7}
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017fa:	e7fe      	b.n	80017fa <BusFault_Handler+0x4>

080017fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001800:	e7fe      	b.n	8001800 <UsageFault_Handler+0x4>

08001802 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001806:	bf00      	nop
 8001808:	46bd      	mov	sp, r7
 800180a:	bc80      	pop	{r7}
 800180c:	4770      	bx	lr

0800180e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr

0800181a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr

08001826 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800182a:	f000 f8ab 	bl	8001984 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
	...

08001834 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b086      	sub	sp, #24
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800183c:	4a14      	ldr	r2, [pc, #80]	; (8001890 <_sbrk+0x5c>)
 800183e:	4b15      	ldr	r3, [pc, #84]	; (8001894 <_sbrk+0x60>)
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001848:	4b13      	ldr	r3, [pc, #76]	; (8001898 <_sbrk+0x64>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d102      	bne.n	8001856 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001850:	4b11      	ldr	r3, [pc, #68]	; (8001898 <_sbrk+0x64>)
 8001852:	4a12      	ldr	r2, [pc, #72]	; (800189c <_sbrk+0x68>)
 8001854:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001856:	4b10      	ldr	r3, [pc, #64]	; (8001898 <_sbrk+0x64>)
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4413      	add	r3, r2
 800185e:	693a      	ldr	r2, [r7, #16]
 8001860:	429a      	cmp	r2, r3
 8001862:	d207      	bcs.n	8001874 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001864:	f002 fa10 	bl	8003c88 <__errno>
 8001868:	4603      	mov	r3, r0
 800186a:	220c      	movs	r2, #12
 800186c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800186e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001872:	e009      	b.n	8001888 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001874:	4b08      	ldr	r3, [pc, #32]	; (8001898 <_sbrk+0x64>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800187a:	4b07      	ldr	r3, [pc, #28]	; (8001898 <_sbrk+0x64>)
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4413      	add	r3, r2
 8001882:	4a05      	ldr	r2, [pc, #20]	; (8001898 <_sbrk+0x64>)
 8001884:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001886:	68fb      	ldr	r3, [r7, #12]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20005000 	.word	0x20005000
 8001894:	00000400 	.word	0x00000400
 8001898:	2000008c 	.word	0x2000008c
 800189c:	200001c0 	.word	0x200001c0

080018a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr

080018ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018ac:	480c      	ldr	r0, [pc, #48]	; (80018e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018ae:	490d      	ldr	r1, [pc, #52]	; (80018e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018b0:	4a0d      	ldr	r2, [pc, #52]	; (80018e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018b4:	e002      	b.n	80018bc <LoopCopyDataInit>

080018b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ba:	3304      	adds	r3, #4

080018bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018c0:	d3f9      	bcc.n	80018b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018c2:	4a0a      	ldr	r2, [pc, #40]	; (80018ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018c4:	4c0a      	ldr	r4, [pc, #40]	; (80018f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018c8:	e001      	b.n	80018ce <LoopFillZerobss>

080018ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018cc:	3204      	adds	r2, #4

080018ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018d0:	d3fb      	bcc.n	80018ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80018d2:	f7ff ffe5 	bl	80018a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018d6:	f002 f9dd 	bl	8003c94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018da:	f7ff fdd5 	bl	8001488 <main>
  bx lr
 80018de:	4770      	bx	lr
  ldr r0, =_sdata
 80018e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018e4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80018e8:	080045e8 	.word	0x080045e8
  ldr r2, =_sbss
 80018ec:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80018f0:	200001c0 	.word	0x200001c0

080018f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018f4:	e7fe      	b.n	80018f4 <ADC1_2_IRQHandler>
	...

080018f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018fc:	4b08      	ldr	r3, [pc, #32]	; (8001920 <HAL_Init+0x28>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a07      	ldr	r2, [pc, #28]	; (8001920 <HAL_Init+0x28>)
 8001902:	f043 0310 	orr.w	r3, r3, #16
 8001906:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001908:	2003      	movs	r0, #3
 800190a:	f000 fa27 	bl	8001d5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800190e:	200f      	movs	r0, #15
 8001910:	f000 f808 	bl	8001924 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001914:	f7ff fe1e 	bl	8001554 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40022000 	.word	0x40022000

08001924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800192c:	4b12      	ldr	r3, [pc, #72]	; (8001978 <HAL_InitTick+0x54>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	4b12      	ldr	r3, [pc, #72]	; (800197c <HAL_InitTick+0x58>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	4619      	mov	r1, r3
 8001936:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800193a:	fbb3 f3f1 	udiv	r3, r3, r1
 800193e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001942:	4618      	mov	r0, r3
 8001944:	f000 fa31 	bl	8001daa <HAL_SYSTICK_Config>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e00e      	b.n	8001970 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2b0f      	cmp	r3, #15
 8001956:	d80a      	bhi.n	800196e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001958:	2200      	movs	r2, #0
 800195a:	6879      	ldr	r1, [r7, #4]
 800195c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001960:	f000 fa07 	bl	8001d72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001964:	4a06      	ldr	r2, [pc, #24]	; (8001980 <HAL_InitTick+0x5c>)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800196a:	2300      	movs	r3, #0
 800196c:	e000      	b.n	8001970 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
}
 8001970:	4618      	mov	r0, r3
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	20000000 	.word	0x20000000
 800197c:	20000008 	.word	0x20000008
 8001980:	20000004 	.word	0x20000004

08001984 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001988:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <HAL_IncTick+0x1c>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	461a      	mov	r2, r3
 800198e:	4b05      	ldr	r3, [pc, #20]	; (80019a4 <HAL_IncTick+0x20>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4413      	add	r3, r2
 8001994:	4a03      	ldr	r2, [pc, #12]	; (80019a4 <HAL_IncTick+0x20>)
 8001996:	6013      	str	r3, [r2, #0]
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	20000008 	.word	0x20000008
 80019a4:	200001ac 	.word	0x200001ac

080019a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  return uwTick;
 80019ac:	4b02      	ldr	r3, [pc, #8]	; (80019b8 <HAL_GetTick+0x10>)
 80019ae:	681b      	ldr	r3, [r3, #0]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr
 80019b8:	200001ac 	.word	0x200001ac

080019bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019c4:	f7ff fff0 	bl	80019a8 <HAL_GetTick>
 80019c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019d4:	d005      	beq.n	80019e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019d6:	4b0a      	ldr	r3, [pc, #40]	; (8001a00 <HAL_Delay+0x44>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	461a      	mov	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	4413      	add	r3, r2
 80019e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019e2:	bf00      	nop
 80019e4:	f7ff ffe0 	bl	80019a8 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d8f7      	bhi.n	80019e4 <HAL_Delay+0x28>
  {
  }
}
 80019f4:	bf00      	nop
 80019f6:	bf00      	nop
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000008 	.word	0x20000008

08001a04 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e0ed      	b.n	8001bf2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d102      	bne.n	8001a28 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff fdc8 	bl	80015b8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f042 0201 	orr.w	r2, r2, #1
 8001a36:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a38:	f7ff ffb6 	bl	80019a8 <HAL_GetTick>
 8001a3c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001a3e:	e012      	b.n	8001a66 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001a40:	f7ff ffb2 	bl	80019a8 <HAL_GetTick>
 8001a44:	4602      	mov	r2, r0
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b0a      	cmp	r3, #10
 8001a4c:	d90b      	bls.n	8001a66 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a52:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2205      	movs	r2, #5
 8001a5e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e0c5      	b.n	8001bf2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0e5      	beq.n	8001a40 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f022 0202 	bic.w	r2, r2, #2
 8001a82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a84:	f7ff ff90 	bl	80019a8 <HAL_GetTick>
 8001a88:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001a8a:	e012      	b.n	8001ab2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001a8c:	f7ff ff8c 	bl	80019a8 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b0a      	cmp	r3, #10
 8001a98:	d90b      	bls.n	8001ab2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2205      	movs	r2, #5
 8001aaa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e09f      	b.n	8001bf2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d1e5      	bne.n	8001a8c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	7e1b      	ldrb	r3, [r3, #24]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d108      	bne.n	8001ada <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	e007      	b.n	8001aea <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ae8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	7e5b      	ldrb	r3, [r3, #25]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d108      	bne.n	8001b04 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	e007      	b.n	8001b14 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b12:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	7e9b      	ldrb	r3, [r3, #26]
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d108      	bne.n	8001b2e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f042 0220 	orr.w	r2, r2, #32
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	e007      	b.n	8001b3e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f022 0220 	bic.w	r2, r2, #32
 8001b3c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	7edb      	ldrb	r3, [r3, #27]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d108      	bne.n	8001b58 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f022 0210 	bic.w	r2, r2, #16
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	e007      	b.n	8001b68 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f042 0210 	orr.w	r2, r2, #16
 8001b66:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	7f1b      	ldrb	r3, [r3, #28]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d108      	bne.n	8001b82 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f042 0208 	orr.w	r2, r2, #8
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	e007      	b.n	8001b92 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f022 0208 	bic.w	r2, r2, #8
 8001b90:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	7f5b      	ldrb	r3, [r3, #29]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d108      	bne.n	8001bac <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f042 0204 	orr.w	r2, r2, #4
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	e007      	b.n	8001bbc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f022 0204 	bic.w	r2, r2, #4
 8001bba:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	689a      	ldr	r2, [r3, #8]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	691b      	ldr	r3, [r3, #16]
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	695b      	ldr	r3, [r3, #20]
 8001bd0:	ea42 0103 	orr.w	r1, r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	1e5a      	subs	r2, r3, #1
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	430a      	orrs	r2, r1
 8001be0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
	...

08001bfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c0c:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <__NVIC_SetPriorityGrouping+0x44>)
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c12:	68ba      	ldr	r2, [r7, #8]
 8001c14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c18:	4013      	ands	r3, r2
 8001c1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c2e:	4a04      	ldr	r2, [pc, #16]	; (8001c40 <__NVIC_SetPriorityGrouping+0x44>)
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	60d3      	str	r3, [r2, #12]
}
 8001c34:	bf00      	nop
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bc80      	pop	{r7}
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	e000ed00 	.word	0xe000ed00

08001c44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c48:	4b04      	ldr	r3, [pc, #16]	; (8001c5c <__NVIC_GetPriorityGrouping+0x18>)
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	0a1b      	lsrs	r3, r3, #8
 8001c4e:	f003 0307 	and.w	r3, r3, #7
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bc80      	pop	{r7}
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	e000ed00 	.word	0xe000ed00

08001c60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	6039      	str	r1, [r7, #0]
 8001c6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	db0a      	blt.n	8001c8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	490c      	ldr	r1, [pc, #48]	; (8001cac <__NVIC_SetPriority+0x4c>)
 8001c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7e:	0112      	lsls	r2, r2, #4
 8001c80:	b2d2      	uxtb	r2, r2
 8001c82:	440b      	add	r3, r1
 8001c84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c88:	e00a      	b.n	8001ca0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	4908      	ldr	r1, [pc, #32]	; (8001cb0 <__NVIC_SetPriority+0x50>)
 8001c90:	79fb      	ldrb	r3, [r7, #7]
 8001c92:	f003 030f 	and.w	r3, r3, #15
 8001c96:	3b04      	subs	r3, #4
 8001c98:	0112      	lsls	r2, r2, #4
 8001c9a:	b2d2      	uxtb	r2, r2
 8001c9c:	440b      	add	r3, r1
 8001c9e:	761a      	strb	r2, [r3, #24]
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	e000e100 	.word	0xe000e100
 8001cb0:	e000ed00 	.word	0xe000ed00

08001cb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b089      	sub	sp, #36	; 0x24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f1c3 0307 	rsb	r3, r3, #7
 8001cce:	2b04      	cmp	r3, #4
 8001cd0:	bf28      	it	cs
 8001cd2:	2304      	movcs	r3, #4
 8001cd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	3304      	adds	r3, #4
 8001cda:	2b06      	cmp	r3, #6
 8001cdc:	d902      	bls.n	8001ce4 <NVIC_EncodePriority+0x30>
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	3b03      	subs	r3, #3
 8001ce2:	e000      	b.n	8001ce6 <NVIC_EncodePriority+0x32>
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	43da      	mvns	r2, r3
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	401a      	ands	r2, r3
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cfc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	fa01 f303 	lsl.w	r3, r1, r3
 8001d06:	43d9      	mvns	r1, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d0c:	4313      	orrs	r3, r2
         );
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3724      	adds	r7, #36	; 0x24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr

08001d18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3b01      	subs	r3, #1
 8001d24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d28:	d301      	bcc.n	8001d2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e00f      	b.n	8001d4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d2e:	4a0a      	ldr	r2, [pc, #40]	; (8001d58 <SysTick_Config+0x40>)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3b01      	subs	r3, #1
 8001d34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d36:	210f      	movs	r1, #15
 8001d38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d3c:	f7ff ff90 	bl	8001c60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <SysTick_Config+0x40>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d46:	4b04      	ldr	r3, [pc, #16]	; (8001d58 <SysTick_Config+0x40>)
 8001d48:	2207      	movs	r2, #7
 8001d4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	e000e010 	.word	0xe000e010

08001d5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7ff ff49 	bl	8001bfc <__NVIC_SetPriorityGrouping>
}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b086      	sub	sp, #24
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	4603      	mov	r3, r0
 8001d7a:	60b9      	str	r1, [r7, #8]
 8001d7c:	607a      	str	r2, [r7, #4]
 8001d7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d80:	2300      	movs	r3, #0
 8001d82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d84:	f7ff ff5e 	bl	8001c44 <__NVIC_GetPriorityGrouping>
 8001d88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	6978      	ldr	r0, [r7, #20]
 8001d90:	f7ff ff90 	bl	8001cb4 <NVIC_EncodePriority>
 8001d94:	4602      	mov	r2, r0
 8001d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d9a:	4611      	mov	r1, r2
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff ff5f 	bl	8001c60 <__NVIC_SetPriority>
}
 8001da2:	bf00      	nop
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b082      	sub	sp, #8
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7ff ffb0 	bl	8001d18 <SysTick_Config>
 8001db8:	4603      	mov	r3, r0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
	...

08001dc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b08b      	sub	sp, #44	; 0x2c
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dd6:	e169      	b.n	80020ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001dd8:	2201      	movs	r2, #1
 8001dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	69fa      	ldr	r2, [r7, #28]
 8001de8:	4013      	ands	r3, r2
 8001dea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	f040 8158 	bne.w	80020a6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	4a9a      	ldr	r2, [pc, #616]	; (8002064 <HAL_GPIO_Init+0x2a0>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d05e      	beq.n	8001ebe <HAL_GPIO_Init+0xfa>
 8001e00:	4a98      	ldr	r2, [pc, #608]	; (8002064 <HAL_GPIO_Init+0x2a0>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d875      	bhi.n	8001ef2 <HAL_GPIO_Init+0x12e>
 8001e06:	4a98      	ldr	r2, [pc, #608]	; (8002068 <HAL_GPIO_Init+0x2a4>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d058      	beq.n	8001ebe <HAL_GPIO_Init+0xfa>
 8001e0c:	4a96      	ldr	r2, [pc, #600]	; (8002068 <HAL_GPIO_Init+0x2a4>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d86f      	bhi.n	8001ef2 <HAL_GPIO_Init+0x12e>
 8001e12:	4a96      	ldr	r2, [pc, #600]	; (800206c <HAL_GPIO_Init+0x2a8>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d052      	beq.n	8001ebe <HAL_GPIO_Init+0xfa>
 8001e18:	4a94      	ldr	r2, [pc, #592]	; (800206c <HAL_GPIO_Init+0x2a8>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d869      	bhi.n	8001ef2 <HAL_GPIO_Init+0x12e>
 8001e1e:	4a94      	ldr	r2, [pc, #592]	; (8002070 <HAL_GPIO_Init+0x2ac>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d04c      	beq.n	8001ebe <HAL_GPIO_Init+0xfa>
 8001e24:	4a92      	ldr	r2, [pc, #584]	; (8002070 <HAL_GPIO_Init+0x2ac>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d863      	bhi.n	8001ef2 <HAL_GPIO_Init+0x12e>
 8001e2a:	4a92      	ldr	r2, [pc, #584]	; (8002074 <HAL_GPIO_Init+0x2b0>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d046      	beq.n	8001ebe <HAL_GPIO_Init+0xfa>
 8001e30:	4a90      	ldr	r2, [pc, #576]	; (8002074 <HAL_GPIO_Init+0x2b0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d85d      	bhi.n	8001ef2 <HAL_GPIO_Init+0x12e>
 8001e36:	2b12      	cmp	r3, #18
 8001e38:	d82a      	bhi.n	8001e90 <HAL_GPIO_Init+0xcc>
 8001e3a:	2b12      	cmp	r3, #18
 8001e3c:	d859      	bhi.n	8001ef2 <HAL_GPIO_Init+0x12e>
 8001e3e:	a201      	add	r2, pc, #4	; (adr r2, 8001e44 <HAL_GPIO_Init+0x80>)
 8001e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e44:	08001ebf 	.word	0x08001ebf
 8001e48:	08001e99 	.word	0x08001e99
 8001e4c:	08001eab 	.word	0x08001eab
 8001e50:	08001eed 	.word	0x08001eed
 8001e54:	08001ef3 	.word	0x08001ef3
 8001e58:	08001ef3 	.word	0x08001ef3
 8001e5c:	08001ef3 	.word	0x08001ef3
 8001e60:	08001ef3 	.word	0x08001ef3
 8001e64:	08001ef3 	.word	0x08001ef3
 8001e68:	08001ef3 	.word	0x08001ef3
 8001e6c:	08001ef3 	.word	0x08001ef3
 8001e70:	08001ef3 	.word	0x08001ef3
 8001e74:	08001ef3 	.word	0x08001ef3
 8001e78:	08001ef3 	.word	0x08001ef3
 8001e7c:	08001ef3 	.word	0x08001ef3
 8001e80:	08001ef3 	.word	0x08001ef3
 8001e84:	08001ef3 	.word	0x08001ef3
 8001e88:	08001ea1 	.word	0x08001ea1
 8001e8c:	08001eb5 	.word	0x08001eb5
 8001e90:	4a79      	ldr	r2, [pc, #484]	; (8002078 <HAL_GPIO_Init+0x2b4>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d013      	beq.n	8001ebe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e96:	e02c      	b.n	8001ef2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	623b      	str	r3, [r7, #32]
          break;
 8001e9e:	e029      	b.n	8001ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	3304      	adds	r3, #4
 8001ea6:	623b      	str	r3, [r7, #32]
          break;
 8001ea8:	e024      	b.n	8001ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	3308      	adds	r3, #8
 8001eb0:	623b      	str	r3, [r7, #32]
          break;
 8001eb2:	e01f      	b.n	8001ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	330c      	adds	r3, #12
 8001eba:	623b      	str	r3, [r7, #32]
          break;
 8001ebc:	e01a      	b.n	8001ef4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d102      	bne.n	8001ecc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ec6:	2304      	movs	r3, #4
 8001ec8:	623b      	str	r3, [r7, #32]
          break;
 8001eca:	e013      	b.n	8001ef4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d105      	bne.n	8001ee0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ed4:	2308      	movs	r3, #8
 8001ed6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	69fa      	ldr	r2, [r7, #28]
 8001edc:	611a      	str	r2, [r3, #16]
          break;
 8001ede:	e009      	b.n	8001ef4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ee0:	2308      	movs	r3, #8
 8001ee2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69fa      	ldr	r2, [r7, #28]
 8001ee8:	615a      	str	r2, [r3, #20]
          break;
 8001eea:	e003      	b.n	8001ef4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001eec:	2300      	movs	r3, #0
 8001eee:	623b      	str	r3, [r7, #32]
          break;
 8001ef0:	e000      	b.n	8001ef4 <HAL_GPIO_Init+0x130>
          break;
 8001ef2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	2bff      	cmp	r3, #255	; 0xff
 8001ef8:	d801      	bhi.n	8001efe <HAL_GPIO_Init+0x13a>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	e001      	b.n	8001f02 <HAL_GPIO_Init+0x13e>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	3304      	adds	r3, #4
 8001f02:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	2bff      	cmp	r3, #255	; 0xff
 8001f08:	d802      	bhi.n	8001f10 <HAL_GPIO_Init+0x14c>
 8001f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	e002      	b.n	8001f16 <HAL_GPIO_Init+0x152>
 8001f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f12:	3b08      	subs	r3, #8
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	210f      	movs	r1, #15
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	fa01 f303 	lsl.w	r3, r1, r3
 8001f24:	43db      	mvns	r3, r3
 8001f26:	401a      	ands	r2, r3
 8001f28:	6a39      	ldr	r1, [r7, #32]
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f30:	431a      	orrs	r2, r3
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	f000 80b1 	beq.w	80020a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f44:	4b4d      	ldr	r3, [pc, #308]	; (800207c <HAL_GPIO_Init+0x2b8>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	4a4c      	ldr	r2, [pc, #304]	; (800207c <HAL_GPIO_Init+0x2b8>)
 8001f4a:	f043 0301 	orr.w	r3, r3, #1
 8001f4e:	6193      	str	r3, [r2, #24]
 8001f50:	4b4a      	ldr	r3, [pc, #296]	; (800207c <HAL_GPIO_Init+0x2b8>)
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	f003 0301 	and.w	r3, r3, #1
 8001f58:	60bb      	str	r3, [r7, #8]
 8001f5a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f5c:	4a48      	ldr	r2, [pc, #288]	; (8002080 <HAL_GPIO_Init+0x2bc>)
 8001f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f60:	089b      	lsrs	r3, r3, #2
 8001f62:	3302      	adds	r3, #2
 8001f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f68:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6c:	f003 0303 	and.w	r3, r3, #3
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	220f      	movs	r2, #15
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a40      	ldr	r2, [pc, #256]	; (8002084 <HAL_GPIO_Init+0x2c0>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d013      	beq.n	8001fb0 <HAL_GPIO_Init+0x1ec>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4a3f      	ldr	r2, [pc, #252]	; (8002088 <HAL_GPIO_Init+0x2c4>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d00d      	beq.n	8001fac <HAL_GPIO_Init+0x1e8>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a3e      	ldr	r2, [pc, #248]	; (800208c <HAL_GPIO_Init+0x2c8>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d007      	beq.n	8001fa8 <HAL_GPIO_Init+0x1e4>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a3d      	ldr	r2, [pc, #244]	; (8002090 <HAL_GPIO_Init+0x2cc>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d101      	bne.n	8001fa4 <HAL_GPIO_Init+0x1e0>
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e006      	b.n	8001fb2 <HAL_GPIO_Init+0x1ee>
 8001fa4:	2304      	movs	r3, #4
 8001fa6:	e004      	b.n	8001fb2 <HAL_GPIO_Init+0x1ee>
 8001fa8:	2302      	movs	r3, #2
 8001faa:	e002      	b.n	8001fb2 <HAL_GPIO_Init+0x1ee>
 8001fac:	2301      	movs	r3, #1
 8001fae:	e000      	b.n	8001fb2 <HAL_GPIO_Init+0x1ee>
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fb4:	f002 0203 	and.w	r2, r2, #3
 8001fb8:	0092      	lsls	r2, r2, #2
 8001fba:	4093      	lsls	r3, r2
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fc2:	492f      	ldr	r1, [pc, #188]	; (8002080 <HAL_GPIO_Init+0x2bc>)
 8001fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc6:	089b      	lsrs	r3, r3, #2
 8001fc8:	3302      	adds	r3, #2
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d006      	beq.n	8001fea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fdc:	4b2d      	ldr	r3, [pc, #180]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	492c      	ldr	r1, [pc, #176]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	600b      	str	r3, [r1, #0]
 8001fe8:	e006      	b.n	8001ff8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fea:	4b2a      	ldr	r3, [pc, #168]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	4928      	ldr	r1, [pc, #160]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d006      	beq.n	8002012 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002004:	4b23      	ldr	r3, [pc, #140]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 8002006:	685a      	ldr	r2, [r3, #4]
 8002008:	4922      	ldr	r1, [pc, #136]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	4313      	orrs	r3, r2
 800200e:	604b      	str	r3, [r1, #4]
 8002010:	e006      	b.n	8002020 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002012:	4b20      	ldr	r3, [pc, #128]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 8002014:	685a      	ldr	r2, [r3, #4]
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	43db      	mvns	r3, r3
 800201a:	491e      	ldr	r1, [pc, #120]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 800201c:	4013      	ands	r3, r2
 800201e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d006      	beq.n	800203a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800202c:	4b19      	ldr	r3, [pc, #100]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	4918      	ldr	r1, [pc, #96]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	4313      	orrs	r3, r2
 8002036:	608b      	str	r3, [r1, #8]
 8002038:	e006      	b.n	8002048 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800203a:	4b16      	ldr	r3, [pc, #88]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 800203c:	689a      	ldr	r2, [r3, #8]
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	43db      	mvns	r3, r3
 8002042:	4914      	ldr	r1, [pc, #80]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 8002044:	4013      	ands	r3, r2
 8002046:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d021      	beq.n	8002098 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002054:	4b0f      	ldr	r3, [pc, #60]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 8002056:	68da      	ldr	r2, [r3, #12]
 8002058:	490e      	ldr	r1, [pc, #56]	; (8002094 <HAL_GPIO_Init+0x2d0>)
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	4313      	orrs	r3, r2
 800205e:	60cb      	str	r3, [r1, #12]
 8002060:	e021      	b.n	80020a6 <HAL_GPIO_Init+0x2e2>
 8002062:	bf00      	nop
 8002064:	10320000 	.word	0x10320000
 8002068:	10310000 	.word	0x10310000
 800206c:	10220000 	.word	0x10220000
 8002070:	10210000 	.word	0x10210000
 8002074:	10120000 	.word	0x10120000
 8002078:	10110000 	.word	0x10110000
 800207c:	40021000 	.word	0x40021000
 8002080:	40010000 	.word	0x40010000
 8002084:	40010800 	.word	0x40010800
 8002088:	40010c00 	.word	0x40010c00
 800208c:	40011000 	.word	0x40011000
 8002090:	40011400 	.word	0x40011400
 8002094:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002098:	4b0b      	ldr	r3, [pc, #44]	; (80020c8 <HAL_GPIO_Init+0x304>)
 800209a:	68da      	ldr	r2, [r3, #12]
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	43db      	mvns	r3, r3
 80020a0:	4909      	ldr	r1, [pc, #36]	; (80020c8 <HAL_GPIO_Init+0x304>)
 80020a2:	4013      	ands	r3, r2
 80020a4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80020a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a8:	3301      	adds	r3, #1
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b2:	fa22 f303 	lsr.w	r3, r2, r3
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f47f ae8e 	bne.w	8001dd8 <HAL_GPIO_Init+0x14>
  }
}
 80020bc:	bf00      	nop
 80020be:	bf00      	nop
 80020c0:	372c      	adds	r7, #44	; 0x2c
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bc80      	pop	{r7}
 80020c6:	4770      	bx	lr
 80020c8:	40010400 	.word	0x40010400

080020cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	460b      	mov	r3, r1
 80020d6:	807b      	strh	r3, [r7, #2]
 80020d8:	4613      	mov	r3, r2
 80020da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020dc:	787b      	ldrb	r3, [r7, #1]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020e2:	887a      	ldrh	r2, [r7, #2]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020e8:	e003      	b.n	80020f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020ea:	887b      	ldrh	r3, [r7, #2]
 80020ec:	041a      	lsls	r2, r3, #16
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	611a      	str	r2, [r3, #16]
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr

080020fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e12b      	b.n	8002366 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002114:	b2db      	uxtb	r3, r3
 8002116:	2b00      	cmp	r3, #0
 8002118:	d106      	bne.n	8002128 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f7ff fa94 	bl	8001650 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2224      	movs	r2, #36	; 0x24
 800212c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f022 0201 	bic.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800214e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800215e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002160:	f001 fb7a 	bl	8003858 <HAL_RCC_GetPCLK1Freq>
 8002164:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	4a81      	ldr	r2, [pc, #516]	; (8002370 <HAL_I2C_Init+0x274>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d807      	bhi.n	8002180 <HAL_I2C_Init+0x84>
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	4a80      	ldr	r2, [pc, #512]	; (8002374 <HAL_I2C_Init+0x278>)
 8002174:	4293      	cmp	r3, r2
 8002176:	bf94      	ite	ls
 8002178:	2301      	movls	r3, #1
 800217a:	2300      	movhi	r3, #0
 800217c:	b2db      	uxtb	r3, r3
 800217e:	e006      	b.n	800218e <HAL_I2C_Init+0x92>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	4a7d      	ldr	r2, [pc, #500]	; (8002378 <HAL_I2C_Init+0x27c>)
 8002184:	4293      	cmp	r3, r2
 8002186:	bf94      	ite	ls
 8002188:	2301      	movls	r3, #1
 800218a:	2300      	movhi	r3, #0
 800218c:	b2db      	uxtb	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e0e7      	b.n	8002366 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	4a78      	ldr	r2, [pc, #480]	; (800237c <HAL_I2C_Init+0x280>)
 800219a:	fba2 2303 	umull	r2, r3, r2, r3
 800219e:	0c9b      	lsrs	r3, r3, #18
 80021a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68ba      	ldr	r2, [r7, #8]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	6a1b      	ldr	r3, [r3, #32]
 80021bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	4a6a      	ldr	r2, [pc, #424]	; (8002370 <HAL_I2C_Init+0x274>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d802      	bhi.n	80021d0 <HAL_I2C_Init+0xd4>
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	3301      	adds	r3, #1
 80021ce:	e009      	b.n	80021e4 <HAL_I2C_Init+0xe8>
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80021d6:	fb02 f303 	mul.w	r3, r2, r3
 80021da:	4a69      	ldr	r2, [pc, #420]	; (8002380 <HAL_I2C_Init+0x284>)
 80021dc:	fba2 2303 	umull	r2, r3, r2, r3
 80021e0:	099b      	lsrs	r3, r3, #6
 80021e2:	3301      	adds	r3, #1
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	6812      	ldr	r2, [r2, #0]
 80021e8:	430b      	orrs	r3, r1
 80021ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	69db      	ldr	r3, [r3, #28]
 80021f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80021f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	495c      	ldr	r1, [pc, #368]	; (8002370 <HAL_I2C_Init+0x274>)
 8002200:	428b      	cmp	r3, r1
 8002202:	d819      	bhi.n	8002238 <HAL_I2C_Init+0x13c>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	1e59      	subs	r1, r3, #1
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002212:	1c59      	adds	r1, r3, #1
 8002214:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002218:	400b      	ands	r3, r1
 800221a:	2b00      	cmp	r3, #0
 800221c:	d00a      	beq.n	8002234 <HAL_I2C_Init+0x138>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	1e59      	subs	r1, r3, #1
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	fbb1 f3f3 	udiv	r3, r1, r3
 800222c:	3301      	adds	r3, #1
 800222e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002232:	e051      	b.n	80022d8 <HAL_I2C_Init+0x1dc>
 8002234:	2304      	movs	r3, #4
 8002236:	e04f      	b.n	80022d8 <HAL_I2C_Init+0x1dc>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d111      	bne.n	8002264 <HAL_I2C_Init+0x168>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	1e58      	subs	r0, r3, #1
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6859      	ldr	r1, [r3, #4]
 8002248:	460b      	mov	r3, r1
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	440b      	add	r3, r1
 800224e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002252:	3301      	adds	r3, #1
 8002254:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002258:	2b00      	cmp	r3, #0
 800225a:	bf0c      	ite	eq
 800225c:	2301      	moveq	r3, #1
 800225e:	2300      	movne	r3, #0
 8002260:	b2db      	uxtb	r3, r3
 8002262:	e012      	b.n	800228a <HAL_I2C_Init+0x18e>
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	1e58      	subs	r0, r3, #1
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6859      	ldr	r1, [r3, #4]
 800226c:	460b      	mov	r3, r1
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	440b      	add	r3, r1
 8002272:	0099      	lsls	r1, r3, #2
 8002274:	440b      	add	r3, r1
 8002276:	fbb0 f3f3 	udiv	r3, r0, r3
 800227a:	3301      	adds	r3, #1
 800227c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002280:	2b00      	cmp	r3, #0
 8002282:	bf0c      	ite	eq
 8002284:	2301      	moveq	r3, #1
 8002286:	2300      	movne	r3, #0
 8002288:	b2db      	uxtb	r3, r3
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <HAL_I2C_Init+0x196>
 800228e:	2301      	movs	r3, #1
 8002290:	e022      	b.n	80022d8 <HAL_I2C_Init+0x1dc>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10e      	bne.n	80022b8 <HAL_I2C_Init+0x1bc>
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	1e58      	subs	r0, r3, #1
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6859      	ldr	r1, [r3, #4]
 80022a2:	460b      	mov	r3, r1
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	440b      	add	r3, r1
 80022a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80022ac:	3301      	adds	r3, #1
 80022ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022b6:	e00f      	b.n	80022d8 <HAL_I2C_Init+0x1dc>
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	1e58      	subs	r0, r3, #1
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6859      	ldr	r1, [r3, #4]
 80022c0:	460b      	mov	r3, r1
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	440b      	add	r3, r1
 80022c6:	0099      	lsls	r1, r3, #2
 80022c8:	440b      	add	r3, r1
 80022ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80022ce:	3301      	adds	r3, #1
 80022d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80022d8:	6879      	ldr	r1, [r7, #4]
 80022da:	6809      	ldr	r1, [r1, #0]
 80022dc:	4313      	orrs	r3, r2
 80022de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	69da      	ldr	r2, [r3, #28]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a1b      	ldr	r3, [r3, #32]
 80022f2:	431a      	orrs	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002306:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	6911      	ldr	r1, [r2, #16]
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	68d2      	ldr	r2, [r2, #12]
 8002312:	4311      	orrs	r1, r2
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	6812      	ldr	r2, [r2, #0]
 8002318:	430b      	orrs	r3, r1
 800231a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	695a      	ldr	r2, [r3, #20]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	431a      	orrs	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	430a      	orrs	r2, r1
 8002336:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f042 0201 	orr.w	r2, r2, #1
 8002346:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2220      	movs	r2, #32
 8002352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	3710      	adds	r7, #16
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	000186a0 	.word	0x000186a0
 8002374:	001e847f 	.word	0x001e847f
 8002378:	003d08ff 	.word	0x003d08ff
 800237c:	431bde83 	.word	0x431bde83
 8002380:	10624dd3 	.word	0x10624dd3

08002384 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b088      	sub	sp, #32
 8002388:	af02      	add	r7, sp, #8
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	607a      	str	r2, [r7, #4]
 800238e:	461a      	mov	r2, r3
 8002390:	460b      	mov	r3, r1
 8002392:	817b      	strh	r3, [r7, #10]
 8002394:	4613      	mov	r3, r2
 8002396:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002398:	f7ff fb06 	bl	80019a8 <HAL_GetTick>
 800239c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b20      	cmp	r3, #32
 80023a8:	f040 80e0 	bne.w	800256c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	2319      	movs	r3, #25
 80023b2:	2201      	movs	r2, #1
 80023b4:	4970      	ldr	r1, [pc, #448]	; (8002578 <HAL_I2C_Master_Transmit+0x1f4>)
 80023b6:	68f8      	ldr	r0, [r7, #12]
 80023b8:	f000 fc92 	bl	8002ce0 <I2C_WaitOnFlagUntilTimeout>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80023c2:	2302      	movs	r3, #2
 80023c4:	e0d3      	b.n	800256e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d101      	bne.n	80023d4 <HAL_I2C_Master_Transmit+0x50>
 80023d0:	2302      	movs	r3, #2
 80023d2:	e0cc      	b.n	800256e <HAL_I2C_Master_Transmit+0x1ea>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d007      	beq.n	80023fa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f042 0201 	orr.w	r2, r2, #1
 80023f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002408:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2221      	movs	r2, #33	; 0x21
 800240e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2210      	movs	r2, #16
 8002416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2200      	movs	r2, #0
 800241e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	893a      	ldrh	r2, [r7, #8]
 800242a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002430:	b29a      	uxth	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	4a50      	ldr	r2, [pc, #320]	; (800257c <HAL_I2C_Master_Transmit+0x1f8>)
 800243a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800243c:	8979      	ldrh	r1, [r7, #10]
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	6a3a      	ldr	r2, [r7, #32]
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f000 fafc 	bl	8002a40 <I2C_MasterRequestWrite>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e08d      	b.n	800256e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002452:	2300      	movs	r3, #0
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	695b      	ldr	r3, [r3, #20]
 800245c:	613b      	str	r3, [r7, #16]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	613b      	str	r3, [r7, #16]
 8002466:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002468:	e066      	b.n	8002538 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800246a:	697a      	ldr	r2, [r7, #20]
 800246c:	6a39      	ldr	r1, [r7, #32]
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f000 fd0c 	bl	8002e8c <I2C_WaitOnTXEFlagUntilTimeout>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d00d      	beq.n	8002496 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	2b04      	cmp	r3, #4
 8002480:	d107      	bne.n	8002492 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002490:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e06b      	b.n	800256e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249a:	781a      	ldrb	r2, [r3, #0]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a6:	1c5a      	adds	r2, r3, #1
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	3b01      	subs	r3, #1
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024be:	3b01      	subs	r3, #1
 80024c0:	b29a      	uxth	r2, r3
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	695b      	ldr	r3, [r3, #20]
 80024cc:	f003 0304 	and.w	r3, r3, #4
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d11b      	bne.n	800250c <HAL_I2C_Master_Transmit+0x188>
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d017      	beq.n	800250c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e0:	781a      	ldrb	r2, [r3, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ec:	1c5a      	adds	r2, r3, #1
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	3b01      	subs	r3, #1
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002504:	3b01      	subs	r3, #1
 8002506:	b29a      	uxth	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800250c:	697a      	ldr	r2, [r7, #20]
 800250e:	6a39      	ldr	r1, [r7, #32]
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f000 fcfc 	bl	8002f0e <I2C_WaitOnBTFFlagUntilTimeout>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d00d      	beq.n	8002538 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002520:	2b04      	cmp	r3, #4
 8002522:	d107      	bne.n	8002534 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002532:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e01a      	b.n	800256e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800253c:	2b00      	cmp	r3, #0
 800253e:	d194      	bne.n	800246a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800254e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2220      	movs	r2, #32
 8002554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002568:	2300      	movs	r3, #0
 800256a:	e000      	b.n	800256e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800256c:	2302      	movs	r3, #2
  }
}
 800256e:	4618      	mov	r0, r3
 8002570:	3718      	adds	r7, #24
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	00100002 	.word	0x00100002
 800257c:	ffff0000 	.word	0xffff0000

08002580 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08c      	sub	sp, #48	; 0x30
 8002584:	af02      	add	r7, sp, #8
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	607a      	str	r2, [r7, #4]
 800258a:	461a      	mov	r2, r3
 800258c:	460b      	mov	r3, r1
 800258e:	817b      	strh	r3, [r7, #10]
 8002590:	4613      	mov	r3, r2
 8002592:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002594:	2300      	movs	r3, #0
 8002596:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002598:	f7ff fa06 	bl	80019a8 <HAL_GetTick>
 800259c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b20      	cmp	r3, #32
 80025a8:	f040 823f 	bne.w	8002a2a <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	2319      	movs	r3, #25
 80025b2:	2201      	movs	r2, #1
 80025b4:	497f      	ldr	r1, [pc, #508]	; (80027b4 <HAL_I2C_Master_Receive+0x234>)
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f000 fb92 	bl	8002ce0 <I2C_WaitOnFlagUntilTimeout>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80025c2:	2302      	movs	r3, #2
 80025c4:	e232      	b.n	8002a2c <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d101      	bne.n	80025d4 <HAL_I2C_Master_Receive+0x54>
 80025d0:	2302      	movs	r3, #2
 80025d2:	e22b      	b.n	8002a2c <HAL_I2C_Master_Receive+0x4ac>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d007      	beq.n	80025fa <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f042 0201 	orr.w	r2, r2, #1
 80025f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002608:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2222      	movs	r2, #34	; 0x22
 800260e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2210      	movs	r2, #16
 8002616:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	893a      	ldrh	r2, [r7, #8]
 800262a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002630:	b29a      	uxth	r2, r3
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	4a5f      	ldr	r2, [pc, #380]	; (80027b8 <HAL_I2C_Master_Receive+0x238>)
 800263a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800263c:	8979      	ldrh	r1, [r7, #10]
 800263e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002640:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f000 fa7e 	bl	8002b44 <I2C_MasterRequestRead>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e1ec      	b.n	8002a2c <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002656:	2b00      	cmp	r3, #0
 8002658:	d113      	bne.n	8002682 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800265a:	2300      	movs	r3, #0
 800265c:	61fb      	str	r3, [r7, #28]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	61fb      	str	r3, [r7, #28]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	61fb      	str	r3, [r7, #28]
 800266e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	e1c0      	b.n	8002a04 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002686:	2b01      	cmp	r3, #1
 8002688:	d11e      	bne.n	80026c8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002698:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800269a:	b672      	cpsid	i
}
 800269c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800269e:	2300      	movs	r3, #0
 80026a0:	61bb      	str	r3, [r7, #24]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	695b      	ldr	r3, [r3, #20]
 80026a8:	61bb      	str	r3, [r7, #24]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	699b      	ldr	r3, [r3, #24]
 80026b0:	61bb      	str	r3, [r7, #24]
 80026b2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026c2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80026c4:	b662      	cpsie	i
}
 80026c6:	e035      	b.n	8002734 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d11e      	bne.n	800270e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026de:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80026e0:	b672      	cpsid	i
}
 80026e2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	617b      	str	r3, [r7, #20]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	617b      	str	r3, [r7, #20]
 80026f8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002708:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800270a:	b662      	cpsie	i
}
 800270c:	e012      	b.n	8002734 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800271c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800271e:	2300      	movs	r3, #0
 8002720:	613b      	str	r3, [r7, #16]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	613b      	str	r3, [r7, #16]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	613b      	str	r3, [r7, #16]
 8002732:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002734:	e166      	b.n	8002a04 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800273a:	2b03      	cmp	r3, #3
 800273c:	f200 811f 	bhi.w	800297e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002744:	2b01      	cmp	r3, #1
 8002746:	d123      	bne.n	8002790 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800274a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f000 fc1f 	bl	8002f90 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e167      	b.n	8002a2c <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	691a      	ldr	r2, [r3, #16]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002766:	b2d2      	uxtb	r2, r2
 8002768:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276e:	1c5a      	adds	r2, r3, #1
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002778:	3b01      	subs	r3, #1
 800277a:	b29a      	uxth	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002784:	b29b      	uxth	r3, r3
 8002786:	3b01      	subs	r3, #1
 8002788:	b29a      	uxth	r2, r3
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800278e:	e139      	b.n	8002a04 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002794:	2b02      	cmp	r3, #2
 8002796:	d152      	bne.n	800283e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800279e:	2200      	movs	r2, #0
 80027a0:	4906      	ldr	r1, [pc, #24]	; (80027bc <HAL_I2C_Master_Receive+0x23c>)
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 fa9c 	bl	8002ce0 <I2C_WaitOnFlagUntilTimeout>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d008      	beq.n	80027c0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e13c      	b.n	8002a2c <HAL_I2C_Master_Receive+0x4ac>
 80027b2:	bf00      	nop
 80027b4:	00100002 	.word	0x00100002
 80027b8:	ffff0000 	.word	0xffff0000
 80027bc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80027c0:	b672      	cpsid	i
}
 80027c2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	691a      	ldr	r2, [r3, #16]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027de:	b2d2      	uxtb	r2, r2
 80027e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e6:	1c5a      	adds	r2, r3, #1
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027f0:	3b01      	subs	r3, #1
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	3b01      	subs	r3, #1
 8002800:	b29a      	uxth	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002806:	b662      	cpsie	i
}
 8002808:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	691a      	ldr	r2, [r3, #16]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002814:	b2d2      	uxtb	r2, r2
 8002816:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281c:	1c5a      	adds	r2, r3, #1
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002826:	3b01      	subs	r3, #1
 8002828:	b29a      	uxth	r2, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002832:	b29b      	uxth	r3, r3
 8002834:	3b01      	subs	r3, #1
 8002836:	b29a      	uxth	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800283c:	e0e2      	b.n	8002a04 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800283e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002840:	9300      	str	r3, [sp, #0]
 8002842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002844:	2200      	movs	r2, #0
 8002846:	497b      	ldr	r1, [pc, #492]	; (8002a34 <HAL_I2C_Master_Receive+0x4b4>)
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f000 fa49 	bl	8002ce0 <I2C_WaitOnFlagUntilTimeout>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e0e9      	b.n	8002a2c <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002866:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002868:	b672      	cpsid	i
}
 800286a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	691a      	ldr	r2, [r3, #16]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002876:	b2d2      	uxtb	r2, r2
 8002878:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287e:	1c5a      	adds	r2, r3, #1
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002888:	3b01      	subs	r3, #1
 800288a:	b29a      	uxth	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002894:	b29b      	uxth	r3, r3
 8002896:	3b01      	subs	r3, #1
 8002898:	b29a      	uxth	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800289e:	4b66      	ldr	r3, [pc, #408]	; (8002a38 <HAL_I2C_Master_Receive+0x4b8>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	08db      	lsrs	r3, r3, #3
 80028a4:	4a65      	ldr	r2, [pc, #404]	; (8002a3c <HAL_I2C_Master_Receive+0x4bc>)
 80028a6:	fba2 2303 	umull	r2, r3, r2, r3
 80028aa:	0a1a      	lsrs	r2, r3, #8
 80028ac:	4613      	mov	r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	4413      	add	r3, r2
 80028b2:	00da      	lsls	r2, r3, #3
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80028b8:	6a3b      	ldr	r3, [r7, #32]
 80028ba:	3b01      	subs	r3, #1
 80028bc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80028be:	6a3b      	ldr	r3, [r7, #32]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d118      	bne.n	80028f6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2200      	movs	r2, #0
 80028c8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2220      	movs	r2, #32
 80028ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	f043 0220 	orr.w	r2, r3, #32
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80028e6:	b662      	cpsie	i
}
 80028e8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e09a      	b.n	8002a2c <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	695b      	ldr	r3, [r3, #20]
 80028fc:	f003 0304 	and.w	r3, r3, #4
 8002900:	2b04      	cmp	r3, #4
 8002902:	d1d9      	bne.n	80028b8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002912:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	691a      	ldr	r2, [r3, #16]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291e:	b2d2      	uxtb	r2, r2
 8002920:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002926:	1c5a      	adds	r2, r3, #1
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002930:	3b01      	subs	r3, #1
 8002932:	b29a      	uxth	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800293c:	b29b      	uxth	r3, r3
 800293e:	3b01      	subs	r3, #1
 8002940:	b29a      	uxth	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002946:	b662      	cpsie	i
}
 8002948:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	691a      	ldr	r2, [r3, #16]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002954:	b2d2      	uxtb	r2, r2
 8002956:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295c:	1c5a      	adds	r2, r3, #1
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002966:	3b01      	subs	r3, #1
 8002968:	b29a      	uxth	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002972:	b29b      	uxth	r3, r3
 8002974:	3b01      	subs	r3, #1
 8002976:	b29a      	uxth	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800297c:	e042      	b.n	8002a04 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800297e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002980:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002982:	68f8      	ldr	r0, [r7, #12]
 8002984:	f000 fb04 	bl	8002f90 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e04c      	b.n	8002a2c <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	691a      	ldr	r2, [r3, #16]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299c:	b2d2      	uxtb	r2, r2
 800299e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a4:	1c5a      	adds	r2, r3, #1
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ae:	3b01      	subs	r3, #1
 80029b0:	b29a      	uxth	r2, r3
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	3b01      	subs	r3, #1
 80029be:	b29a      	uxth	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	f003 0304 	and.w	r3, r3, #4
 80029ce:	2b04      	cmp	r3, #4
 80029d0:	d118      	bne.n	8002a04 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	691a      	ldr	r2, [r3, #16]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029dc:	b2d2      	uxtb	r2, r2
 80029de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e4:	1c5a      	adds	r2, r3, #1
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ee:	3b01      	subs	r3, #1
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	3b01      	subs	r3, #1
 80029fe:	b29a      	uxth	r2, r3
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	f47f ae94 	bne.w	8002736 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2220      	movs	r2, #32
 8002a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002a26:	2300      	movs	r3, #0
 8002a28:	e000      	b.n	8002a2c <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8002a2a:	2302      	movs	r3, #2
  }
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3728      	adds	r7, #40	; 0x28
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	00010004 	.word	0x00010004
 8002a38:	20000000 	.word	0x20000000
 8002a3c:	14f8b589 	.word	0x14f8b589

08002a40 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b088      	sub	sp, #32
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	607a      	str	r2, [r7, #4]
 8002a4a:	603b      	str	r3, [r7, #0]
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a54:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	2b08      	cmp	r3, #8
 8002a5a:	d006      	beq.n	8002a6a <I2C_MasterRequestWrite+0x2a>
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d003      	beq.n	8002a6a <I2C_MasterRequestWrite+0x2a>
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a68:	d108      	bne.n	8002a7c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a78:	601a      	str	r2, [r3, #0]
 8002a7a:	e00b      	b.n	8002a94 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a80:	2b12      	cmp	r3, #18
 8002a82:	d107      	bne.n	8002a94 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a92:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f000 f91d 	bl	8002ce0 <I2C_WaitOnFlagUntilTimeout>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d00d      	beq.n	8002ac8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aba:	d103      	bne.n	8002ac4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ac2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e035      	b.n	8002b34 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ad0:	d108      	bne.n	8002ae4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ad2:	897b      	ldrh	r3, [r7, #10]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ae0:	611a      	str	r2, [r3, #16]
 8002ae2:	e01b      	b.n	8002b1c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ae4:	897b      	ldrh	r3, [r7, #10]
 8002ae6:	11db      	asrs	r3, r3, #7
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	f003 0306 	and.w	r3, r3, #6
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	f063 030f 	orn	r3, r3, #15
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	490e      	ldr	r1, [pc, #56]	; (8002b3c <I2C_MasterRequestWrite+0xfc>)
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 f943 	bl	8002d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e010      	b.n	8002b34 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b12:	897b      	ldrh	r3, [r7, #10]
 8002b14:	b2da      	uxtb	r2, r3
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	4907      	ldr	r1, [pc, #28]	; (8002b40 <I2C_MasterRequestWrite+0x100>)
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f000 f933 	bl	8002d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e000      	b.n	8002b34 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3718      	adds	r7, #24
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	00010008 	.word	0x00010008
 8002b40:	00010002 	.word	0x00010002

08002b44 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b088      	sub	sp, #32
 8002b48:	af02      	add	r7, sp, #8
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	607a      	str	r2, [r7, #4]
 8002b4e:	603b      	str	r3, [r7, #0]
 8002b50:	460b      	mov	r3, r1
 8002b52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b58:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b68:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	2b08      	cmp	r3, #8
 8002b6e:	d006      	beq.n	8002b7e <I2C_MasterRequestRead+0x3a>
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d003      	beq.n	8002b7e <I2C_MasterRequestRead+0x3a>
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002b7c:	d108      	bne.n	8002b90 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b8c:	601a      	str	r2, [r3, #0]
 8002b8e:	e00b      	b.n	8002ba8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b94:	2b11      	cmp	r3, #17
 8002b96:	d107      	bne.n	8002ba8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ba6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002bb4:	68f8      	ldr	r0, [r7, #12]
 8002bb6:	f000 f893 	bl	8002ce0 <I2C_WaitOnFlagUntilTimeout>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00d      	beq.n	8002bdc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bce:	d103      	bne.n	8002bd8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bd6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e079      	b.n	8002cd0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	691b      	ldr	r3, [r3, #16]
 8002be0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002be4:	d108      	bne.n	8002bf8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002be6:	897b      	ldrh	r3, [r7, #10]
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	f043 0301 	orr.w	r3, r3, #1
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	611a      	str	r2, [r3, #16]
 8002bf6:	e05f      	b.n	8002cb8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002bf8:	897b      	ldrh	r3, [r7, #10]
 8002bfa:	11db      	asrs	r3, r3, #7
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	f003 0306 	and.w	r3, r3, #6
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	f063 030f 	orn	r3, r3, #15
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	4930      	ldr	r1, [pc, #192]	; (8002cd8 <I2C_MasterRequestRead+0x194>)
 8002c16:	68f8      	ldr	r0, [r7, #12]
 8002c18:	f000 f8b9 	bl	8002d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e054      	b.n	8002cd0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002c26:	897b      	ldrh	r3, [r7, #10]
 8002c28:	b2da      	uxtb	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	4929      	ldr	r1, [pc, #164]	; (8002cdc <I2C_MasterRequestRead+0x198>)
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f000 f8a9 	bl	8002d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e044      	b.n	8002cd0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c46:	2300      	movs	r3, #0
 8002c48:	613b      	str	r3, [r7, #16]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	695b      	ldr	r3, [r3, #20]
 8002c50:	613b      	str	r3, [r7, #16]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	613b      	str	r3, [r7, #16]
 8002c5a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c6a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f000 f831 	bl	8002ce0 <I2C_WaitOnFlagUntilTimeout>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00d      	beq.n	8002ca0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c92:	d103      	bne.n	8002c9c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c9a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e017      	b.n	8002cd0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002ca0:	897b      	ldrh	r3, [r7, #10]
 8002ca2:	11db      	asrs	r3, r3, #7
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	f003 0306 	and.w	r3, r3, #6
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	f063 030e 	orn	r3, r3, #14
 8002cb0:	b2da      	uxtb	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	4907      	ldr	r1, [pc, #28]	; (8002cdc <I2C_MasterRequestRead+0x198>)
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 f865 	bl	8002d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3718      	adds	r7, #24
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	00010008 	.word	0x00010008
 8002cdc:	00010002 	.word	0x00010002

08002ce0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	603b      	str	r3, [r7, #0]
 8002cec:	4613      	mov	r3, r2
 8002cee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cf0:	e025      	b.n	8002d3e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cf8:	d021      	beq.n	8002d3e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cfa:	f7fe fe55 	bl	80019a8 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	683a      	ldr	r2, [r7, #0]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d302      	bcc.n	8002d10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d116      	bne.n	8002d3e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2200      	movs	r2, #0
 8002d14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2220      	movs	r2, #32
 8002d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2a:	f043 0220 	orr.w	r2, r3, #32
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e023      	b.n	8002d86 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	0c1b      	lsrs	r3, r3, #16
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d10d      	bne.n	8002d64 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	695b      	ldr	r3, [r3, #20]
 8002d4e:	43da      	mvns	r2, r3
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	4013      	ands	r3, r2
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	bf0c      	ite	eq
 8002d5a:	2301      	moveq	r3, #1
 8002d5c:	2300      	movne	r3, #0
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	461a      	mov	r2, r3
 8002d62:	e00c      	b.n	8002d7e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	43da      	mvns	r2, r3
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	bf0c      	ite	eq
 8002d76:	2301      	moveq	r3, #1
 8002d78:	2300      	movne	r3, #0
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d0b6      	beq.n	8002cf2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b084      	sub	sp, #16
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	60f8      	str	r0, [r7, #12]
 8002d96:	60b9      	str	r1, [r7, #8]
 8002d98:	607a      	str	r2, [r7, #4]
 8002d9a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d9c:	e051      	b.n	8002e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	695b      	ldr	r3, [r3, #20]
 8002da4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002da8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dac:	d123      	bne.n	8002df6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dbc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002dc6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2220      	movs	r2, #32
 8002dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de2:	f043 0204 	orr.w	r2, r3, #4
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e046      	b.n	8002e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dfc:	d021      	beq.n	8002e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dfe:	f7fe fdd3 	bl	80019a8 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d302      	bcc.n	8002e14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d116      	bne.n	8002e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2200      	movs	r2, #0
 8002e18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2e:	f043 0220 	orr.w	r2, r3, #32
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e020      	b.n	8002e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	0c1b      	lsrs	r3, r3, #16
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d10c      	bne.n	8002e66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	695b      	ldr	r3, [r3, #20]
 8002e52:	43da      	mvns	r2, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	4013      	ands	r3, r2
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	bf14      	ite	ne
 8002e5e:	2301      	movne	r3, #1
 8002e60:	2300      	moveq	r3, #0
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	e00b      	b.n	8002e7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	43da      	mvns	r2, r3
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	4013      	ands	r3, r2
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	bf14      	ite	ne
 8002e78:	2301      	movne	r3, #1
 8002e7a:	2300      	moveq	r3, #0
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d18d      	bne.n	8002d9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3710      	adds	r7, #16
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e98:	e02d      	b.n	8002ef6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f000 f8ce 	bl	800303c <I2C_IsAcknowledgeFailed>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e02d      	b.n	8002f06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002eb0:	d021      	beq.n	8002ef6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eb2:	f7fe fd79 	bl	80019a8 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	68ba      	ldr	r2, [r7, #8]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d302      	bcc.n	8002ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d116      	bne.n	8002ef6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee2:	f043 0220 	orr.w	r2, r3, #32
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e007      	b.n	8002f06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	695b      	ldr	r3, [r3, #20]
 8002efc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f00:	2b80      	cmp	r3, #128	; 0x80
 8002f02:	d1ca      	bne.n	8002e9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b084      	sub	sp, #16
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	60f8      	str	r0, [r7, #12]
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f1a:	e02d      	b.n	8002f78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f000 f88d 	bl	800303c <I2C_IsAcknowledgeFailed>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e02d      	b.n	8002f88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f32:	d021      	beq.n	8002f78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f34:	f7fe fd38 	bl	80019a8 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	68ba      	ldr	r2, [r7, #8]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d302      	bcc.n	8002f4a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d116      	bne.n	8002f78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2220      	movs	r2, #32
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f64:	f043 0220 	orr.w	r2, r3, #32
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e007      	b.n	8002f88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	f003 0304 	and.w	r3, r3, #4
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	d1ca      	bne.n	8002f1c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3710      	adds	r7, #16
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f9c:	e042      	b.n	8003024 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	f003 0310 	and.w	r3, r3, #16
 8002fa8:	2b10      	cmp	r3, #16
 8002faa:	d119      	bne.n	8002fe0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f06f 0210 	mvn.w	r2, #16
 8002fb4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e029      	b.n	8003034 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fe0:	f7fe fce2 	bl	80019a8 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	68ba      	ldr	r2, [r7, #8]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d302      	bcc.n	8002ff6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d116      	bne.n	8003024 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2220      	movs	r2, #32
 8003000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2200      	movs	r2, #0
 8003008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003010:	f043 0220 	orr.w	r2, r3, #32
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e007      	b.n	8003034 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800302e:	2b40      	cmp	r3, #64	; 0x40
 8003030:	d1b5      	bne.n	8002f9e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800304e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003052:	d11b      	bne.n	800308c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800305c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2220      	movs	r2, #32
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003078:	f043 0204 	orr.w	r2, r3, #4
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e000      	b.n	800308e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	370c      	adds	r7, #12
 8003092:	46bd      	mov	sp, r7
 8003094:	bc80      	pop	{r7}
 8003096:	4770      	bx	lr

08003098 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e26c      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f000 8087 	beq.w	80031c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030b8:	4b92      	ldr	r3, [pc, #584]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 030c 	and.w	r3, r3, #12
 80030c0:	2b04      	cmp	r3, #4
 80030c2:	d00c      	beq.n	80030de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030c4:	4b8f      	ldr	r3, [pc, #572]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f003 030c 	and.w	r3, r3, #12
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d112      	bne.n	80030f6 <HAL_RCC_OscConfig+0x5e>
 80030d0:	4b8c      	ldr	r3, [pc, #560]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030dc:	d10b      	bne.n	80030f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030de:	4b89      	ldr	r3, [pc, #548]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d06c      	beq.n	80031c4 <HAL_RCC_OscConfig+0x12c>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d168      	bne.n	80031c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e246      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030fe:	d106      	bne.n	800310e <HAL_RCC_OscConfig+0x76>
 8003100:	4b80      	ldr	r3, [pc, #512]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a7f      	ldr	r2, [pc, #508]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003106:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800310a:	6013      	str	r3, [r2, #0]
 800310c:	e02e      	b.n	800316c <HAL_RCC_OscConfig+0xd4>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d10c      	bne.n	8003130 <HAL_RCC_OscConfig+0x98>
 8003116:	4b7b      	ldr	r3, [pc, #492]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a7a      	ldr	r2, [pc, #488]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 800311c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	4b78      	ldr	r3, [pc, #480]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a77      	ldr	r2, [pc, #476]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003128:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800312c:	6013      	str	r3, [r2, #0]
 800312e:	e01d      	b.n	800316c <HAL_RCC_OscConfig+0xd4>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003138:	d10c      	bne.n	8003154 <HAL_RCC_OscConfig+0xbc>
 800313a:	4b72      	ldr	r3, [pc, #456]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a71      	ldr	r2, [pc, #452]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003140:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	4b6f      	ldr	r3, [pc, #444]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a6e      	ldr	r2, [pc, #440]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 800314c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	e00b      	b.n	800316c <HAL_RCC_OscConfig+0xd4>
 8003154:	4b6b      	ldr	r3, [pc, #428]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a6a      	ldr	r2, [pc, #424]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 800315a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800315e:	6013      	str	r3, [r2, #0]
 8003160:	4b68      	ldr	r3, [pc, #416]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a67      	ldr	r2, [pc, #412]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003166:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800316a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d013      	beq.n	800319c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003174:	f7fe fc18 	bl	80019a8 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800317c:	f7fe fc14 	bl	80019a8 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b64      	cmp	r3, #100	; 0x64
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e1fa      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800318e:	4b5d      	ldr	r3, [pc, #372]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d0f0      	beq.n	800317c <HAL_RCC_OscConfig+0xe4>
 800319a:	e014      	b.n	80031c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319c:	f7fe fc04 	bl	80019a8 <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a4:	f7fe fc00 	bl	80019a8 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b64      	cmp	r3, #100	; 0x64
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e1e6      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031b6:	4b53      	ldr	r3, [pc, #332]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1f0      	bne.n	80031a4 <HAL_RCC_OscConfig+0x10c>
 80031c2:	e000      	b.n	80031c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d063      	beq.n	800329a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031d2:	4b4c      	ldr	r3, [pc, #304]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f003 030c 	and.w	r3, r3, #12
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00b      	beq.n	80031f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031de:	4b49      	ldr	r3, [pc, #292]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f003 030c 	and.w	r3, r3, #12
 80031e6:	2b08      	cmp	r3, #8
 80031e8:	d11c      	bne.n	8003224 <HAL_RCC_OscConfig+0x18c>
 80031ea:	4b46      	ldr	r3, [pc, #280]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d116      	bne.n	8003224 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031f6:	4b43      	ldr	r3, [pc, #268]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d005      	beq.n	800320e <HAL_RCC_OscConfig+0x176>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	2b01      	cmp	r3, #1
 8003208:	d001      	beq.n	800320e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e1ba      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800320e:	4b3d      	ldr	r3, [pc, #244]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	00db      	lsls	r3, r3, #3
 800321c:	4939      	ldr	r1, [pc, #228]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 800321e:	4313      	orrs	r3, r2
 8003220:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003222:	e03a      	b.n	800329a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	691b      	ldr	r3, [r3, #16]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d020      	beq.n	800326e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800322c:	4b36      	ldr	r3, [pc, #216]	; (8003308 <HAL_RCC_OscConfig+0x270>)
 800322e:	2201      	movs	r2, #1
 8003230:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003232:	f7fe fbb9 	bl	80019a8 <HAL_GetTick>
 8003236:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003238:	e008      	b.n	800324c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800323a:	f7fe fbb5 	bl	80019a8 <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e19b      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800324c:	4b2d      	ldr	r3, [pc, #180]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b00      	cmp	r3, #0
 8003256:	d0f0      	beq.n	800323a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003258:	4b2a      	ldr	r3, [pc, #168]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	695b      	ldr	r3, [r3, #20]
 8003264:	00db      	lsls	r3, r3, #3
 8003266:	4927      	ldr	r1, [pc, #156]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003268:	4313      	orrs	r3, r2
 800326a:	600b      	str	r3, [r1, #0]
 800326c:	e015      	b.n	800329a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800326e:	4b26      	ldr	r3, [pc, #152]	; (8003308 <HAL_RCC_OscConfig+0x270>)
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003274:	f7fe fb98 	bl	80019a8 <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800327c:	f7fe fb94 	bl	80019a8 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b02      	cmp	r3, #2
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e17a      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800328e:	4b1d      	ldr	r3, [pc, #116]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1f0      	bne.n	800327c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0308 	and.w	r3, r3, #8
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d03a      	beq.n	800331c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d019      	beq.n	80032e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032ae:	4b17      	ldr	r3, [pc, #92]	; (800330c <HAL_RCC_OscConfig+0x274>)
 80032b0:	2201      	movs	r2, #1
 80032b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032b4:	f7fe fb78 	bl	80019a8 <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032bc:	f7fe fb74 	bl	80019a8 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e15a      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ce:	4b0d      	ldr	r3, [pc, #52]	; (8003304 <HAL_RCC_OscConfig+0x26c>)
 80032d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0f0      	beq.n	80032bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032da:	2001      	movs	r0, #1
 80032dc:	f000 faf8 	bl	80038d0 <RCC_Delay>
 80032e0:	e01c      	b.n	800331c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032e2:	4b0a      	ldr	r3, [pc, #40]	; (800330c <HAL_RCC_OscConfig+0x274>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032e8:	f7fe fb5e 	bl	80019a8 <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032ee:	e00f      	b.n	8003310 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032f0:	f7fe fb5a 	bl	80019a8 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d908      	bls.n	8003310 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e140      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
 8003302:	bf00      	nop
 8003304:	40021000 	.word	0x40021000
 8003308:	42420000 	.word	0x42420000
 800330c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003310:	4b9e      	ldr	r3, [pc, #632]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 8003312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1e9      	bne.n	80032f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0304 	and.w	r3, r3, #4
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 80a6 	beq.w	8003476 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800332a:	2300      	movs	r3, #0
 800332c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800332e:	4b97      	ldr	r3, [pc, #604]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10d      	bne.n	8003356 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800333a:	4b94      	ldr	r3, [pc, #592]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	4a93      	ldr	r2, [pc, #588]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 8003340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003344:	61d3      	str	r3, [r2, #28]
 8003346:	4b91      	ldr	r3, [pc, #580]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800334e:	60bb      	str	r3, [r7, #8]
 8003350:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003352:	2301      	movs	r3, #1
 8003354:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003356:	4b8e      	ldr	r3, [pc, #568]	; (8003590 <HAL_RCC_OscConfig+0x4f8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800335e:	2b00      	cmp	r3, #0
 8003360:	d118      	bne.n	8003394 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003362:	4b8b      	ldr	r3, [pc, #556]	; (8003590 <HAL_RCC_OscConfig+0x4f8>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a8a      	ldr	r2, [pc, #552]	; (8003590 <HAL_RCC_OscConfig+0x4f8>)
 8003368:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800336c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800336e:	f7fe fb1b 	bl	80019a8 <HAL_GetTick>
 8003372:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003374:	e008      	b.n	8003388 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003376:	f7fe fb17 	bl	80019a8 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b64      	cmp	r3, #100	; 0x64
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e0fd      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003388:	4b81      	ldr	r3, [pc, #516]	; (8003590 <HAL_RCC_OscConfig+0x4f8>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003390:	2b00      	cmp	r3, #0
 8003392:	d0f0      	beq.n	8003376 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d106      	bne.n	80033aa <HAL_RCC_OscConfig+0x312>
 800339c:	4b7b      	ldr	r3, [pc, #492]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 800339e:	6a1b      	ldr	r3, [r3, #32]
 80033a0:	4a7a      	ldr	r2, [pc, #488]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	6213      	str	r3, [r2, #32]
 80033a8:	e02d      	b.n	8003406 <HAL_RCC_OscConfig+0x36e>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10c      	bne.n	80033cc <HAL_RCC_OscConfig+0x334>
 80033b2:	4b76      	ldr	r3, [pc, #472]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	4a75      	ldr	r2, [pc, #468]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033b8:	f023 0301 	bic.w	r3, r3, #1
 80033bc:	6213      	str	r3, [r2, #32]
 80033be:	4b73      	ldr	r3, [pc, #460]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033c0:	6a1b      	ldr	r3, [r3, #32]
 80033c2:	4a72      	ldr	r2, [pc, #456]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033c4:	f023 0304 	bic.w	r3, r3, #4
 80033c8:	6213      	str	r3, [r2, #32]
 80033ca:	e01c      	b.n	8003406 <HAL_RCC_OscConfig+0x36e>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	2b05      	cmp	r3, #5
 80033d2:	d10c      	bne.n	80033ee <HAL_RCC_OscConfig+0x356>
 80033d4:	4b6d      	ldr	r3, [pc, #436]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	4a6c      	ldr	r2, [pc, #432]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033da:	f043 0304 	orr.w	r3, r3, #4
 80033de:	6213      	str	r3, [r2, #32]
 80033e0:	4b6a      	ldr	r3, [pc, #424]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033e2:	6a1b      	ldr	r3, [r3, #32]
 80033e4:	4a69      	ldr	r2, [pc, #420]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	6213      	str	r3, [r2, #32]
 80033ec:	e00b      	b.n	8003406 <HAL_RCC_OscConfig+0x36e>
 80033ee:	4b67      	ldr	r3, [pc, #412]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	4a66      	ldr	r2, [pc, #408]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033f4:	f023 0301 	bic.w	r3, r3, #1
 80033f8:	6213      	str	r3, [r2, #32]
 80033fa:	4b64      	ldr	r3, [pc, #400]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	4a63      	ldr	r2, [pc, #396]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 8003400:	f023 0304 	bic.w	r3, r3, #4
 8003404:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d015      	beq.n	800343a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800340e:	f7fe facb 	bl	80019a8 <HAL_GetTick>
 8003412:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003414:	e00a      	b.n	800342c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003416:	f7fe fac7 	bl	80019a8 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	f241 3288 	movw	r2, #5000	; 0x1388
 8003424:	4293      	cmp	r3, r2
 8003426:	d901      	bls.n	800342c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e0ab      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800342c:	4b57      	ldr	r3, [pc, #348]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b00      	cmp	r3, #0
 8003436:	d0ee      	beq.n	8003416 <HAL_RCC_OscConfig+0x37e>
 8003438:	e014      	b.n	8003464 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800343a:	f7fe fab5 	bl	80019a8 <HAL_GetTick>
 800343e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003440:	e00a      	b.n	8003458 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003442:	f7fe fab1 	bl	80019a8 <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003450:	4293      	cmp	r3, r2
 8003452:	d901      	bls.n	8003458 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e095      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003458:	4b4c      	ldr	r3, [pc, #304]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 800345a:	6a1b      	ldr	r3, [r3, #32]
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1ee      	bne.n	8003442 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003464:	7dfb      	ldrb	r3, [r7, #23]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d105      	bne.n	8003476 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800346a:	4b48      	ldr	r3, [pc, #288]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	4a47      	ldr	r2, [pc, #284]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 8003470:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003474:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	69db      	ldr	r3, [r3, #28]
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 8081 	beq.w	8003582 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003480:	4b42      	ldr	r3, [pc, #264]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f003 030c 	and.w	r3, r3, #12
 8003488:	2b08      	cmp	r3, #8
 800348a:	d061      	beq.n	8003550 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	69db      	ldr	r3, [r3, #28]
 8003490:	2b02      	cmp	r3, #2
 8003492:	d146      	bne.n	8003522 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003494:	4b3f      	ldr	r3, [pc, #252]	; (8003594 <HAL_RCC_OscConfig+0x4fc>)
 8003496:	2200      	movs	r2, #0
 8003498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800349a:	f7fe fa85 	bl	80019a8 <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034a0:	e008      	b.n	80034b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034a2:	f7fe fa81 	bl	80019a8 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e067      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034b4:	4b35      	ldr	r3, [pc, #212]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d1f0      	bne.n	80034a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034c8:	d108      	bne.n	80034dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034ca:	4b30      	ldr	r3, [pc, #192]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	492d      	ldr	r1, [pc, #180]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034dc:	4b2b      	ldr	r3, [pc, #172]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a19      	ldr	r1, [r3, #32]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ec:	430b      	orrs	r3, r1
 80034ee:	4927      	ldr	r1, [pc, #156]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034f4:	4b27      	ldr	r3, [pc, #156]	; (8003594 <HAL_RCC_OscConfig+0x4fc>)
 80034f6:	2201      	movs	r2, #1
 80034f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fa:	f7fe fa55 	bl	80019a8 <HAL_GetTick>
 80034fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003500:	e008      	b.n	8003514 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003502:	f7fe fa51 	bl	80019a8 <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b02      	cmp	r3, #2
 800350e:	d901      	bls.n	8003514 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e037      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003514:	4b1d      	ldr	r3, [pc, #116]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d0f0      	beq.n	8003502 <HAL_RCC_OscConfig+0x46a>
 8003520:	e02f      	b.n	8003582 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003522:	4b1c      	ldr	r3, [pc, #112]	; (8003594 <HAL_RCC_OscConfig+0x4fc>)
 8003524:	2200      	movs	r2, #0
 8003526:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003528:	f7fe fa3e 	bl	80019a8 <HAL_GetTick>
 800352c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800352e:	e008      	b.n	8003542 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003530:	f7fe fa3a 	bl	80019a8 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b02      	cmp	r3, #2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e020      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003542:	4b12      	ldr	r3, [pc, #72]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d1f0      	bne.n	8003530 <HAL_RCC_OscConfig+0x498>
 800354e:	e018      	b.n	8003582 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	69db      	ldr	r3, [r3, #28]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d101      	bne.n	800355c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e013      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800355c:	4b0b      	ldr	r3, [pc, #44]	; (800358c <HAL_RCC_OscConfig+0x4f4>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	429a      	cmp	r2, r3
 800356e:	d106      	bne.n	800357e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800357a:	429a      	cmp	r2, r3
 800357c:	d001      	beq.n	8003582 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e000      	b.n	8003584 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3718      	adds	r7, #24
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	40021000 	.word	0x40021000
 8003590:	40007000 	.word	0x40007000
 8003594:	42420060 	.word	0x42420060

08003598 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d101      	bne.n	80035ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e0d0      	b.n	800374e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035ac:	4b6a      	ldr	r3, [pc, #424]	; (8003758 <HAL_RCC_ClockConfig+0x1c0>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0307 	and.w	r3, r3, #7
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d910      	bls.n	80035dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ba:	4b67      	ldr	r3, [pc, #412]	; (8003758 <HAL_RCC_ClockConfig+0x1c0>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f023 0207 	bic.w	r2, r3, #7
 80035c2:	4965      	ldr	r1, [pc, #404]	; (8003758 <HAL_RCC_ClockConfig+0x1c0>)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ca:	4b63      	ldr	r3, [pc, #396]	; (8003758 <HAL_RCC_ClockConfig+0x1c0>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0307 	and.w	r3, r3, #7
 80035d2:	683a      	ldr	r2, [r7, #0]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d001      	beq.n	80035dc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e0b8      	b.n	800374e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d020      	beq.n	800362a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d005      	beq.n	8003600 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035f4:	4b59      	ldr	r3, [pc, #356]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	4a58      	ldr	r2, [pc, #352]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 80035fa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80035fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0308 	and.w	r3, r3, #8
 8003608:	2b00      	cmp	r3, #0
 800360a:	d005      	beq.n	8003618 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800360c:	4b53      	ldr	r3, [pc, #332]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	4a52      	ldr	r2, [pc, #328]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 8003612:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003616:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003618:	4b50      	ldr	r3, [pc, #320]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	494d      	ldr	r1, [pc, #308]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 8003626:	4313      	orrs	r3, r2
 8003628:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b00      	cmp	r3, #0
 8003634:	d040      	beq.n	80036b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d107      	bne.n	800364e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800363e:	4b47      	ldr	r3, [pc, #284]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d115      	bne.n	8003676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e07f      	b.n	800374e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2b02      	cmp	r3, #2
 8003654:	d107      	bne.n	8003666 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003656:	4b41      	ldr	r3, [pc, #260]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d109      	bne.n	8003676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e073      	b.n	800374e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003666:	4b3d      	ldr	r3, [pc, #244]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d101      	bne.n	8003676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e06b      	b.n	800374e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003676:	4b39      	ldr	r3, [pc, #228]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f023 0203 	bic.w	r2, r3, #3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	4936      	ldr	r1, [pc, #216]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 8003684:	4313      	orrs	r3, r2
 8003686:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003688:	f7fe f98e 	bl	80019a8 <HAL_GetTick>
 800368c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800368e:	e00a      	b.n	80036a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003690:	f7fe f98a 	bl	80019a8 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	f241 3288 	movw	r2, #5000	; 0x1388
 800369e:	4293      	cmp	r3, r2
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e053      	b.n	800374e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036a6:	4b2d      	ldr	r3, [pc, #180]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f003 020c 	and.w	r2, r3, #12
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d1eb      	bne.n	8003690 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036b8:	4b27      	ldr	r3, [pc, #156]	; (8003758 <HAL_RCC_ClockConfig+0x1c0>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0307 	and.w	r3, r3, #7
 80036c0:	683a      	ldr	r2, [r7, #0]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d210      	bcs.n	80036e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c6:	4b24      	ldr	r3, [pc, #144]	; (8003758 <HAL_RCC_ClockConfig+0x1c0>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f023 0207 	bic.w	r2, r3, #7
 80036ce:	4922      	ldr	r1, [pc, #136]	; (8003758 <HAL_RCC_ClockConfig+0x1c0>)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d6:	4b20      	ldr	r3, [pc, #128]	; (8003758 <HAL_RCC_ClockConfig+0x1c0>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0307 	and.w	r3, r3, #7
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d001      	beq.n	80036e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e032      	b.n	800374e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d008      	beq.n	8003706 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036f4:	4b19      	ldr	r3, [pc, #100]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	4916      	ldr	r1, [pc, #88]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 8003702:	4313      	orrs	r3, r2
 8003704:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	d009      	beq.n	8003726 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003712:	4b12      	ldr	r3, [pc, #72]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	490e      	ldr	r1, [pc, #56]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 8003722:	4313      	orrs	r3, r2
 8003724:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003726:	f000 f82d 	bl	8003784 <HAL_RCC_GetSysClockFreq>
 800372a:	4602      	mov	r2, r0
 800372c:	4b0b      	ldr	r3, [pc, #44]	; (800375c <HAL_RCC_ClockConfig+0x1c4>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	091b      	lsrs	r3, r3, #4
 8003732:	f003 030f 	and.w	r3, r3, #15
 8003736:	490a      	ldr	r1, [pc, #40]	; (8003760 <HAL_RCC_ClockConfig+0x1c8>)
 8003738:	5ccb      	ldrb	r3, [r1, r3]
 800373a:	fa22 f303 	lsr.w	r3, r2, r3
 800373e:	4a09      	ldr	r2, [pc, #36]	; (8003764 <HAL_RCC_ClockConfig+0x1cc>)
 8003740:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003742:	4b09      	ldr	r3, [pc, #36]	; (8003768 <HAL_RCC_ClockConfig+0x1d0>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4618      	mov	r0, r3
 8003748:	f7fe f8ec 	bl	8001924 <HAL_InitTick>

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40022000 	.word	0x40022000
 800375c:	40021000 	.word	0x40021000
 8003760:	08004594 	.word	0x08004594
 8003764:	20000000 	.word	0x20000000
 8003768:	20000004 	.word	0x20000004

0800376c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003770:	4b03      	ldr	r3, [pc, #12]	; (8003780 <HAL_RCC_EnableCSS+0x14>)
 8003772:	2201      	movs	r2, #1
 8003774:	601a      	str	r2, [r3, #0]
}
 8003776:	bf00      	nop
 8003778:	46bd      	mov	sp, r7
 800377a:	bc80      	pop	{r7}
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	4242004c 	.word	0x4242004c

08003784 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003784:	b490      	push	{r4, r7}
 8003786:	b08a      	sub	sp, #40	; 0x28
 8003788:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800378a:	4b2a      	ldr	r3, [pc, #168]	; (8003834 <HAL_RCC_GetSysClockFreq+0xb0>)
 800378c:	1d3c      	adds	r4, r7, #4
 800378e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003790:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003794:	f240 2301 	movw	r3, #513	; 0x201
 8003798:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800379a:	2300      	movs	r3, #0
 800379c:	61fb      	str	r3, [r7, #28]
 800379e:	2300      	movs	r3, #0
 80037a0:	61bb      	str	r3, [r7, #24]
 80037a2:	2300      	movs	r3, #0
 80037a4:	627b      	str	r3, [r7, #36]	; 0x24
 80037a6:	2300      	movs	r3, #0
 80037a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037ae:	4b22      	ldr	r3, [pc, #136]	; (8003838 <HAL_RCC_GetSysClockFreq+0xb4>)
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	f003 030c 	and.w	r3, r3, #12
 80037ba:	2b04      	cmp	r3, #4
 80037bc:	d002      	beq.n	80037c4 <HAL_RCC_GetSysClockFreq+0x40>
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d003      	beq.n	80037ca <HAL_RCC_GetSysClockFreq+0x46>
 80037c2:	e02d      	b.n	8003820 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037c4:	4b1d      	ldr	r3, [pc, #116]	; (800383c <HAL_RCC_GetSysClockFreq+0xb8>)
 80037c6:	623b      	str	r3, [r7, #32]
      break;
 80037c8:	e02d      	b.n	8003826 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	0c9b      	lsrs	r3, r3, #18
 80037ce:	f003 030f 	and.w	r3, r3, #15
 80037d2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80037d6:	4413      	add	r3, r2
 80037d8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80037dc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d013      	beq.n	8003810 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037e8:	4b13      	ldr	r3, [pc, #76]	; (8003838 <HAL_RCC_GetSysClockFreq+0xb4>)
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	0c5b      	lsrs	r3, r3, #17
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80037f6:	4413      	add	r3, r2
 80037f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80037fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	4a0e      	ldr	r2, [pc, #56]	; (800383c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003802:	fb02 f203 	mul.w	r2, r2, r3
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	fbb2 f3f3 	udiv	r3, r2, r3
 800380c:	627b      	str	r3, [r7, #36]	; 0x24
 800380e:	e004      	b.n	800381a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	4a0b      	ldr	r2, [pc, #44]	; (8003840 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003814:	fb02 f303 	mul.w	r3, r2, r3
 8003818:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800381a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381c:	623b      	str	r3, [r7, #32]
      break;
 800381e:	e002      	b.n	8003826 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003820:	4b06      	ldr	r3, [pc, #24]	; (800383c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003822:	623b      	str	r3, [r7, #32]
      break;
 8003824:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003826:	6a3b      	ldr	r3, [r7, #32]
}
 8003828:	4618      	mov	r0, r3
 800382a:	3728      	adds	r7, #40	; 0x28
 800382c:	46bd      	mov	sp, r7
 800382e:	bc90      	pop	{r4, r7}
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	08004584 	.word	0x08004584
 8003838:	40021000 	.word	0x40021000
 800383c:	007a1200 	.word	0x007a1200
 8003840:	003d0900 	.word	0x003d0900

08003844 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003848:	4b02      	ldr	r3, [pc, #8]	; (8003854 <HAL_RCC_GetHCLKFreq+0x10>)
 800384a:	681b      	ldr	r3, [r3, #0]
}
 800384c:	4618      	mov	r0, r3
 800384e:	46bd      	mov	sp, r7
 8003850:	bc80      	pop	{r7}
 8003852:	4770      	bx	lr
 8003854:	20000000 	.word	0x20000000

08003858 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800385c:	f7ff fff2 	bl	8003844 <HAL_RCC_GetHCLKFreq>
 8003860:	4602      	mov	r2, r0
 8003862:	4b05      	ldr	r3, [pc, #20]	; (8003878 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	0a1b      	lsrs	r3, r3, #8
 8003868:	f003 0307 	and.w	r3, r3, #7
 800386c:	4903      	ldr	r1, [pc, #12]	; (800387c <HAL_RCC_GetPCLK1Freq+0x24>)
 800386e:	5ccb      	ldrb	r3, [r1, r3]
 8003870:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003874:	4618      	mov	r0, r3
 8003876:	bd80      	pop	{r7, pc}
 8003878:	40021000 	.word	0x40021000
 800387c:	080045a4 	.word	0x080045a4

08003880 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003884:	f7ff ffde 	bl	8003844 <HAL_RCC_GetHCLKFreq>
 8003888:	4602      	mov	r2, r0
 800388a:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	0adb      	lsrs	r3, r3, #11
 8003890:	f003 0307 	and.w	r3, r3, #7
 8003894:	4903      	ldr	r1, [pc, #12]	; (80038a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003896:	5ccb      	ldrb	r3, [r1, r3]
 8003898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800389c:	4618      	mov	r0, r3
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	40021000 	.word	0x40021000
 80038a4:	080045a4 	.word	0x080045a4

080038a8 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 80038ac:	4b06      	ldr	r3, [pc, #24]	; (80038c8 <HAL_RCC_NMI_IRQHandler+0x20>)
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b4:	2b80      	cmp	r3, #128	; 0x80
 80038b6:	d104      	bne.n	80038c2 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80038b8:	f000 f828 	bl	800390c <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80038bc:	4b03      	ldr	r3, [pc, #12]	; (80038cc <HAL_RCC_NMI_IRQHandler+0x24>)
 80038be:	2280      	movs	r2, #128	; 0x80
 80038c0:	701a      	strb	r2, [r3, #0]
  }
}
 80038c2:	bf00      	nop
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40021000 	.word	0x40021000
 80038cc:	4002100a 	.word	0x4002100a

080038d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038d8:	4b0a      	ldr	r3, [pc, #40]	; (8003904 <RCC_Delay+0x34>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a0a      	ldr	r2, [pc, #40]	; (8003908 <RCC_Delay+0x38>)
 80038de:	fba2 2303 	umull	r2, r3, r2, r3
 80038e2:	0a5b      	lsrs	r3, r3, #9
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	fb02 f303 	mul.w	r3, r2, r3
 80038ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80038ec:	bf00      	nop
  }
  while (Delay --);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	1e5a      	subs	r2, r3, #1
 80038f2:	60fa      	str	r2, [r7, #12]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1f9      	bne.n	80038ec <RCC_Delay+0x1c>
}
 80038f8:	bf00      	nop
 80038fa:	bf00      	nop
 80038fc:	3714      	adds	r7, #20
 80038fe:	46bd      	mov	sp, r7
 8003900:	bc80      	pop	{r7}
 8003902:	4770      	bx	lr
 8003904:	20000000 	.word	0x20000000
 8003908:	10624dd3 	.word	0x10624dd3

0800390c <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800390c:	b480      	push	{r7}
 800390e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 8003910:	bf00      	nop
 8003912:	46bd      	mov	sp, r7
 8003914:	bc80      	pop	{r7}
 8003916:	4770      	bx	lr

08003918 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d101      	bne.n	800392a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e03f      	b.n	80039aa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003930:	b2db      	uxtb	r3, r3
 8003932:	2b00      	cmp	r3, #0
 8003934:	d106      	bne.n	8003944 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f7fd ff02 	bl	8001748 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2224      	movs	r2, #36	; 0x24
 8003948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68da      	ldr	r2, [r3, #12]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800395a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f000 f905 	bl	8003b6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	691a      	ldr	r2, [r3, #16]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003970:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	695a      	ldr	r2, [r3, #20]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003980:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68da      	ldr	r2, [r3, #12]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003990:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2220      	movs	r2, #32
 800399c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2220      	movs	r2, #32
 80039a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3708      	adds	r7, #8
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b08a      	sub	sp, #40	; 0x28
 80039b6:	af02      	add	r7, sp, #8
 80039b8:	60f8      	str	r0, [r7, #12]
 80039ba:	60b9      	str	r1, [r7, #8]
 80039bc:	603b      	str	r3, [r7, #0]
 80039be:	4613      	mov	r3, r2
 80039c0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b20      	cmp	r3, #32
 80039d0:	d17c      	bne.n	8003acc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d002      	beq.n	80039de <HAL_UART_Transmit+0x2c>
 80039d8:	88fb      	ldrh	r3, [r7, #6]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e075      	b.n	8003ace <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d101      	bne.n	80039f0 <HAL_UART_Transmit+0x3e>
 80039ec:	2302      	movs	r3, #2
 80039ee:	e06e      	b.n	8003ace <HAL_UART_Transmit+0x11c>
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2221      	movs	r2, #33	; 0x21
 8003a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a06:	f7fd ffcf 	bl	80019a8 <HAL_GetTick>
 8003a0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	88fa      	ldrh	r2, [r7, #6]
 8003a10:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	88fa      	ldrh	r2, [r7, #6]
 8003a16:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a20:	d108      	bne.n	8003a34 <HAL_UART_Transmit+0x82>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d104      	bne.n	8003a34 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	61bb      	str	r3, [r7, #24]
 8003a32:	e003      	b.n	8003a3c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003a44:	e02a      	b.n	8003a9c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	2180      	movs	r1, #128	; 0x80
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 f840 	bl	8003ad6 <UART_WaitOnFlagUntilTimeout>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e036      	b.n	8003ace <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d10b      	bne.n	8003a7e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	881b      	ldrh	r3, [r3, #0]
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a74:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	3302      	adds	r3, #2
 8003a7a:	61bb      	str	r3, [r7, #24]
 8003a7c:	e007      	b.n	8003a8e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	781a      	ldrb	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1cf      	bne.n	8003a46 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	2200      	movs	r2, #0
 8003aae:	2140      	movs	r1, #64	; 0x40
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f000 f810 	bl	8003ad6 <UART_WaitOnFlagUntilTimeout>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e006      	b.n	8003ace <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2220      	movs	r2, #32
 8003ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	e000      	b.n	8003ace <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003acc:	2302      	movs	r3, #2
  }
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3720      	adds	r7, #32
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b084      	sub	sp, #16
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	60f8      	str	r0, [r7, #12]
 8003ade:	60b9      	str	r1, [r7, #8]
 8003ae0:	603b      	str	r3, [r7, #0]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ae6:	e02c      	b.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003aee:	d028      	beq.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d007      	beq.n	8003b06 <UART_WaitOnFlagUntilTimeout+0x30>
 8003af6:	f7fd ff57 	bl	80019a8 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d21d      	bcs.n	8003b42 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68da      	ldr	r2, [r3, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003b14:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	695a      	ldr	r2, [r3, #20]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f022 0201 	bic.w	r2, r2, #1
 8003b24:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2220      	movs	r2, #32
 8003b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2220      	movs	r2, #32
 8003b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e00f      	b.n	8003b62 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	bf0c      	ite	eq
 8003b52:	2301      	moveq	r3, #1
 8003b54:	2300      	movne	r3, #0
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	461a      	mov	r2, r3
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d0c3      	beq.n	8003ae8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
	...

08003b6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68da      	ldr	r2, [r3, #12]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	689a      	ldr	r2, [r3, #8]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	431a      	orrs	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	695b      	ldr	r3, [r3, #20]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003ba6:	f023 030c 	bic.w	r3, r3, #12
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6812      	ldr	r2, [r2, #0]
 8003bae:	68b9      	ldr	r1, [r7, #8]
 8003bb0:	430b      	orrs	r3, r1
 8003bb2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	699a      	ldr	r2, [r3, #24]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a2c      	ldr	r2, [pc, #176]	; (8003c80 <UART_SetConfig+0x114>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d103      	bne.n	8003bdc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003bd4:	f7ff fe54 	bl	8003880 <HAL_RCC_GetPCLK2Freq>
 8003bd8:	60f8      	str	r0, [r7, #12]
 8003bda:	e002      	b.n	8003be2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003bdc:	f7ff fe3c 	bl	8003858 <HAL_RCC_GetPCLK1Freq>
 8003be0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	4613      	mov	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4413      	add	r3, r2
 8003bea:	009a      	lsls	r2, r3, #2
 8003bec:	441a      	add	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf8:	4a22      	ldr	r2, [pc, #136]	; (8003c84 <UART_SetConfig+0x118>)
 8003bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfe:	095b      	lsrs	r3, r3, #5
 8003c00:	0119      	lsls	r1, r3, #4
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	4613      	mov	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	009a      	lsls	r2, r3, #2
 8003c0c:	441a      	add	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c18:	4b1a      	ldr	r3, [pc, #104]	; (8003c84 <UART_SetConfig+0x118>)
 8003c1a:	fba3 0302 	umull	r0, r3, r3, r2
 8003c1e:	095b      	lsrs	r3, r3, #5
 8003c20:	2064      	movs	r0, #100	; 0x64
 8003c22:	fb00 f303 	mul.w	r3, r0, r3
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	011b      	lsls	r3, r3, #4
 8003c2a:	3332      	adds	r3, #50	; 0x32
 8003c2c:	4a15      	ldr	r2, [pc, #84]	; (8003c84 <UART_SetConfig+0x118>)
 8003c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c32:	095b      	lsrs	r3, r3, #5
 8003c34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c38:	4419      	add	r1, r3
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	4413      	add	r3, r2
 8003c42:	009a      	lsls	r2, r3, #2
 8003c44:	441a      	add	r2, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c50:	4b0c      	ldr	r3, [pc, #48]	; (8003c84 <UART_SetConfig+0x118>)
 8003c52:	fba3 0302 	umull	r0, r3, r3, r2
 8003c56:	095b      	lsrs	r3, r3, #5
 8003c58:	2064      	movs	r0, #100	; 0x64
 8003c5a:	fb00 f303 	mul.w	r3, r0, r3
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	011b      	lsls	r3, r3, #4
 8003c62:	3332      	adds	r3, #50	; 0x32
 8003c64:	4a07      	ldr	r2, [pc, #28]	; (8003c84 <UART_SetConfig+0x118>)
 8003c66:	fba2 2303 	umull	r2, r3, r2, r3
 8003c6a:	095b      	lsrs	r3, r3, #5
 8003c6c:	f003 020f 	and.w	r2, r3, #15
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	440a      	add	r2, r1
 8003c76:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003c78:	bf00      	nop
 8003c7a:	3710      	adds	r7, #16
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	40013800 	.word	0x40013800
 8003c84:	51eb851f 	.word	0x51eb851f

08003c88 <__errno>:
 8003c88:	4b01      	ldr	r3, [pc, #4]	; (8003c90 <__errno+0x8>)
 8003c8a:	6818      	ldr	r0, [r3, #0]
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	2000000c 	.word	0x2000000c

08003c94 <__libc_init_array>:
 8003c94:	b570      	push	{r4, r5, r6, lr}
 8003c96:	2600      	movs	r6, #0
 8003c98:	4d0c      	ldr	r5, [pc, #48]	; (8003ccc <__libc_init_array+0x38>)
 8003c9a:	4c0d      	ldr	r4, [pc, #52]	; (8003cd0 <__libc_init_array+0x3c>)
 8003c9c:	1b64      	subs	r4, r4, r5
 8003c9e:	10a4      	asrs	r4, r4, #2
 8003ca0:	42a6      	cmp	r6, r4
 8003ca2:	d109      	bne.n	8003cb8 <__libc_init_array+0x24>
 8003ca4:	f000 fc5c 	bl	8004560 <_init>
 8003ca8:	2600      	movs	r6, #0
 8003caa:	4d0a      	ldr	r5, [pc, #40]	; (8003cd4 <__libc_init_array+0x40>)
 8003cac:	4c0a      	ldr	r4, [pc, #40]	; (8003cd8 <__libc_init_array+0x44>)
 8003cae:	1b64      	subs	r4, r4, r5
 8003cb0:	10a4      	asrs	r4, r4, #2
 8003cb2:	42a6      	cmp	r6, r4
 8003cb4:	d105      	bne.n	8003cc2 <__libc_init_array+0x2e>
 8003cb6:	bd70      	pop	{r4, r5, r6, pc}
 8003cb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cbc:	4798      	blx	r3
 8003cbe:	3601      	adds	r6, #1
 8003cc0:	e7ee      	b.n	8003ca0 <__libc_init_array+0xc>
 8003cc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cc6:	4798      	blx	r3
 8003cc8:	3601      	adds	r6, #1
 8003cca:	e7f2      	b.n	8003cb2 <__libc_init_array+0x1e>
 8003ccc:	080045e0 	.word	0x080045e0
 8003cd0:	080045e0 	.word	0x080045e0
 8003cd4:	080045e0 	.word	0x080045e0
 8003cd8:	080045e4 	.word	0x080045e4

08003cdc <memset>:
 8003cdc:	4603      	mov	r3, r0
 8003cde:	4402      	add	r2, r0
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d100      	bne.n	8003ce6 <memset+0xa>
 8003ce4:	4770      	bx	lr
 8003ce6:	f803 1b01 	strb.w	r1, [r3], #1
 8003cea:	e7f9      	b.n	8003ce0 <memset+0x4>

08003cec <siprintf>:
 8003cec:	b40e      	push	{r1, r2, r3}
 8003cee:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003cf2:	b500      	push	{lr}
 8003cf4:	b09c      	sub	sp, #112	; 0x70
 8003cf6:	ab1d      	add	r3, sp, #116	; 0x74
 8003cf8:	9002      	str	r0, [sp, #8]
 8003cfa:	9006      	str	r0, [sp, #24]
 8003cfc:	9107      	str	r1, [sp, #28]
 8003cfe:	9104      	str	r1, [sp, #16]
 8003d00:	4808      	ldr	r0, [pc, #32]	; (8003d24 <siprintf+0x38>)
 8003d02:	4909      	ldr	r1, [pc, #36]	; (8003d28 <siprintf+0x3c>)
 8003d04:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d08:	9105      	str	r1, [sp, #20]
 8003d0a:	6800      	ldr	r0, [r0, #0]
 8003d0c:	a902      	add	r1, sp, #8
 8003d0e:	9301      	str	r3, [sp, #4]
 8003d10:	f000 f868 	bl	8003de4 <_svfiprintf_r>
 8003d14:	2200      	movs	r2, #0
 8003d16:	9b02      	ldr	r3, [sp, #8]
 8003d18:	701a      	strb	r2, [r3, #0]
 8003d1a:	b01c      	add	sp, #112	; 0x70
 8003d1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d20:	b003      	add	sp, #12
 8003d22:	4770      	bx	lr
 8003d24:	2000000c 	.word	0x2000000c
 8003d28:	ffff0208 	.word	0xffff0208

08003d2c <__ssputs_r>:
 8003d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d30:	688e      	ldr	r6, [r1, #8]
 8003d32:	4682      	mov	sl, r0
 8003d34:	429e      	cmp	r6, r3
 8003d36:	460c      	mov	r4, r1
 8003d38:	4690      	mov	r8, r2
 8003d3a:	461f      	mov	r7, r3
 8003d3c:	d838      	bhi.n	8003db0 <__ssputs_r+0x84>
 8003d3e:	898a      	ldrh	r2, [r1, #12]
 8003d40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003d44:	d032      	beq.n	8003dac <__ssputs_r+0x80>
 8003d46:	6825      	ldr	r5, [r4, #0]
 8003d48:	6909      	ldr	r1, [r1, #16]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	eba5 0901 	sub.w	r9, r5, r1
 8003d50:	6965      	ldr	r5, [r4, #20]
 8003d52:	444b      	add	r3, r9
 8003d54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003d58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003d5c:	106d      	asrs	r5, r5, #1
 8003d5e:	429d      	cmp	r5, r3
 8003d60:	bf38      	it	cc
 8003d62:	461d      	movcc	r5, r3
 8003d64:	0553      	lsls	r3, r2, #21
 8003d66:	d531      	bpl.n	8003dcc <__ssputs_r+0xa0>
 8003d68:	4629      	mov	r1, r5
 8003d6a:	f000 fb53 	bl	8004414 <_malloc_r>
 8003d6e:	4606      	mov	r6, r0
 8003d70:	b950      	cbnz	r0, 8003d88 <__ssputs_r+0x5c>
 8003d72:	230c      	movs	r3, #12
 8003d74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003d78:	f8ca 3000 	str.w	r3, [sl]
 8003d7c:	89a3      	ldrh	r3, [r4, #12]
 8003d7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d82:	81a3      	strh	r3, [r4, #12]
 8003d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d88:	464a      	mov	r2, r9
 8003d8a:	6921      	ldr	r1, [r4, #16]
 8003d8c:	f000 face 	bl	800432c <memcpy>
 8003d90:	89a3      	ldrh	r3, [r4, #12]
 8003d92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003d96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d9a:	81a3      	strh	r3, [r4, #12]
 8003d9c:	6126      	str	r6, [r4, #16]
 8003d9e:	444e      	add	r6, r9
 8003da0:	6026      	str	r6, [r4, #0]
 8003da2:	463e      	mov	r6, r7
 8003da4:	6165      	str	r5, [r4, #20]
 8003da6:	eba5 0509 	sub.w	r5, r5, r9
 8003daa:	60a5      	str	r5, [r4, #8]
 8003dac:	42be      	cmp	r6, r7
 8003dae:	d900      	bls.n	8003db2 <__ssputs_r+0x86>
 8003db0:	463e      	mov	r6, r7
 8003db2:	4632      	mov	r2, r6
 8003db4:	4641      	mov	r1, r8
 8003db6:	6820      	ldr	r0, [r4, #0]
 8003db8:	f000 fac6 	bl	8004348 <memmove>
 8003dbc:	68a3      	ldr	r3, [r4, #8]
 8003dbe:	6822      	ldr	r2, [r4, #0]
 8003dc0:	1b9b      	subs	r3, r3, r6
 8003dc2:	4432      	add	r2, r6
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	60a3      	str	r3, [r4, #8]
 8003dc8:	6022      	str	r2, [r4, #0]
 8003dca:	e7db      	b.n	8003d84 <__ssputs_r+0x58>
 8003dcc:	462a      	mov	r2, r5
 8003dce:	f000 fb7b 	bl	80044c8 <_realloc_r>
 8003dd2:	4606      	mov	r6, r0
 8003dd4:	2800      	cmp	r0, #0
 8003dd6:	d1e1      	bne.n	8003d9c <__ssputs_r+0x70>
 8003dd8:	4650      	mov	r0, sl
 8003dda:	6921      	ldr	r1, [r4, #16]
 8003ddc:	f000 face 	bl	800437c <_free_r>
 8003de0:	e7c7      	b.n	8003d72 <__ssputs_r+0x46>
	...

08003de4 <_svfiprintf_r>:
 8003de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003de8:	4698      	mov	r8, r3
 8003dea:	898b      	ldrh	r3, [r1, #12]
 8003dec:	4607      	mov	r7, r0
 8003dee:	061b      	lsls	r3, r3, #24
 8003df0:	460d      	mov	r5, r1
 8003df2:	4614      	mov	r4, r2
 8003df4:	b09d      	sub	sp, #116	; 0x74
 8003df6:	d50e      	bpl.n	8003e16 <_svfiprintf_r+0x32>
 8003df8:	690b      	ldr	r3, [r1, #16]
 8003dfa:	b963      	cbnz	r3, 8003e16 <_svfiprintf_r+0x32>
 8003dfc:	2140      	movs	r1, #64	; 0x40
 8003dfe:	f000 fb09 	bl	8004414 <_malloc_r>
 8003e02:	6028      	str	r0, [r5, #0]
 8003e04:	6128      	str	r0, [r5, #16]
 8003e06:	b920      	cbnz	r0, 8003e12 <_svfiprintf_r+0x2e>
 8003e08:	230c      	movs	r3, #12
 8003e0a:	603b      	str	r3, [r7, #0]
 8003e0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e10:	e0d1      	b.n	8003fb6 <_svfiprintf_r+0x1d2>
 8003e12:	2340      	movs	r3, #64	; 0x40
 8003e14:	616b      	str	r3, [r5, #20]
 8003e16:	2300      	movs	r3, #0
 8003e18:	9309      	str	r3, [sp, #36]	; 0x24
 8003e1a:	2320      	movs	r3, #32
 8003e1c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e20:	2330      	movs	r3, #48	; 0x30
 8003e22:	f04f 0901 	mov.w	r9, #1
 8003e26:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e2a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003fd0 <_svfiprintf_r+0x1ec>
 8003e2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e32:	4623      	mov	r3, r4
 8003e34:	469a      	mov	sl, r3
 8003e36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e3a:	b10a      	cbz	r2, 8003e40 <_svfiprintf_r+0x5c>
 8003e3c:	2a25      	cmp	r2, #37	; 0x25
 8003e3e:	d1f9      	bne.n	8003e34 <_svfiprintf_r+0x50>
 8003e40:	ebba 0b04 	subs.w	fp, sl, r4
 8003e44:	d00b      	beq.n	8003e5e <_svfiprintf_r+0x7a>
 8003e46:	465b      	mov	r3, fp
 8003e48:	4622      	mov	r2, r4
 8003e4a:	4629      	mov	r1, r5
 8003e4c:	4638      	mov	r0, r7
 8003e4e:	f7ff ff6d 	bl	8003d2c <__ssputs_r>
 8003e52:	3001      	adds	r0, #1
 8003e54:	f000 80aa 	beq.w	8003fac <_svfiprintf_r+0x1c8>
 8003e58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e5a:	445a      	add	r2, fp
 8003e5c:	9209      	str	r2, [sp, #36]	; 0x24
 8003e5e:	f89a 3000 	ldrb.w	r3, [sl]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	f000 80a2 	beq.w	8003fac <_svfiprintf_r+0x1c8>
 8003e68:	2300      	movs	r3, #0
 8003e6a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e72:	f10a 0a01 	add.w	sl, sl, #1
 8003e76:	9304      	str	r3, [sp, #16]
 8003e78:	9307      	str	r3, [sp, #28]
 8003e7a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e7e:	931a      	str	r3, [sp, #104]	; 0x68
 8003e80:	4654      	mov	r4, sl
 8003e82:	2205      	movs	r2, #5
 8003e84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e88:	4851      	ldr	r0, [pc, #324]	; (8003fd0 <_svfiprintf_r+0x1ec>)
 8003e8a:	f000 fa41 	bl	8004310 <memchr>
 8003e8e:	9a04      	ldr	r2, [sp, #16]
 8003e90:	b9d8      	cbnz	r0, 8003eca <_svfiprintf_r+0xe6>
 8003e92:	06d0      	lsls	r0, r2, #27
 8003e94:	bf44      	itt	mi
 8003e96:	2320      	movmi	r3, #32
 8003e98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e9c:	0711      	lsls	r1, r2, #28
 8003e9e:	bf44      	itt	mi
 8003ea0:	232b      	movmi	r3, #43	; 0x2b
 8003ea2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ea6:	f89a 3000 	ldrb.w	r3, [sl]
 8003eaa:	2b2a      	cmp	r3, #42	; 0x2a
 8003eac:	d015      	beq.n	8003eda <_svfiprintf_r+0xf6>
 8003eae:	4654      	mov	r4, sl
 8003eb0:	2000      	movs	r0, #0
 8003eb2:	f04f 0c0a 	mov.w	ip, #10
 8003eb6:	9a07      	ldr	r2, [sp, #28]
 8003eb8:	4621      	mov	r1, r4
 8003eba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ebe:	3b30      	subs	r3, #48	; 0x30
 8003ec0:	2b09      	cmp	r3, #9
 8003ec2:	d94e      	bls.n	8003f62 <_svfiprintf_r+0x17e>
 8003ec4:	b1b0      	cbz	r0, 8003ef4 <_svfiprintf_r+0x110>
 8003ec6:	9207      	str	r2, [sp, #28]
 8003ec8:	e014      	b.n	8003ef4 <_svfiprintf_r+0x110>
 8003eca:	eba0 0308 	sub.w	r3, r0, r8
 8003ece:	fa09 f303 	lsl.w	r3, r9, r3
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	46a2      	mov	sl, r4
 8003ed6:	9304      	str	r3, [sp, #16]
 8003ed8:	e7d2      	b.n	8003e80 <_svfiprintf_r+0x9c>
 8003eda:	9b03      	ldr	r3, [sp, #12]
 8003edc:	1d19      	adds	r1, r3, #4
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	9103      	str	r1, [sp, #12]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	bfbb      	ittet	lt
 8003ee6:	425b      	neglt	r3, r3
 8003ee8:	f042 0202 	orrlt.w	r2, r2, #2
 8003eec:	9307      	strge	r3, [sp, #28]
 8003eee:	9307      	strlt	r3, [sp, #28]
 8003ef0:	bfb8      	it	lt
 8003ef2:	9204      	strlt	r2, [sp, #16]
 8003ef4:	7823      	ldrb	r3, [r4, #0]
 8003ef6:	2b2e      	cmp	r3, #46	; 0x2e
 8003ef8:	d10c      	bne.n	8003f14 <_svfiprintf_r+0x130>
 8003efa:	7863      	ldrb	r3, [r4, #1]
 8003efc:	2b2a      	cmp	r3, #42	; 0x2a
 8003efe:	d135      	bne.n	8003f6c <_svfiprintf_r+0x188>
 8003f00:	9b03      	ldr	r3, [sp, #12]
 8003f02:	3402      	adds	r4, #2
 8003f04:	1d1a      	adds	r2, r3, #4
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	9203      	str	r2, [sp, #12]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	bfb8      	it	lt
 8003f0e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003f12:	9305      	str	r3, [sp, #20]
 8003f14:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003fe0 <_svfiprintf_r+0x1fc>
 8003f18:	2203      	movs	r2, #3
 8003f1a:	4650      	mov	r0, sl
 8003f1c:	7821      	ldrb	r1, [r4, #0]
 8003f1e:	f000 f9f7 	bl	8004310 <memchr>
 8003f22:	b140      	cbz	r0, 8003f36 <_svfiprintf_r+0x152>
 8003f24:	2340      	movs	r3, #64	; 0x40
 8003f26:	eba0 000a 	sub.w	r0, r0, sl
 8003f2a:	fa03 f000 	lsl.w	r0, r3, r0
 8003f2e:	9b04      	ldr	r3, [sp, #16]
 8003f30:	3401      	adds	r4, #1
 8003f32:	4303      	orrs	r3, r0
 8003f34:	9304      	str	r3, [sp, #16]
 8003f36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f3a:	2206      	movs	r2, #6
 8003f3c:	4825      	ldr	r0, [pc, #148]	; (8003fd4 <_svfiprintf_r+0x1f0>)
 8003f3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f42:	f000 f9e5 	bl	8004310 <memchr>
 8003f46:	2800      	cmp	r0, #0
 8003f48:	d038      	beq.n	8003fbc <_svfiprintf_r+0x1d8>
 8003f4a:	4b23      	ldr	r3, [pc, #140]	; (8003fd8 <_svfiprintf_r+0x1f4>)
 8003f4c:	bb1b      	cbnz	r3, 8003f96 <_svfiprintf_r+0x1b2>
 8003f4e:	9b03      	ldr	r3, [sp, #12]
 8003f50:	3307      	adds	r3, #7
 8003f52:	f023 0307 	bic.w	r3, r3, #7
 8003f56:	3308      	adds	r3, #8
 8003f58:	9303      	str	r3, [sp, #12]
 8003f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f5c:	4433      	add	r3, r6
 8003f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8003f60:	e767      	b.n	8003e32 <_svfiprintf_r+0x4e>
 8003f62:	460c      	mov	r4, r1
 8003f64:	2001      	movs	r0, #1
 8003f66:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f6a:	e7a5      	b.n	8003eb8 <_svfiprintf_r+0xd4>
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	f04f 0c0a 	mov.w	ip, #10
 8003f72:	4619      	mov	r1, r3
 8003f74:	3401      	adds	r4, #1
 8003f76:	9305      	str	r3, [sp, #20]
 8003f78:	4620      	mov	r0, r4
 8003f7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f7e:	3a30      	subs	r2, #48	; 0x30
 8003f80:	2a09      	cmp	r2, #9
 8003f82:	d903      	bls.n	8003f8c <_svfiprintf_r+0x1a8>
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d0c5      	beq.n	8003f14 <_svfiprintf_r+0x130>
 8003f88:	9105      	str	r1, [sp, #20]
 8003f8a:	e7c3      	b.n	8003f14 <_svfiprintf_r+0x130>
 8003f8c:	4604      	mov	r4, r0
 8003f8e:	2301      	movs	r3, #1
 8003f90:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f94:	e7f0      	b.n	8003f78 <_svfiprintf_r+0x194>
 8003f96:	ab03      	add	r3, sp, #12
 8003f98:	9300      	str	r3, [sp, #0]
 8003f9a:	462a      	mov	r2, r5
 8003f9c:	4638      	mov	r0, r7
 8003f9e:	4b0f      	ldr	r3, [pc, #60]	; (8003fdc <_svfiprintf_r+0x1f8>)
 8003fa0:	a904      	add	r1, sp, #16
 8003fa2:	f3af 8000 	nop.w
 8003fa6:	1c42      	adds	r2, r0, #1
 8003fa8:	4606      	mov	r6, r0
 8003faa:	d1d6      	bne.n	8003f5a <_svfiprintf_r+0x176>
 8003fac:	89ab      	ldrh	r3, [r5, #12]
 8003fae:	065b      	lsls	r3, r3, #25
 8003fb0:	f53f af2c 	bmi.w	8003e0c <_svfiprintf_r+0x28>
 8003fb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003fb6:	b01d      	add	sp, #116	; 0x74
 8003fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fbc:	ab03      	add	r3, sp, #12
 8003fbe:	9300      	str	r3, [sp, #0]
 8003fc0:	462a      	mov	r2, r5
 8003fc2:	4638      	mov	r0, r7
 8003fc4:	4b05      	ldr	r3, [pc, #20]	; (8003fdc <_svfiprintf_r+0x1f8>)
 8003fc6:	a904      	add	r1, sp, #16
 8003fc8:	f000 f87c 	bl	80040c4 <_printf_i>
 8003fcc:	e7eb      	b.n	8003fa6 <_svfiprintf_r+0x1c2>
 8003fce:	bf00      	nop
 8003fd0:	080045ac 	.word	0x080045ac
 8003fd4:	080045b6 	.word	0x080045b6
 8003fd8:	00000000 	.word	0x00000000
 8003fdc:	08003d2d 	.word	0x08003d2d
 8003fe0:	080045b2 	.word	0x080045b2

08003fe4 <_printf_common>:
 8003fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fe8:	4616      	mov	r6, r2
 8003fea:	4699      	mov	r9, r3
 8003fec:	688a      	ldr	r2, [r1, #8]
 8003fee:	690b      	ldr	r3, [r1, #16]
 8003ff0:	4607      	mov	r7, r0
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	bfb8      	it	lt
 8003ff6:	4613      	movlt	r3, r2
 8003ff8:	6033      	str	r3, [r6, #0]
 8003ffa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ffe:	460c      	mov	r4, r1
 8004000:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004004:	b10a      	cbz	r2, 800400a <_printf_common+0x26>
 8004006:	3301      	adds	r3, #1
 8004008:	6033      	str	r3, [r6, #0]
 800400a:	6823      	ldr	r3, [r4, #0]
 800400c:	0699      	lsls	r1, r3, #26
 800400e:	bf42      	ittt	mi
 8004010:	6833      	ldrmi	r3, [r6, #0]
 8004012:	3302      	addmi	r3, #2
 8004014:	6033      	strmi	r3, [r6, #0]
 8004016:	6825      	ldr	r5, [r4, #0]
 8004018:	f015 0506 	ands.w	r5, r5, #6
 800401c:	d106      	bne.n	800402c <_printf_common+0x48>
 800401e:	f104 0a19 	add.w	sl, r4, #25
 8004022:	68e3      	ldr	r3, [r4, #12]
 8004024:	6832      	ldr	r2, [r6, #0]
 8004026:	1a9b      	subs	r3, r3, r2
 8004028:	42ab      	cmp	r3, r5
 800402a:	dc28      	bgt.n	800407e <_printf_common+0x9a>
 800402c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004030:	1e13      	subs	r3, r2, #0
 8004032:	6822      	ldr	r2, [r4, #0]
 8004034:	bf18      	it	ne
 8004036:	2301      	movne	r3, #1
 8004038:	0692      	lsls	r2, r2, #26
 800403a:	d42d      	bmi.n	8004098 <_printf_common+0xb4>
 800403c:	4649      	mov	r1, r9
 800403e:	4638      	mov	r0, r7
 8004040:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004044:	47c0      	blx	r8
 8004046:	3001      	adds	r0, #1
 8004048:	d020      	beq.n	800408c <_printf_common+0xa8>
 800404a:	6823      	ldr	r3, [r4, #0]
 800404c:	68e5      	ldr	r5, [r4, #12]
 800404e:	f003 0306 	and.w	r3, r3, #6
 8004052:	2b04      	cmp	r3, #4
 8004054:	bf18      	it	ne
 8004056:	2500      	movne	r5, #0
 8004058:	6832      	ldr	r2, [r6, #0]
 800405a:	f04f 0600 	mov.w	r6, #0
 800405e:	68a3      	ldr	r3, [r4, #8]
 8004060:	bf08      	it	eq
 8004062:	1aad      	subeq	r5, r5, r2
 8004064:	6922      	ldr	r2, [r4, #16]
 8004066:	bf08      	it	eq
 8004068:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800406c:	4293      	cmp	r3, r2
 800406e:	bfc4      	itt	gt
 8004070:	1a9b      	subgt	r3, r3, r2
 8004072:	18ed      	addgt	r5, r5, r3
 8004074:	341a      	adds	r4, #26
 8004076:	42b5      	cmp	r5, r6
 8004078:	d11a      	bne.n	80040b0 <_printf_common+0xcc>
 800407a:	2000      	movs	r0, #0
 800407c:	e008      	b.n	8004090 <_printf_common+0xac>
 800407e:	2301      	movs	r3, #1
 8004080:	4652      	mov	r2, sl
 8004082:	4649      	mov	r1, r9
 8004084:	4638      	mov	r0, r7
 8004086:	47c0      	blx	r8
 8004088:	3001      	adds	r0, #1
 800408a:	d103      	bne.n	8004094 <_printf_common+0xb0>
 800408c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004094:	3501      	adds	r5, #1
 8004096:	e7c4      	b.n	8004022 <_printf_common+0x3e>
 8004098:	2030      	movs	r0, #48	; 0x30
 800409a:	18e1      	adds	r1, r4, r3
 800409c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80040a0:	1c5a      	adds	r2, r3, #1
 80040a2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80040a6:	4422      	add	r2, r4
 80040a8:	3302      	adds	r3, #2
 80040aa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80040ae:	e7c5      	b.n	800403c <_printf_common+0x58>
 80040b0:	2301      	movs	r3, #1
 80040b2:	4622      	mov	r2, r4
 80040b4:	4649      	mov	r1, r9
 80040b6:	4638      	mov	r0, r7
 80040b8:	47c0      	blx	r8
 80040ba:	3001      	adds	r0, #1
 80040bc:	d0e6      	beq.n	800408c <_printf_common+0xa8>
 80040be:	3601      	adds	r6, #1
 80040c0:	e7d9      	b.n	8004076 <_printf_common+0x92>
	...

080040c4 <_printf_i>:
 80040c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80040c8:	460c      	mov	r4, r1
 80040ca:	7e27      	ldrb	r7, [r4, #24]
 80040cc:	4691      	mov	r9, r2
 80040ce:	2f78      	cmp	r7, #120	; 0x78
 80040d0:	4680      	mov	r8, r0
 80040d2:	469a      	mov	sl, r3
 80040d4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80040d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80040da:	d807      	bhi.n	80040ec <_printf_i+0x28>
 80040dc:	2f62      	cmp	r7, #98	; 0x62
 80040de:	d80a      	bhi.n	80040f6 <_printf_i+0x32>
 80040e0:	2f00      	cmp	r7, #0
 80040e2:	f000 80d9 	beq.w	8004298 <_printf_i+0x1d4>
 80040e6:	2f58      	cmp	r7, #88	; 0x58
 80040e8:	f000 80a4 	beq.w	8004234 <_printf_i+0x170>
 80040ec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80040f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80040f4:	e03a      	b.n	800416c <_printf_i+0xa8>
 80040f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80040fa:	2b15      	cmp	r3, #21
 80040fc:	d8f6      	bhi.n	80040ec <_printf_i+0x28>
 80040fe:	a001      	add	r0, pc, #4	; (adr r0, 8004104 <_printf_i+0x40>)
 8004100:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004104:	0800415d 	.word	0x0800415d
 8004108:	08004171 	.word	0x08004171
 800410c:	080040ed 	.word	0x080040ed
 8004110:	080040ed 	.word	0x080040ed
 8004114:	080040ed 	.word	0x080040ed
 8004118:	080040ed 	.word	0x080040ed
 800411c:	08004171 	.word	0x08004171
 8004120:	080040ed 	.word	0x080040ed
 8004124:	080040ed 	.word	0x080040ed
 8004128:	080040ed 	.word	0x080040ed
 800412c:	080040ed 	.word	0x080040ed
 8004130:	0800427f 	.word	0x0800427f
 8004134:	080041a1 	.word	0x080041a1
 8004138:	08004261 	.word	0x08004261
 800413c:	080040ed 	.word	0x080040ed
 8004140:	080040ed 	.word	0x080040ed
 8004144:	080042a1 	.word	0x080042a1
 8004148:	080040ed 	.word	0x080040ed
 800414c:	080041a1 	.word	0x080041a1
 8004150:	080040ed 	.word	0x080040ed
 8004154:	080040ed 	.word	0x080040ed
 8004158:	08004269 	.word	0x08004269
 800415c:	680b      	ldr	r3, [r1, #0]
 800415e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004162:	1d1a      	adds	r2, r3, #4
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	600a      	str	r2, [r1, #0]
 8004168:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800416c:	2301      	movs	r3, #1
 800416e:	e0a4      	b.n	80042ba <_printf_i+0x1f6>
 8004170:	6825      	ldr	r5, [r4, #0]
 8004172:	6808      	ldr	r0, [r1, #0]
 8004174:	062e      	lsls	r6, r5, #24
 8004176:	f100 0304 	add.w	r3, r0, #4
 800417a:	d50a      	bpl.n	8004192 <_printf_i+0xce>
 800417c:	6805      	ldr	r5, [r0, #0]
 800417e:	600b      	str	r3, [r1, #0]
 8004180:	2d00      	cmp	r5, #0
 8004182:	da03      	bge.n	800418c <_printf_i+0xc8>
 8004184:	232d      	movs	r3, #45	; 0x2d
 8004186:	426d      	negs	r5, r5
 8004188:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800418c:	230a      	movs	r3, #10
 800418e:	485e      	ldr	r0, [pc, #376]	; (8004308 <_printf_i+0x244>)
 8004190:	e019      	b.n	80041c6 <_printf_i+0x102>
 8004192:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004196:	6805      	ldr	r5, [r0, #0]
 8004198:	600b      	str	r3, [r1, #0]
 800419a:	bf18      	it	ne
 800419c:	b22d      	sxthne	r5, r5
 800419e:	e7ef      	b.n	8004180 <_printf_i+0xbc>
 80041a0:	680b      	ldr	r3, [r1, #0]
 80041a2:	6825      	ldr	r5, [r4, #0]
 80041a4:	1d18      	adds	r0, r3, #4
 80041a6:	6008      	str	r0, [r1, #0]
 80041a8:	0628      	lsls	r0, r5, #24
 80041aa:	d501      	bpl.n	80041b0 <_printf_i+0xec>
 80041ac:	681d      	ldr	r5, [r3, #0]
 80041ae:	e002      	b.n	80041b6 <_printf_i+0xf2>
 80041b0:	0669      	lsls	r1, r5, #25
 80041b2:	d5fb      	bpl.n	80041ac <_printf_i+0xe8>
 80041b4:	881d      	ldrh	r5, [r3, #0]
 80041b6:	2f6f      	cmp	r7, #111	; 0x6f
 80041b8:	bf0c      	ite	eq
 80041ba:	2308      	moveq	r3, #8
 80041bc:	230a      	movne	r3, #10
 80041be:	4852      	ldr	r0, [pc, #328]	; (8004308 <_printf_i+0x244>)
 80041c0:	2100      	movs	r1, #0
 80041c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80041c6:	6866      	ldr	r6, [r4, #4]
 80041c8:	2e00      	cmp	r6, #0
 80041ca:	bfa8      	it	ge
 80041cc:	6821      	ldrge	r1, [r4, #0]
 80041ce:	60a6      	str	r6, [r4, #8]
 80041d0:	bfa4      	itt	ge
 80041d2:	f021 0104 	bicge.w	r1, r1, #4
 80041d6:	6021      	strge	r1, [r4, #0]
 80041d8:	b90d      	cbnz	r5, 80041de <_printf_i+0x11a>
 80041da:	2e00      	cmp	r6, #0
 80041dc:	d04d      	beq.n	800427a <_printf_i+0x1b6>
 80041de:	4616      	mov	r6, r2
 80041e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80041e4:	fb03 5711 	mls	r7, r3, r1, r5
 80041e8:	5dc7      	ldrb	r7, [r0, r7]
 80041ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80041ee:	462f      	mov	r7, r5
 80041f0:	42bb      	cmp	r3, r7
 80041f2:	460d      	mov	r5, r1
 80041f4:	d9f4      	bls.n	80041e0 <_printf_i+0x11c>
 80041f6:	2b08      	cmp	r3, #8
 80041f8:	d10b      	bne.n	8004212 <_printf_i+0x14e>
 80041fa:	6823      	ldr	r3, [r4, #0]
 80041fc:	07df      	lsls	r7, r3, #31
 80041fe:	d508      	bpl.n	8004212 <_printf_i+0x14e>
 8004200:	6923      	ldr	r3, [r4, #16]
 8004202:	6861      	ldr	r1, [r4, #4]
 8004204:	4299      	cmp	r1, r3
 8004206:	bfde      	ittt	le
 8004208:	2330      	movle	r3, #48	; 0x30
 800420a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800420e:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8004212:	1b92      	subs	r2, r2, r6
 8004214:	6122      	str	r2, [r4, #16]
 8004216:	464b      	mov	r3, r9
 8004218:	4621      	mov	r1, r4
 800421a:	4640      	mov	r0, r8
 800421c:	f8cd a000 	str.w	sl, [sp]
 8004220:	aa03      	add	r2, sp, #12
 8004222:	f7ff fedf 	bl	8003fe4 <_printf_common>
 8004226:	3001      	adds	r0, #1
 8004228:	d14c      	bne.n	80042c4 <_printf_i+0x200>
 800422a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800422e:	b004      	add	sp, #16
 8004230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004234:	4834      	ldr	r0, [pc, #208]	; (8004308 <_printf_i+0x244>)
 8004236:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800423a:	680e      	ldr	r6, [r1, #0]
 800423c:	6823      	ldr	r3, [r4, #0]
 800423e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004242:	061f      	lsls	r7, r3, #24
 8004244:	600e      	str	r6, [r1, #0]
 8004246:	d514      	bpl.n	8004272 <_printf_i+0x1ae>
 8004248:	07d9      	lsls	r1, r3, #31
 800424a:	bf44      	itt	mi
 800424c:	f043 0320 	orrmi.w	r3, r3, #32
 8004250:	6023      	strmi	r3, [r4, #0]
 8004252:	b91d      	cbnz	r5, 800425c <_printf_i+0x198>
 8004254:	6823      	ldr	r3, [r4, #0]
 8004256:	f023 0320 	bic.w	r3, r3, #32
 800425a:	6023      	str	r3, [r4, #0]
 800425c:	2310      	movs	r3, #16
 800425e:	e7af      	b.n	80041c0 <_printf_i+0xfc>
 8004260:	6823      	ldr	r3, [r4, #0]
 8004262:	f043 0320 	orr.w	r3, r3, #32
 8004266:	6023      	str	r3, [r4, #0]
 8004268:	2378      	movs	r3, #120	; 0x78
 800426a:	4828      	ldr	r0, [pc, #160]	; (800430c <_printf_i+0x248>)
 800426c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004270:	e7e3      	b.n	800423a <_printf_i+0x176>
 8004272:	065e      	lsls	r6, r3, #25
 8004274:	bf48      	it	mi
 8004276:	b2ad      	uxthmi	r5, r5
 8004278:	e7e6      	b.n	8004248 <_printf_i+0x184>
 800427a:	4616      	mov	r6, r2
 800427c:	e7bb      	b.n	80041f6 <_printf_i+0x132>
 800427e:	680b      	ldr	r3, [r1, #0]
 8004280:	6826      	ldr	r6, [r4, #0]
 8004282:	1d1d      	adds	r5, r3, #4
 8004284:	6960      	ldr	r0, [r4, #20]
 8004286:	600d      	str	r5, [r1, #0]
 8004288:	0635      	lsls	r5, r6, #24
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	d501      	bpl.n	8004292 <_printf_i+0x1ce>
 800428e:	6018      	str	r0, [r3, #0]
 8004290:	e002      	b.n	8004298 <_printf_i+0x1d4>
 8004292:	0671      	lsls	r1, r6, #25
 8004294:	d5fb      	bpl.n	800428e <_printf_i+0x1ca>
 8004296:	8018      	strh	r0, [r3, #0]
 8004298:	2300      	movs	r3, #0
 800429a:	4616      	mov	r6, r2
 800429c:	6123      	str	r3, [r4, #16]
 800429e:	e7ba      	b.n	8004216 <_printf_i+0x152>
 80042a0:	680b      	ldr	r3, [r1, #0]
 80042a2:	1d1a      	adds	r2, r3, #4
 80042a4:	600a      	str	r2, [r1, #0]
 80042a6:	681e      	ldr	r6, [r3, #0]
 80042a8:	2100      	movs	r1, #0
 80042aa:	4630      	mov	r0, r6
 80042ac:	6862      	ldr	r2, [r4, #4]
 80042ae:	f000 f82f 	bl	8004310 <memchr>
 80042b2:	b108      	cbz	r0, 80042b8 <_printf_i+0x1f4>
 80042b4:	1b80      	subs	r0, r0, r6
 80042b6:	6060      	str	r0, [r4, #4]
 80042b8:	6863      	ldr	r3, [r4, #4]
 80042ba:	6123      	str	r3, [r4, #16]
 80042bc:	2300      	movs	r3, #0
 80042be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042c2:	e7a8      	b.n	8004216 <_printf_i+0x152>
 80042c4:	4632      	mov	r2, r6
 80042c6:	4649      	mov	r1, r9
 80042c8:	4640      	mov	r0, r8
 80042ca:	6923      	ldr	r3, [r4, #16]
 80042cc:	47d0      	blx	sl
 80042ce:	3001      	adds	r0, #1
 80042d0:	d0ab      	beq.n	800422a <_printf_i+0x166>
 80042d2:	6823      	ldr	r3, [r4, #0]
 80042d4:	079b      	lsls	r3, r3, #30
 80042d6:	d413      	bmi.n	8004300 <_printf_i+0x23c>
 80042d8:	68e0      	ldr	r0, [r4, #12]
 80042da:	9b03      	ldr	r3, [sp, #12]
 80042dc:	4298      	cmp	r0, r3
 80042de:	bfb8      	it	lt
 80042e0:	4618      	movlt	r0, r3
 80042e2:	e7a4      	b.n	800422e <_printf_i+0x16a>
 80042e4:	2301      	movs	r3, #1
 80042e6:	4632      	mov	r2, r6
 80042e8:	4649      	mov	r1, r9
 80042ea:	4640      	mov	r0, r8
 80042ec:	47d0      	blx	sl
 80042ee:	3001      	adds	r0, #1
 80042f0:	d09b      	beq.n	800422a <_printf_i+0x166>
 80042f2:	3501      	adds	r5, #1
 80042f4:	68e3      	ldr	r3, [r4, #12]
 80042f6:	9903      	ldr	r1, [sp, #12]
 80042f8:	1a5b      	subs	r3, r3, r1
 80042fa:	42ab      	cmp	r3, r5
 80042fc:	dcf2      	bgt.n	80042e4 <_printf_i+0x220>
 80042fe:	e7eb      	b.n	80042d8 <_printf_i+0x214>
 8004300:	2500      	movs	r5, #0
 8004302:	f104 0619 	add.w	r6, r4, #25
 8004306:	e7f5      	b.n	80042f4 <_printf_i+0x230>
 8004308:	080045bd 	.word	0x080045bd
 800430c:	080045ce 	.word	0x080045ce

08004310 <memchr>:
 8004310:	4603      	mov	r3, r0
 8004312:	b510      	push	{r4, lr}
 8004314:	b2c9      	uxtb	r1, r1
 8004316:	4402      	add	r2, r0
 8004318:	4293      	cmp	r3, r2
 800431a:	4618      	mov	r0, r3
 800431c:	d101      	bne.n	8004322 <memchr+0x12>
 800431e:	2000      	movs	r0, #0
 8004320:	e003      	b.n	800432a <memchr+0x1a>
 8004322:	7804      	ldrb	r4, [r0, #0]
 8004324:	3301      	adds	r3, #1
 8004326:	428c      	cmp	r4, r1
 8004328:	d1f6      	bne.n	8004318 <memchr+0x8>
 800432a:	bd10      	pop	{r4, pc}

0800432c <memcpy>:
 800432c:	440a      	add	r2, r1
 800432e:	4291      	cmp	r1, r2
 8004330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004334:	d100      	bne.n	8004338 <memcpy+0xc>
 8004336:	4770      	bx	lr
 8004338:	b510      	push	{r4, lr}
 800433a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800433e:	4291      	cmp	r1, r2
 8004340:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004344:	d1f9      	bne.n	800433a <memcpy+0xe>
 8004346:	bd10      	pop	{r4, pc}

08004348 <memmove>:
 8004348:	4288      	cmp	r0, r1
 800434a:	b510      	push	{r4, lr}
 800434c:	eb01 0402 	add.w	r4, r1, r2
 8004350:	d902      	bls.n	8004358 <memmove+0x10>
 8004352:	4284      	cmp	r4, r0
 8004354:	4623      	mov	r3, r4
 8004356:	d807      	bhi.n	8004368 <memmove+0x20>
 8004358:	1e43      	subs	r3, r0, #1
 800435a:	42a1      	cmp	r1, r4
 800435c:	d008      	beq.n	8004370 <memmove+0x28>
 800435e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004362:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004366:	e7f8      	b.n	800435a <memmove+0x12>
 8004368:	4601      	mov	r1, r0
 800436a:	4402      	add	r2, r0
 800436c:	428a      	cmp	r2, r1
 800436e:	d100      	bne.n	8004372 <memmove+0x2a>
 8004370:	bd10      	pop	{r4, pc}
 8004372:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004376:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800437a:	e7f7      	b.n	800436c <memmove+0x24>

0800437c <_free_r>:
 800437c:	b538      	push	{r3, r4, r5, lr}
 800437e:	4605      	mov	r5, r0
 8004380:	2900      	cmp	r1, #0
 8004382:	d043      	beq.n	800440c <_free_r+0x90>
 8004384:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004388:	1f0c      	subs	r4, r1, #4
 800438a:	2b00      	cmp	r3, #0
 800438c:	bfb8      	it	lt
 800438e:	18e4      	addlt	r4, r4, r3
 8004390:	f000 f8d0 	bl	8004534 <__malloc_lock>
 8004394:	4a1e      	ldr	r2, [pc, #120]	; (8004410 <_free_r+0x94>)
 8004396:	6813      	ldr	r3, [r2, #0]
 8004398:	4610      	mov	r0, r2
 800439a:	b933      	cbnz	r3, 80043aa <_free_r+0x2e>
 800439c:	6063      	str	r3, [r4, #4]
 800439e:	6014      	str	r4, [r2, #0]
 80043a0:	4628      	mov	r0, r5
 80043a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043a6:	f000 b8cb 	b.w	8004540 <__malloc_unlock>
 80043aa:	42a3      	cmp	r3, r4
 80043ac:	d90a      	bls.n	80043c4 <_free_r+0x48>
 80043ae:	6821      	ldr	r1, [r4, #0]
 80043b0:	1862      	adds	r2, r4, r1
 80043b2:	4293      	cmp	r3, r2
 80043b4:	bf01      	itttt	eq
 80043b6:	681a      	ldreq	r2, [r3, #0]
 80043b8:	685b      	ldreq	r3, [r3, #4]
 80043ba:	1852      	addeq	r2, r2, r1
 80043bc:	6022      	streq	r2, [r4, #0]
 80043be:	6063      	str	r3, [r4, #4]
 80043c0:	6004      	str	r4, [r0, #0]
 80043c2:	e7ed      	b.n	80043a0 <_free_r+0x24>
 80043c4:	461a      	mov	r2, r3
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	b10b      	cbz	r3, 80043ce <_free_r+0x52>
 80043ca:	42a3      	cmp	r3, r4
 80043cc:	d9fa      	bls.n	80043c4 <_free_r+0x48>
 80043ce:	6811      	ldr	r1, [r2, #0]
 80043d0:	1850      	adds	r0, r2, r1
 80043d2:	42a0      	cmp	r0, r4
 80043d4:	d10b      	bne.n	80043ee <_free_r+0x72>
 80043d6:	6820      	ldr	r0, [r4, #0]
 80043d8:	4401      	add	r1, r0
 80043da:	1850      	adds	r0, r2, r1
 80043dc:	4283      	cmp	r3, r0
 80043de:	6011      	str	r1, [r2, #0]
 80043e0:	d1de      	bne.n	80043a0 <_free_r+0x24>
 80043e2:	6818      	ldr	r0, [r3, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	4401      	add	r1, r0
 80043e8:	6011      	str	r1, [r2, #0]
 80043ea:	6053      	str	r3, [r2, #4]
 80043ec:	e7d8      	b.n	80043a0 <_free_r+0x24>
 80043ee:	d902      	bls.n	80043f6 <_free_r+0x7a>
 80043f0:	230c      	movs	r3, #12
 80043f2:	602b      	str	r3, [r5, #0]
 80043f4:	e7d4      	b.n	80043a0 <_free_r+0x24>
 80043f6:	6820      	ldr	r0, [r4, #0]
 80043f8:	1821      	adds	r1, r4, r0
 80043fa:	428b      	cmp	r3, r1
 80043fc:	bf01      	itttt	eq
 80043fe:	6819      	ldreq	r1, [r3, #0]
 8004400:	685b      	ldreq	r3, [r3, #4]
 8004402:	1809      	addeq	r1, r1, r0
 8004404:	6021      	streq	r1, [r4, #0]
 8004406:	6063      	str	r3, [r4, #4]
 8004408:	6054      	str	r4, [r2, #4]
 800440a:	e7c9      	b.n	80043a0 <_free_r+0x24>
 800440c:	bd38      	pop	{r3, r4, r5, pc}
 800440e:	bf00      	nop
 8004410:	20000090 	.word	0x20000090

08004414 <_malloc_r>:
 8004414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004416:	1ccd      	adds	r5, r1, #3
 8004418:	f025 0503 	bic.w	r5, r5, #3
 800441c:	3508      	adds	r5, #8
 800441e:	2d0c      	cmp	r5, #12
 8004420:	bf38      	it	cc
 8004422:	250c      	movcc	r5, #12
 8004424:	2d00      	cmp	r5, #0
 8004426:	4606      	mov	r6, r0
 8004428:	db01      	blt.n	800442e <_malloc_r+0x1a>
 800442a:	42a9      	cmp	r1, r5
 800442c:	d903      	bls.n	8004436 <_malloc_r+0x22>
 800442e:	230c      	movs	r3, #12
 8004430:	6033      	str	r3, [r6, #0]
 8004432:	2000      	movs	r0, #0
 8004434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004436:	f000 f87d 	bl	8004534 <__malloc_lock>
 800443a:	4921      	ldr	r1, [pc, #132]	; (80044c0 <_malloc_r+0xac>)
 800443c:	680a      	ldr	r2, [r1, #0]
 800443e:	4614      	mov	r4, r2
 8004440:	b99c      	cbnz	r4, 800446a <_malloc_r+0x56>
 8004442:	4f20      	ldr	r7, [pc, #128]	; (80044c4 <_malloc_r+0xb0>)
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	b923      	cbnz	r3, 8004452 <_malloc_r+0x3e>
 8004448:	4621      	mov	r1, r4
 800444a:	4630      	mov	r0, r6
 800444c:	f000 f862 	bl	8004514 <_sbrk_r>
 8004450:	6038      	str	r0, [r7, #0]
 8004452:	4629      	mov	r1, r5
 8004454:	4630      	mov	r0, r6
 8004456:	f000 f85d 	bl	8004514 <_sbrk_r>
 800445a:	1c43      	adds	r3, r0, #1
 800445c:	d123      	bne.n	80044a6 <_malloc_r+0x92>
 800445e:	230c      	movs	r3, #12
 8004460:	4630      	mov	r0, r6
 8004462:	6033      	str	r3, [r6, #0]
 8004464:	f000 f86c 	bl	8004540 <__malloc_unlock>
 8004468:	e7e3      	b.n	8004432 <_malloc_r+0x1e>
 800446a:	6823      	ldr	r3, [r4, #0]
 800446c:	1b5b      	subs	r3, r3, r5
 800446e:	d417      	bmi.n	80044a0 <_malloc_r+0x8c>
 8004470:	2b0b      	cmp	r3, #11
 8004472:	d903      	bls.n	800447c <_malloc_r+0x68>
 8004474:	6023      	str	r3, [r4, #0]
 8004476:	441c      	add	r4, r3
 8004478:	6025      	str	r5, [r4, #0]
 800447a:	e004      	b.n	8004486 <_malloc_r+0x72>
 800447c:	6863      	ldr	r3, [r4, #4]
 800447e:	42a2      	cmp	r2, r4
 8004480:	bf0c      	ite	eq
 8004482:	600b      	streq	r3, [r1, #0]
 8004484:	6053      	strne	r3, [r2, #4]
 8004486:	4630      	mov	r0, r6
 8004488:	f000 f85a 	bl	8004540 <__malloc_unlock>
 800448c:	f104 000b 	add.w	r0, r4, #11
 8004490:	1d23      	adds	r3, r4, #4
 8004492:	f020 0007 	bic.w	r0, r0, #7
 8004496:	1ac2      	subs	r2, r0, r3
 8004498:	d0cc      	beq.n	8004434 <_malloc_r+0x20>
 800449a:	1a1b      	subs	r3, r3, r0
 800449c:	50a3      	str	r3, [r4, r2]
 800449e:	e7c9      	b.n	8004434 <_malloc_r+0x20>
 80044a0:	4622      	mov	r2, r4
 80044a2:	6864      	ldr	r4, [r4, #4]
 80044a4:	e7cc      	b.n	8004440 <_malloc_r+0x2c>
 80044a6:	1cc4      	adds	r4, r0, #3
 80044a8:	f024 0403 	bic.w	r4, r4, #3
 80044ac:	42a0      	cmp	r0, r4
 80044ae:	d0e3      	beq.n	8004478 <_malloc_r+0x64>
 80044b0:	1a21      	subs	r1, r4, r0
 80044b2:	4630      	mov	r0, r6
 80044b4:	f000 f82e 	bl	8004514 <_sbrk_r>
 80044b8:	3001      	adds	r0, #1
 80044ba:	d1dd      	bne.n	8004478 <_malloc_r+0x64>
 80044bc:	e7cf      	b.n	800445e <_malloc_r+0x4a>
 80044be:	bf00      	nop
 80044c0:	20000090 	.word	0x20000090
 80044c4:	20000094 	.word	0x20000094

080044c8 <_realloc_r>:
 80044c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ca:	4607      	mov	r7, r0
 80044cc:	4614      	mov	r4, r2
 80044ce:	460e      	mov	r6, r1
 80044d0:	b921      	cbnz	r1, 80044dc <_realloc_r+0x14>
 80044d2:	4611      	mov	r1, r2
 80044d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80044d8:	f7ff bf9c 	b.w	8004414 <_malloc_r>
 80044dc:	b922      	cbnz	r2, 80044e8 <_realloc_r+0x20>
 80044de:	f7ff ff4d 	bl	800437c <_free_r>
 80044e2:	4625      	mov	r5, r4
 80044e4:	4628      	mov	r0, r5
 80044e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044e8:	f000 f830 	bl	800454c <_malloc_usable_size_r>
 80044ec:	42a0      	cmp	r0, r4
 80044ee:	d20f      	bcs.n	8004510 <_realloc_r+0x48>
 80044f0:	4621      	mov	r1, r4
 80044f2:	4638      	mov	r0, r7
 80044f4:	f7ff ff8e 	bl	8004414 <_malloc_r>
 80044f8:	4605      	mov	r5, r0
 80044fa:	2800      	cmp	r0, #0
 80044fc:	d0f2      	beq.n	80044e4 <_realloc_r+0x1c>
 80044fe:	4631      	mov	r1, r6
 8004500:	4622      	mov	r2, r4
 8004502:	f7ff ff13 	bl	800432c <memcpy>
 8004506:	4631      	mov	r1, r6
 8004508:	4638      	mov	r0, r7
 800450a:	f7ff ff37 	bl	800437c <_free_r>
 800450e:	e7e9      	b.n	80044e4 <_realloc_r+0x1c>
 8004510:	4635      	mov	r5, r6
 8004512:	e7e7      	b.n	80044e4 <_realloc_r+0x1c>

08004514 <_sbrk_r>:
 8004514:	b538      	push	{r3, r4, r5, lr}
 8004516:	2300      	movs	r3, #0
 8004518:	4d05      	ldr	r5, [pc, #20]	; (8004530 <_sbrk_r+0x1c>)
 800451a:	4604      	mov	r4, r0
 800451c:	4608      	mov	r0, r1
 800451e:	602b      	str	r3, [r5, #0]
 8004520:	f7fd f988 	bl	8001834 <_sbrk>
 8004524:	1c43      	adds	r3, r0, #1
 8004526:	d102      	bne.n	800452e <_sbrk_r+0x1a>
 8004528:	682b      	ldr	r3, [r5, #0]
 800452a:	b103      	cbz	r3, 800452e <_sbrk_r+0x1a>
 800452c:	6023      	str	r3, [r4, #0]
 800452e:	bd38      	pop	{r3, r4, r5, pc}
 8004530:	200001b0 	.word	0x200001b0

08004534 <__malloc_lock>:
 8004534:	4801      	ldr	r0, [pc, #4]	; (800453c <__malloc_lock+0x8>)
 8004536:	f000 b811 	b.w	800455c <__retarget_lock_acquire_recursive>
 800453a:	bf00      	nop
 800453c:	200001b8 	.word	0x200001b8

08004540 <__malloc_unlock>:
 8004540:	4801      	ldr	r0, [pc, #4]	; (8004548 <__malloc_unlock+0x8>)
 8004542:	f000 b80c 	b.w	800455e <__retarget_lock_release_recursive>
 8004546:	bf00      	nop
 8004548:	200001b8 	.word	0x200001b8

0800454c <_malloc_usable_size_r>:
 800454c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004550:	1f18      	subs	r0, r3, #4
 8004552:	2b00      	cmp	r3, #0
 8004554:	bfbc      	itt	lt
 8004556:	580b      	ldrlt	r3, [r1, r0]
 8004558:	18c0      	addlt	r0, r0, r3
 800455a:	4770      	bx	lr

0800455c <__retarget_lock_acquire_recursive>:
 800455c:	4770      	bx	lr

0800455e <__retarget_lock_release_recursive>:
 800455e:	4770      	bx	lr

08004560 <_init>:
 8004560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004562:	bf00      	nop
 8004564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004566:	bc08      	pop	{r3}
 8004568:	469e      	mov	lr, r3
 800456a:	4770      	bx	lr

0800456c <_fini>:
 800456c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800456e:	bf00      	nop
 8004570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004572:	bc08      	pop	{r3}
 8004574:	469e      	mov	lr, r3
 8004576:	4770      	bx	lr
