// Seed: 296091687
module module_0 (
    input reg id_0,
    output logic id_1
    , id_3,
    output id_2
);
  initial begin
    id_1 = 1;
    id_3 <= id_0;
  end
  logic id_4;
endmodule
