

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_152_1'
================================================================
* Date:           Sun Oct 12 09:48:14 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32791|    32791|  0.328 ms|  0.328 ms|  32791|  32791|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_152_1  |    32789|    32789|        23|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      71|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     515|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     515|     287|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U94  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln152_fu_201_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln152_fu_195_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln153_fu_255_p2   |       xor|   0|  0|  33|          32|          33|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  71|          65|          53|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   16|         32|
    |i_14_fu_68               |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44_reg_316  |  13|   0|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45_reg_321  |  13|   0|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46_reg_326  |  13|   0|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47_reg_331  |  13|   0|   13|          0|
    |add_i1_reg_346                                                                        |  32|   0|   32|          0|
    |ap_CS_fsm                                                                             |   1|   0|    1|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                                                      |   1|   0|    1|          0|
    |i_14_fu_68                                                                            |  16|   0|   16|          0|
    |tmp_5_reg_341                                                                         |  32|   0|   32|          0|
    |trunc_ln153_reg_311                                                                   |   2|   0|    2|          0|
    |trunc_ln_reg_351                                                                      |  16|   0|   16|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44_reg_316  |  64|  32|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45_reg_321  |  64|  32|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46_reg_326  |  64|  32|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47_reg_331  |  64|  32|   13|          0|
    |trunc_ln153_reg_311                                                                   |  64|  32|    2|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 515| 160|  249|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_608_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_608_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_608_p_opcode                                                                   |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_608_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_608_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_824_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_824_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_824_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_824_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_840_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_840_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_840_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|grp_fu_840_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_152_1|  return value|
|x_address0                                                                            |  out|   13|   ap_memory|                                                                            x|         array|
|x_ce0                                                                                 |  out|    1|   ap_memory|                                                                            x|         array|
|x_q0                                                                                  |   in|   32|   ap_memory|                                                                            x|         array|
|x_2_address0                                                                          |  out|   13|   ap_memory|                                                                          x_2|         array|
|x_2_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_2|         array|
|x_2_q0                                                                                |   in|   32|   ap_memory|                                                                          x_2|         array|
|x_4_address0                                                                          |  out|   13|   ap_memory|                                                                          x_4|         array|
|x_4_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_4|         array|
|x_4_q0                                                                                |   in|   32|   ap_memory|                                                                          x_4|         array|
|x_6_address0                                                                          |  out|   13|   ap_memory|                                                                          x_6|         array|
|x_6_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_6|         array|
|x_6_q0                                                                                |   in|   32|   ap_memory|                                                                          x_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |  out|   13|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |  out|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1"   --->   Operation 26 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i_14"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i83"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = load i16 %i_14" [activation_accelerator.cpp:153]   --->   Operation 29 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.10ns)   --->   "%icmp_ln152 = icmp_eq  i16 %i, i16 32768" [activation_accelerator.cpp:152]   --->   Operation 31 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.85ns)   --->   "%add_ln152 = add i16 %i, i16 1" [activation_accelerator.cpp:152]   --->   Operation 33 'add' 'add_ln152' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %for.inc.i83.split, void %if.end71.loopexit.exitStub" [activation_accelerator.cpp:152]   --->   Operation 34 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i, i32 2, i32 14" [activation_accelerator.cpp:153]   --->   Operation 35 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i13 %lshr_ln5" [activation_accelerator.cpp:153]   --->   Operation 36 'zext' 'zext_ln153' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln153" [activation_accelerator.cpp:153]   --->   Operation 37 'getelementptr' 'x_addr' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln153" [activation_accelerator.cpp:153]   --->   Operation 38 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln153" [activation_accelerator.cpp:153]   --->   Operation 39 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln153" [activation_accelerator.cpp:153]   --->   Operation 40 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i16 %i" [activation_accelerator.cpp:153]   --->   Operation 41 'trunc' 'trunc_ln153' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:153]   --->   Operation 42 'load' 'x_load' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:153]   --->   Operation 43 'load' 'x_2_load' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:153]   --->   Operation 44 'load' 'x_4_load' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:153]   --->   Operation 45 'load' 'x_6_load' <Predicate = (!icmp_ln152)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln153" [activation_accelerator.cpp:155]   --->   Operation 46 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln153" [activation_accelerator.cpp:155]   --->   Operation 47 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln153" [activation_accelerator.cpp:155]   --->   Operation 48 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln153" [activation_accelerator.cpp:155]   --->   Operation 49 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.44ns)   --->   "%switch_ln155 = switch i2 %trunc_ln153, void %arrayidx21.i.case.3, i2 0, void %arrayidx21.i.case.0, i2 1, void %arrayidx21.i.case.1, i2 2, void %arrayidx21.i.case.2" [activation_accelerator.cpp:155]   --->   Operation 50 'switch' 'switch_ln155' <Predicate = (!icmp_ln152)> <Delay = 0.44>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln152 = store i16 %add_ln152, i16 %i_14" [activation_accelerator.cpp:152]   --->   Operation 51 'store' 'store_ln152' <Predicate = (!icmp_ln152)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.inc.i83" [activation_accelerator.cpp:152]   --->   Operation 52 'br' 'br_ln152' <Predicate = (!icmp_ln152)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:153]   --->   Operation 53 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:153]   --->   Operation 54 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:153]   --->   Operation 55 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:153]   --->   Operation 56 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 57 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln153" [activation_accelerator.cpp:153]   --->   Operation 57 'mux' 'tmp_s' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln153 = bitcast i32 %tmp_s" [activation_accelerator.cpp:153]   --->   Operation 58 'bitcast' 'bitcast_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.35ns)   --->   "%xor_ln153 = xor i32 %bitcast_ln153, i32 2147483648" [activation_accelerator.cpp:153]   --->   Operation 59 'xor' 'xor_ln153' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln153_1 = bitcast i32 %xor_ln153" [activation_accelerator.cpp:153]   --->   Operation 60 'bitcast' 'bitcast_ln153_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [8/8] (4.91ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 61 'fexp' 'tmp_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 62 [7/8] (4.91ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 62 'fexp' 'tmp_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 63 [6/8] (4.91ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 63 'fexp' 'tmp_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.91>
ST_5 : Operation 64 [5/8] (4.91ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 64 'fexp' 'tmp_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 65 [4/8] (4.91ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 65 'fexp' 'tmp_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 66 [3/8] (4.91ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 66 'fexp' 'tmp_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 67 [2/8] (4.91ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 67 'fexp' 'tmp_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 68 [1/8] (4.91ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln153_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 68 'fexp' 'tmp_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 69 [4/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_5, i32 1" [activation_accelerator.cpp:153]   --->   Operation 69 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 70 [3/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_5, i32 1" [activation_accelerator.cpp:153]   --->   Operation 70 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 71 [2/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_5, i32 1" [activation_accelerator.cpp:153]   --->   Operation 71 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 72 [1/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_5, i32 1" [activation_accelerator.cpp:153]   --->   Operation 72 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 73 [9/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:153]   --->   Operation 73 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 74 [8/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:153]   --->   Operation 74 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 75 [7/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:153]   --->   Operation 75 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 76 [6/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:153]   --->   Operation 76 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 77 [5/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:153]   --->   Operation 77 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 78 [4/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:153]   --->   Operation 78 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 79 [3/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:153]   --->   Operation 79 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 80 [2/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:153]   --->   Operation 80 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [activation_accelerator.cpp:152]   --->   Operation 81 'specloopname' 'specloopname_ln152' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 82 [1/9] (7.05ns)   --->   "%val = fdiv i32 1, i32 %add_i1" [activation_accelerator.cpp:153]   --->   Operation 82 'fdiv' 'val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln155 = bitcast i32 %val" [activation_accelerator.cpp:155]   --->   Operation 83 'bitcast' 'bitcast_ln155' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln155, i32 16, i32 31" [activation_accelerator.cpp:155]   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln152)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln155 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46" [activation_accelerator.cpp:155]   --->   Operation 85 'store' 'store_ln155' <Predicate = (trunc_ln153 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_23 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln155 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:155]   --->   Operation 86 'br' 'br_ln155' <Predicate = (trunc_ln153 == 2)> <Delay = 0.00>
ST_23 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln155 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45" [activation_accelerator.cpp:155]   --->   Operation 87 'store' 'store_ln155' <Predicate = (trunc_ln153 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_23 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln155 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:155]   --->   Operation 88 'br' 'br_ln155' <Predicate = (trunc_ln153 == 1)> <Delay = 0.00>
ST_23 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln155 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44" [activation_accelerator.cpp:155]   --->   Operation 89 'store' 'store_ln155' <Predicate = (trunc_ln153 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_23 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln155 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:155]   --->   Operation 90 'br' 'br_ln155' <Predicate = (trunc_ln153 == 0)> <Delay = 0.00>
ST_23 : Operation 91 [1/1] (1.23ns)   --->   "%store_ln155 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47" [activation_accelerator.cpp:155]   --->   Operation 91 'store' 'store_ln155' <Predicate = (trunc_ln153 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_23 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln155 = br void %arrayidx21.i.exit" [activation_accelerator.cpp:155]   --->   Operation 92 'br' 'br_ln155' <Predicate = (trunc_ln153 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_14                                                                         (alloca           ) [ 010000000000000000000000]
store_ln0                                                                    (store            ) [ 000000000000000000000000]
br_ln0                                                                       (br               ) [ 000000000000000000000000]
i                                                                            (load             ) [ 000000000000000000000000]
specpipeline_ln0                                                             (specpipeline     ) [ 000000000000000000000000]
icmp_ln152                                                                   (icmp             ) [ 011111111111111111111110]
empty                                                                        (speclooptripcount) [ 000000000000000000000000]
add_ln152                                                                    (add              ) [ 000000000000000000000000]
br_ln152                                                                     (br               ) [ 000000000000000000000000]
lshr_ln5                                                                     (partselect       ) [ 000000000000000000000000]
zext_ln153                                                                   (zext             ) [ 000000000000000000000000]
x_addr                                                                       (getelementptr    ) [ 011000000000000000000000]
x_2_addr                                                                     (getelementptr    ) [ 011000000000000000000000]
x_4_addr                                                                     (getelementptr    ) [ 011000000000000000000000]
x_6_addr                                                                     (getelementptr    ) [ 011000000000000000000000]
trunc_ln153                                                                  (trunc            ) [ 011111111111111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44 (getelementptr    ) [ 011111111111111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45 (getelementptr    ) [ 011111111111111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46 (getelementptr    ) [ 011111111111111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47 (getelementptr    ) [ 011111111111111111111111]
switch_ln155                                                                 (switch           ) [ 000000000000000000000000]
store_ln152                                                                  (store            ) [ 000000000000000000000000]
br_ln152                                                                     (br               ) [ 000000000000000000000000]
x_load                                                                       (load             ) [ 000000000000000000000000]
x_2_load                                                                     (load             ) [ 000000000000000000000000]
x_4_load                                                                     (load             ) [ 000000000000000000000000]
x_6_load                                                                     (load             ) [ 000000000000000000000000]
tmp_s                                                                        (mux              ) [ 000000000000000000000000]
bitcast_ln153                                                                (bitcast          ) [ 000000000000000000000000]
xor_ln153                                                                    (xor              ) [ 000000000000000000000000]
bitcast_ln153_1                                                              (bitcast          ) [ 010111111100000000000000]
tmp_5                                                                        (fexp             ) [ 010000000011110000000000]
add_i1                                                                       (fadd             ) [ 010000000000001111111110]
specloopname_ln152                                                           (specloopname     ) [ 000000000000000000000000]
val                                                                          (fdiv             ) [ 000000000000000000000000]
bitcast_ln155                                                                (bitcast          ) [ 000000000000000000000000]
trunc_ln                                                                     (partselect       ) [ 010000000000000000000001]
store_ln155                                                                  (store            ) [ 000000000000000000000000]
br_ln155                                                                     (br               ) [ 000000000000000000000000]
store_ln155                                                                  (store            ) [ 000000000000000000000000]
br_ln155                                                                     (br               ) [ 000000000000000000000000]
store_ln155                                                                  (store            ) [ 000000000000000000000000]
br_ln155                                                                     (br               ) [ 000000000000000000000000]
store_ln155                                                                  (store            ) [ 000000000000000000000000]
br_ln155                                                                     (br               ) [ 000000000000000000000000]
ret_ln0                                                                      (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_14_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="13" slack="0"/>
<pin id="76" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="x_2_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="13" slack="0"/>
<pin id="83" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="x_4_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="13" slack="0"/>
<pin id="90" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="x_6_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="13" slack="0"/>
<pin id="97" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="13" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="13" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="13" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="13" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="13" slack="0"/>
<pin id="128" dir="1" index="3" bw="13" slack="22"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="13" slack="0"/>
<pin id="135" dir="1" index="3" bw="13" slack="22"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="13" slack="0"/>
<pin id="142" dir="1" index="3" bw="13" slack="22"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="13" slack="0"/>
<pin id="149" dir="1" index="3" bw="13" slack="22"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln155_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="22"/>
<pin id="154" dir="0" index="1" bw="16" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/23 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln155_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="22"/>
<pin id="159" dir="0" index="1" bw="16" slack="1"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/23 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln155_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="22"/>
<pin id="164" dir="0" index="1" bw="16" slack="1"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/23 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln155_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="13" slack="22"/>
<pin id="169" dir="0" index="1" bw="16" slack="1"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/23 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i1/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="val/14 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln152_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln152_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="lshr_ln5_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="0" index="3" bw="5" slack="0"/>
<pin id="212" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln153_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="13" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln153_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln153/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln152_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="0" index="3" bw="32" slack="0"/>
<pin id="243" dir="0" index="4" bw="32" slack="0"/>
<pin id="244" dir="0" index="5" bw="2" slack="1"/>
<pin id="245" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="bitcast_ln153_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln153/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln153_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln153/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="bitcast_ln153_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln153_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bitcast_ln155_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155/22 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="0" index="3" bw="6" slack="0"/>
<pin id="275" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/22 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_14_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln152_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="21"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln152 "/>
</bind>
</comp>

<comp id="291" class="1005" name="x_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="1"/>
<pin id="293" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="x_2_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="13" slack="1"/>
<pin id="298" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="x_4_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="1"/>
<pin id="303" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="x_6_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="1"/>
<pin id="308" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="trunc_ln153_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln153 "/>
</bind>
</comp>

<comp id="316" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="22"/>
<pin id="318" dir="1" index="1" bw="13" slack="22"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44 "/>
</bind>
</comp>

<comp id="321" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="13" slack="22"/>
<pin id="323" dir="1" index="1" bw="13" slack="22"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45 "/>
</bind>
</comp>

<comp id="326" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="22"/>
<pin id="328" dir="1" index="1" bw="13" slack="22"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46 "/>
</bind>
</comp>

<comp id="331" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="13" slack="22"/>
<pin id="333" dir="1" index="1" bw="13" slack="22"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47 "/>
</bind>
</comp>

<comp id="336" class="1005" name="bitcast_ln153_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln153_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_5_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="346" class="1005" name="add_i1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="trunc_ln_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="1"/>
<pin id="353" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="42" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="72" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="79" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="86" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="93" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="192" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="192" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="207" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="228"><net_src comp="217" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="232"><net_src comp="192" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="201" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="100" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="106" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="112" pin="3"/><net_sink comp="238" pin=3"/></net>

<net id="250"><net_src comp="118" pin="3"/><net_sink comp="238" pin=4"/></net>

<net id="254"><net_src comp="238" pin="6"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="269"><net_src comp="177" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="64" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="66" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="283"><net_src comp="68" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="290"><net_src comp="195" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="72" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="299"><net_src comp="79" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="304"><net_src comp="86" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="309"><net_src comp="93" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="314"><net_src comp="229" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="319"><net_src comp="124" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="324"><net_src comp="131" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="329"><net_src comp="138" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="334"><net_src comp="145" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="339"><net_src comp="261" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="344"><net_src comp="182" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="349"><net_src comp="172" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="354"><net_src comp="270" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="167" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {23 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {23 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {23 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {23 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_152_1 : x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_152_1 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_152_1 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_152_1 : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_152_1 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_152_1 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_152_1 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_152_1 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln152 : 2
		add_ln152 : 2
		br_ln152 : 3
		lshr_ln5 : 2
		zext_ln153 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		trunc_ln153 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47 : 4
		switch_ln155 : 3
		store_ln152 : 3
	State 2
		tmp_s : 1
		bitcast_ln153 : 2
		xor_ln153 : 3
		bitcast_ln153_1 : 3
		tmp_5 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		bitcast_ln155 : 1
		trunc_ln : 2
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fexp   |     grp_fu_182     |    7    |   324   |   905   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_172     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|    xor   |  xor_ln153_fu_255  |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    add   |  add_ln152_fu_201  |    0    |    0    |    23   |
|----------|--------------------|---------|---------|---------|
|    mux   |    tmp_s_fu_238    |    0    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln152_fu_195 |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|   fdiv   |     grp_fu_177     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|   lshr_ln5_fu_207  |    0    |    0    |    0    |
|          |   trunc_ln_fu_270  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln153_fu_217 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  | trunc_ln153_fu_229 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    9    |   551   |   1207  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------+--------+
|                                                                                    |   FF   |
+------------------------------------------------------------------------------------+--------+
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44_reg_316|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45_reg_321|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46_reg_326|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47_reg_331|   13   |
|                                   add_i1_reg_346                                   |   32   |
|                               bitcast_ln153_1_reg_336                              |   32   |
|                                    i_14_reg_280                                    |   16   |
|                                 icmp_ln152_reg_287                                 |    1   |
|                                    tmp_5_reg_341                                   |   32   |
|                                 trunc_ln153_reg_311                                |    2   |
|                                  trunc_ln_reg_351                                  |   16   |
|                                  x_2_addr_reg_296                                  |   13   |
|                                  x_4_addr_reg_301                                  |   13   |
|                                  x_6_addr_reg_306                                  |   13   |
|                                   x_addr_reg_291                                   |   13   |
+------------------------------------------------------------------------------------+--------+
|                                        Total                                       |   235  |
+------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_106 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_118 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_182    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   551  |  1207  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   235  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    2   |   786  |  1252  |
+-----------+--------+--------+--------+--------+
