rc file Version 1.0

[Design]
COMPILE_PATH=/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab2/sim
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=adder_testbench 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
