#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18c5a50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18c5be0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x18f5100 .functor NOT 1, L_0x18f5ec0, C4<0>, C4<0>, C4<0>;
L_0x18f55a0 .functor XOR 5, L_0x18f5ac0, L_0x18f5bf0, C4<00000>, C4<00000>;
L_0x18f5db0 .functor XOR 5, L_0x18f55a0, L_0x18f5ce0, C4<00000>, C4<00000>;
v0x18f4510_0 .net *"_ivl_10", 4 0, L_0x18f5ce0;  1 drivers
v0x18f4610_0 .net *"_ivl_12", 4 0, L_0x18f5db0;  1 drivers
v0x18f46f0_0 .net *"_ivl_2", 4 0, L_0x18f5a20;  1 drivers
v0x18f47b0_0 .net *"_ivl_4", 4 0, L_0x18f5ac0;  1 drivers
v0x18f4890_0 .net *"_ivl_6", 4 0, L_0x18f5bf0;  1 drivers
v0x18f49c0_0 .net *"_ivl_8", 4 0, L_0x18f55a0;  1 drivers
v0x18f4aa0_0 .var "clk", 0 0;
v0x18f4b40_0 .var/2u "stats1", 159 0;
v0x18f4c00_0 .var/2u "strobe", 0 0;
v0x18f4cc0_0 .net "sum_dut", 4 0, L_0x18f5890;  1 drivers
v0x18f4d80_0 .net "sum_ref", 4 0, L_0x18f5500;  1 drivers
v0x18f4e20_0 .net "tb_match", 0 0, L_0x18f5ec0;  1 drivers
v0x18f4ec0_0 .net "tb_mismatch", 0 0, L_0x18f5100;  1 drivers
v0x18f4f80_0 .net "x", 3 0, v0x18f3860_0;  1 drivers
v0x18f5040_0 .net "y", 3 0, v0x18f3920_0;  1 drivers
L_0x18f5a20 .concat [ 5 0 0 0], L_0x18f5500;
L_0x18f5ac0 .concat [ 5 0 0 0], L_0x18f5500;
L_0x18f5bf0 .concat [ 5 0 0 0], L_0x18f5890;
L_0x18f5ce0 .concat [ 5 0 0 0], L_0x18f5500;
L_0x18f5ec0 .cmp/eeq 5, L_0x18f5a20, L_0x18f5db0;
S_0x18cf700 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x18c5be0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x18c3e30_0 .net *"_ivl_0", 4 0, L_0x18f51f0;  1 drivers
L_0x7fc2945cb018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18c3ed0_0 .net *"_ivl_3", 0 0, L_0x7fc2945cb018;  1 drivers
v0x18f3050_0 .net *"_ivl_4", 4 0, L_0x18f5380;  1 drivers
L_0x7fc2945cb060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18f3110_0 .net *"_ivl_7", 0 0, L_0x7fc2945cb060;  1 drivers
v0x18f31f0_0 .net "sum", 4 0, L_0x18f5500;  alias, 1 drivers
v0x18f3320_0 .net "x", 3 0, v0x18f3860_0;  alias, 1 drivers
v0x18f3400_0 .net "y", 3 0, v0x18f3920_0;  alias, 1 drivers
L_0x18f51f0 .concat [ 4 1 0 0], v0x18f3860_0, L_0x7fc2945cb018;
L_0x18f5380 .concat [ 4 1 0 0], v0x18f3920_0, L_0x7fc2945cb060;
L_0x18f5500 .arith/sum 5, L_0x18f51f0, L_0x18f5380;
S_0x18f3560 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x18c5be0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x18f3780_0 .net "clk", 0 0, v0x18f4aa0_0;  1 drivers
v0x18f3860_0 .var "x", 3 0;
v0x18f3920_0 .var "y", 3 0;
E_0x18cd670/0 .event negedge, v0x18f3780_0;
E_0x18cd670/1 .event posedge, v0x18f3780_0;
E_0x18cd670 .event/or E_0x18cd670/0, E_0x18cd670/1;
S_0x18f3a00 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x18c5be0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x18f3be0_0 .net *"_ivl_0", 4 0, L_0x18f56b0;  1 drivers
L_0x7fc2945cb0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18f3cc0_0 .net *"_ivl_3", 0 0, L_0x7fc2945cb0a8;  1 drivers
v0x18f3da0_0 .net *"_ivl_4", 4 0, L_0x18f57a0;  1 drivers
L_0x7fc2945cb0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18f3e60_0 .net *"_ivl_7", 0 0, L_0x7fc2945cb0f0;  1 drivers
v0x18f3f40_0 .net "sum", 4 0, L_0x18f5890;  alias, 1 drivers
v0x18f4070_0 .net "x", 3 0, v0x18f3860_0;  alias, 1 drivers
v0x18f4180_0 .net "y", 3 0, v0x18f3920_0;  alias, 1 drivers
L_0x18f56b0 .concat [ 4 1 0 0], v0x18f3860_0, L_0x7fc2945cb0a8;
L_0x18f57a0 .concat [ 4 1 0 0], v0x18f3920_0, L_0x7fc2945cb0f0;
L_0x18f5890 .arith/sum 5, L_0x18f56b0, L_0x18f57a0;
S_0x18f4310 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x18c5be0;
 .timescale -12 -12;
E_0x18ccd50 .event anyedge, v0x18f4c00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18f4c00_0;
    %nor/r;
    %assign/vec4 v0x18f4c00_0, 0;
    %wait E_0x18ccd50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f3560;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18cd670;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x18f3920_0, 0;
    %assign/vec4 v0x18f3860_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x18c5be0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f4aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f4c00_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x18c5be0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f4aa0_0;
    %inv;
    %store/vec4 v0x18f4aa0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x18c5be0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f3780_0, v0x18f4ec0_0, v0x18f4f80_0, v0x18f5040_0, v0x18f4d80_0, v0x18f4cc0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x18c5be0;
T_5 ;
    %load/vec4 v0x18f4b40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18f4b40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f4b40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x18f4b40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f4b40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f4b40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f4b40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x18c5be0;
T_6 ;
    %wait E_0x18cd670;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f4b40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f4b40_0, 4, 32;
    %load/vec4 v0x18f4e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18f4b40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f4b40_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f4b40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f4b40_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x18f4d80_0;
    %load/vec4 v0x18f4d80_0;
    %load/vec4 v0x18f4cc0_0;
    %xor;
    %load/vec4 v0x18f4d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x18f4b40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f4b40_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x18f4b40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f4b40_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/m2014_q4j/iter0/response20/top_module.sv";
