LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

ENTITY DecodificadorBCD7SegComCaseWhen IS
    PORT (
        entradas : IN STD_LOGIC_VECTOR(3 DOWNTO 0)
        saidas : OUT STD_LOGIC_VECTOR(6 DOWNTO 0)
    );
END DecodificadorBCD7SegComCaseWhen;

ARCHITECTURE logic OF DecodificadorBCD7SegComCaseWhen IS
BEGIN
    PROCESS (entradas)
        CASE entradas IS
            WHEN "0000" => HEX0 <= "0000001";
            WHEN "0001" => HEX0 <= "1001111";
            WHEN "0010" => HEX0 <= "0010010";
            WHEN "0011" => HEX0 <= "0000110";
            WHEN "0100" => HEX0 <= "1001100";
            WHEN "0101" => HEX0 <= "0100100";
            WHEN "0110" => HEX0 <= "0100000";
            WHEN "0111" => HEX0 <= "0001111";
            WHEN "1000" => HEX0 <= "0000000";
            WHEN "1001" => HEX0 <= "0000100";
            WHEN OTHERS => HEX0 <= "0110000";
        END CASE;
    END PROCESS;
END logic;