// Seed: 1558469956
module module_0 #(
    parameter id_7 = 32'd46
) (
    input  tri1  id_0,
    output logic id_1
);
  parameter id_3 = 1;
  parameter id_4 = -1;
  initial begin : LABEL_0
    id_1 <= 1;
  end
  wire id_5;
  assign module_1.id_5 = 0;
  wire id_6;
  ;
  parameter id_7 = id_4(-1 * id_3);
  wire id_8;
  parameter id_9 = -1 == id_4;
  wire id_10;
  assign id_6 = -1;
  integer [id_7 : -1 'b0] id_11;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output supply1 id_2,
    output wand id_3,
    input wire id_4,
    output tri id_5,
    output logic id_6,
    output tri1 id_7,
    input wand id_8,
    input supply1 id_9
);
  always @(negedge id_9 or 1'b0) begin : LABEL_0
    if (1) begin : LABEL_1
      id_6 = id_8;
    end else $unsigned(51);
    ;
  end
  module_0 modCall_1 (
      id_8,
      id_6
  );
endmodule
