Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 9dff01b42386470d96233ccf092bc4e2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_mips_cpu_behav xil_defaultlib.pipeline_mips_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v:13]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v:15]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v:16]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v:18]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v:19]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v:20]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/MEM_WB.v:13]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/MEM_WB.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/MEM_WB.v:15]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/MEM_WB.v:16]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/MEM_WB.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/MEM_WB.v:18]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/MEM_WB.v:19]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/hazard_unit.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clr [C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/hazard_unit.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkcontrol
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.reg_pos
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.reg_pos(WIDTH=4)
Compiling module xil_defaultlib.reg_pos(WIDTH=5)
Compiling module xil_defaultlib.reg_pos(WIDTH=1)
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.reg_neg(WIDTH=1)
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.number_to_7seg
Compiling module xil_defaultlib.seven_seg_display
Compiling module xil_defaultlib.pipeline_mips_cpu
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipeline_mips_cpu_behav
