/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  reg [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [7:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_2z ? in_data[6] : celloutsig_0_0z[7];
  assign celloutsig_1_5z = celloutsig_1_1z[2] ? celloutsig_1_0z : celloutsig_1_3z[15];
  assign celloutsig_1_8z = celloutsig_1_7z[6] ? celloutsig_1_7z[5] : in_data[105];
  assign celloutsig_0_20z = celloutsig_0_17z[2] ? celloutsig_0_5z : celloutsig_0_6z;
  assign celloutsig_1_4z = ~(celloutsig_1_1z[12] & celloutsig_1_1z[5]);
  assign celloutsig_0_24z = ~(celloutsig_0_0z[0] & celloutsig_0_2z);
  assign celloutsig_1_0z = !(in_data[154] ? in_data[186] : in_data[112]);
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_4z);
  assign celloutsig_0_14z = !(celloutsig_0_6z ? celloutsig_0_5z : celloutsig_0_4z);
  assign celloutsig_0_18z = !(celloutsig_0_0z[6] ? celloutsig_0_17z[4] : celloutsig_0_14z);
  assign celloutsig_0_9z = ~((celloutsig_0_3z | celloutsig_0_8z) & celloutsig_0_5z);
  assign celloutsig_0_51z = ~(celloutsig_0_33z[5] ^ celloutsig_0_38z);
  assign celloutsig_0_21z = ~(celloutsig_0_14z ^ celloutsig_0_20z);
  assign celloutsig_0_33z = celloutsig_0_12z[10:2] + { celloutsig_0_12z[8:6], celloutsig_0_32z, celloutsig_0_11z };
  assign celloutsig_1_1z = in_data[159:147] / { 1'h1, in_data[185:174] };
  assign celloutsig_1_12z = { celloutsig_1_1z[7:0], celloutsig_1_9z } / { 1'h1, celloutsig_1_7z[4:1], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_12z = { in_data[31:30], celloutsig_0_10z, celloutsig_0_0z } / { 1'h1, in_data[28], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_13z = { celloutsig_1_3z[4], celloutsig_1_7z } / { 1'h1, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z } == { celloutsig_1_1z[12:11], celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z } > { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_23z } > celloutsig_0_22z[13:6];
  assign celloutsig_0_3z = in_data[62:56] && in_data[62:56];
  assign celloutsig_1_17z = { celloutsig_1_13z[6:0], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z } && { celloutsig_1_12z[5], celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_0_1z = { in_data[83:78], celloutsig_0_0z, celloutsig_0_0z } && in_data[67:46];
  assign celloutsig_0_6z = ! { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_18z = ! { celloutsig_1_12z[4:0], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_29z = ! { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_6z };
  assign celloutsig_0_31z = { celloutsig_0_30z[5:2], celloutsig_0_2z } || { celloutsig_0_0z[7:6], celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_15z };
  assign celloutsig_0_13z = { in_data[76:66], celloutsig_0_1z } || { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[34:28] || celloutsig_0_0z[6:0];
  assign celloutsig_0_38z = celloutsig_0_31z & ~(celloutsig_0_22z[13]);
  assign celloutsig_1_9z = celloutsig_1_3z[16] & ~(celloutsig_1_0z);
  assign celloutsig_0_15z = celloutsig_0_14z & ~(celloutsig_0_3z);
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_17z } % { 1'h1, celloutsig_1_1z[7:0], celloutsig_1_0z, celloutsig_1_18z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_9z } % { 1'h1, in_data[50:48], celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z } != { celloutsig_0_0z[1:0], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_16z[4:3], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_1z } != { celloutsig_0_22z[14:6], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z } !== { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[132:129] | in_data[112:109];
  assign celloutsig_1_3z = { in_data[131:121], celloutsig_1_2z, celloutsig_1_2z } | in_data[180:162];
  assign celloutsig_0_30z = { celloutsig_0_0z[7:4], celloutsig_0_9z, celloutsig_0_26z } | { celloutsig_0_17z[1], celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_10z = & celloutsig_1_2z;
  assign celloutsig_0_32z = | { celloutsig_0_19z[7:1], celloutsig_0_30z };
  assign celloutsig_1_16z = | { celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_1_7z = { celloutsig_1_3z[4:3], celloutsig_1_2z, celloutsig_1_4z } >> { celloutsig_1_1z[10:5], celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[32:25] <<< in_data[9:2];
  assign celloutsig_0_19z = { celloutsig_0_12z[7:4], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z } <<< { celloutsig_0_17z[5:1], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_22z = { in_data[21:8], celloutsig_0_5z, celloutsig_0_5z } <<< { celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_1_14z = { celloutsig_1_13z[2:0], celloutsig_1_10z } >>> celloutsig_1_7z[6:3];
  assign celloutsig_0_16z = { celloutsig_0_12z[10:7], celloutsig_0_3z } ^ { celloutsig_0_0z[6:3], celloutsig_0_15z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_50z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_50z = { celloutsig_0_11z[1:0], celloutsig_0_17z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_17z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_17z = in_data[94:89];
  assign celloutsig_0_25z = ~((celloutsig_0_3z & celloutsig_0_1z) | (in_data[23] & celloutsig_0_5z));
  assign { out_data[128], out_data[106:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
