

================================================================
== Vivado HLS Report for 'x_order_fir'
================================================================
* Date:           Mon Oct  7 01:59:22 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        x-order_filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+-----+------+----------+-----------+-----------+-----------+----------+
        |                                                              |   Latency  | Iteration|  Initiation Interval  |    Trip   |          |
        |                           Loop Name                          | min |  max |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------------------------------------------------+-----+------+----------+-----------+-----------+-----------+----------+
        |- memcpy.fir_ctrl.ctrl                                        |    3|     3|         3|          1|          1|          2|    yes   |
        |- memcpy.x_order_fir(data_t*, data_t*, int*, int*)::coef.coe  |    ?|     ?|         3|          1|          1|          ?|    yes   |
        |- calc_loop                                                   |   21|  2047|         4|          2|          1| 10 ~ 1023 |    yes   |
        +--------------------------------------------------------------+-----+------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    462|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     624|    748|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    500|
|Register         |        -|      -|     833|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      6|    1457|   1710|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |x_order_fir_AXILiteS_s_axi_U  |x_order_fir_AXILiteS_s_axi  |        0|      0|  112|  168|
    |x_order_fir_gmem_m_axi_U      |x_order_fir_gmem_m_axi      |        2|      0|  512|  580|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        2|      0|  624|  748|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |      Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------+---------+---+----+------+-----+------+-------------+
    |coef_U       |x_order_fir_coef  |        2|  0|   0|  1024|   32|     1|        32768|
    |shift_reg_U  |x_order_fir_coef  |        2|  0|   0|  1024|   32|     1|        32768|
    +-------------+------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                  |        4|  0|   0|  2048|   64|     2|        65536|
    +-------------+------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_3_fu_466_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp_8_fu_443_p2                    |     *    |      3|  0|  20|          32|          32|
    |acc_1_fu_472_p2                    |     +    |      0|  0|  39|          32|          32|
    |acc_2_fu_448_p2                    |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_427_p2                      |     +    |      0|  0|  39|          32|           2|
    |indvar_next1_fu_410_p2             |     +    |      0|  0|  37|          30|           1|
    |indvar_next_fu_351_p2              |     +    |      0|  0|  10|           2|           1|
    |tmp_1_fu_385_p2                    |     +    |      0|  0|  39|           3|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |x_data_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |x_data_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |x_last_V_0_load_A                  |    and   |      0|  0|   2|           1|           1|
    |x_last_V_0_load_B                  |    and   |      0|  0|   2|           1|           1|
    |x_user_V_0_load_A                  |    and   |      0|  0|   2|           1|           1|
    |x_user_V_0_load_B                  |    and   |      0|  0|   2|           1|           1|
    |y_data_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |y_data_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |y_last_V_1_load_A                  |    and   |      0|  0|   2|           1|           1|
    |y_last_V_1_load_B                  |    and   |      0|  0|   2|           1|           1|
    |y_user_V_1_load_A                  |    and   |      0|  0|   2|           1|           1|
    |y_user_V_1_load_B                  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_405_p2                |   icmp   |      0|  0|  18|          30|          30|
    |exitcond_fu_345_p2                 |   icmp   |      0|  0|   9|           2|           3|
    |tmp_2_fu_421_p2                    |   icmp   |      0|  0|  18|          32|           1|
    |tmp_fu_373_p2                      |   icmp   |      0|  0|  18|          32|           1|
    |x_data_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |x_last_V_0_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |x_user_V_0_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |y_data_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |y_last_V_1_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |y_user_V_1_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state32                   |    or    |      0|  0|   2|           1|           1|
    |fir_ctrl_1_1_fu_361_p3             |  select  |      0|  0|  32|           1|          32|
    |reload_1_fu_367_p3                 |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      6|  0| 462|         329|         294|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |acc_reg_290                       |    9|          2|   32|         64|
    |ap_NS_fsm                         |  125|         27|    1|         27|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |    9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_283_p4       |    9|          2|   32|         64|
    |ap_phi_mux_indvar1_phi_fu_272_p4  |    9|          2|   30|         60|
    |ap_sig_ioackin_gmem_ARREADY       |    9|          2|    1|          2|
    |coef_address0                     |   21|          4|   10|         40|
    |gmem_ARADDR                       |   15|          3|   32|         96|
    |gmem_ARLEN                        |   15|          3|   32|         96|
    |gmem_blk_n_AR                     |    9|          2|    1|          2|
    |gmem_blk_n_R                      |    9|          2|    1|          2|
    |i1_reg_280                        |    9|          2|   32|         64|
    |indvar1_reg_268                   |    9|          2|   30|         60|
    |indvar_reg_257                    |    9|          2|    2|          4|
    |shift_reg_address0                |   21|          4|   10|         40|
    |shift_reg_d0                      |   15|          3|   32|         96|
    |x_TDATA_blk_n                     |    9|          2|    1|          2|
    |x_data_0_data_out                 |    9|          2|   32|         64|
    |x_data_0_state                    |   15|          3|    2|          6|
    |x_last_V_0_data_out               |    9|          2|    1|          2|
    |x_last_V_0_state                  |   15|          3|    2|          6|
    |x_user_V_0_data_out               |    9|          2|    1|          2|
    |x_user_V_0_state                  |   15|          3|    2|          6|
    |y_TDATA_blk_n                     |    9|          2|    1|          2|
    |y_data_1_data_out                 |    9|          2|   32|         64|
    |y_data_1_state                    |   15|          3|    2|          6|
    |y_last_V_1_data_out               |    9|          2|    1|          2|
    |y_last_V_1_state                  |   15|          3|    2|          6|
    |y_user_V_1_data_out               |    9|          2|    1|          2|
    |y_user_V_1_state                  |   15|          3|    2|          6|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  500|        106|  365|        903|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |acc_reg_290                      |  32|   0|   32|          0|
    |ap_CS_fsm                        |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY      |   1|   0|    1|          0|
    |coe1_reg_483                     |  30|   0|   30|          0|
    |ctrl3_reg_478                    |  30|   0|   30|          0|
    |exitcond1_reg_546                |   1|   0|    1|          0|
    |exitcond1_reg_546_pp1_iter1_reg  |   1|   0|    1|          0|
    |exitcond_reg_500                 |   1|   0|    1|          0|
    |exitcond_reg_500_pp0_iter1_reg   |   1|   0|    1|          0|
    |fir_ctrl_0_reg_515               |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_555         |  32|   0|   32|          0|
    |gmem_addr_1_reg_494              |  30|   0|   32|          2|
    |i1_reg_280                       |  32|   0|   32|          0|
    |i_1_reg_564                      |  32|   0|   32|          0|
    |i_reg_233                        |  32|   0|   32|          0|
    |indvar1_reg_268                  |  30|   0|   30|          0|
    |indvar1_reg_268_pp1_iter1_reg    |  30|   0|   30|          0|
    |indvar_next1_reg_550             |  30|   0|   30|          0|
    |indvar_reg_257                   |   2|   0|    2|          0|
    |p_add7_i32_shr_reg_535           |  30|   0|   30|          0|
    |reg_302                          |  32|   0|   32|          0|
    |reload_reg_245                   |  32|   0|   32|          0|
    |shift_reg_load_reg_584           |  32|   0|   32|          0|
    |tmp_10_reg_509                   |   1|   0|    1|          0|
    |tmp_10_reg_509_pp0_iter1_reg     |   1|   0|    1|          0|
    |tmp_2_reg_560                    |   1|   0|    1|          0|
    |tmp_2_reg_560_pp2_iter1_reg      |   1|   0|    1|          0|
    |tmp_3_reg_609                    |  32|   0|   32|          0|
    |tmp_7_reg_574                    |  64|   0|   64|          0|
    |tmp_8_reg_589                    |  32|   0|   32|          0|
    |x_data_0_payload_A               |  32|   0|   32|          0|
    |x_data_0_payload_B               |  32|   0|   32|          0|
    |x_data_0_sel_rd                  |   1|   0|    1|          0|
    |x_data_0_sel_wr                  |   1|   0|    1|          0|
    |x_data_0_state                   |   2|   0|    2|          0|
    |x_last_V_0_payload_A             |   1|   0|    1|          0|
    |x_last_V_0_payload_B             |   1|   0|    1|          0|
    |x_last_V_0_sel_rd                |   1|   0|    1|          0|
    |x_last_V_0_sel_wr                |   1|   0|    1|          0|
    |x_last_V_0_state                 |   2|   0|    2|          0|
    |x_last_V_tmp_reg_604             |   1|   0|    1|          0|
    |x_user_V_0_payload_A             |   1|   0|    1|          0|
    |x_user_V_0_payload_B             |   1|   0|    1|          0|
    |x_user_V_0_sel_rd                |   1|   0|    1|          0|
    |x_user_V_0_sel_wr                |   1|   0|    1|          0|
    |x_user_V_0_state                 |   2|   0|    2|          0|
    |x_user_V_tmp_reg_599             |   1|   0|    1|          0|
    |y_data_1_payload_A               |  32|   0|   32|          0|
    |y_data_1_payload_B               |  32|   0|   32|          0|
    |y_data_1_sel_rd                  |   1|   0|    1|          0|
    |y_data_1_sel_wr                  |   1|   0|    1|          0|
    |y_data_1_state                   |   2|   0|    2|          0|
    |y_last_V_1_payload_A             |   1|   0|    1|          0|
    |y_last_V_1_payload_B             |   1|   0|    1|          0|
    |y_last_V_1_sel_rd                |   1|   0|    1|          0|
    |y_last_V_1_sel_wr                |   1|   0|    1|          0|
    |y_last_V_1_state                 |   2|   0|    2|          0|
    |y_user_V_1_payload_A             |   1|   0|    1|          0|
    |y_user_V_1_payload_B             |   1|   0|    1|          0|
    |y_user_V_1_sel_rd                |   1|   0|    1|          0|
    |y_user_V_1_sel_wr                |   1|   0|    1|          0|
    |y_user_V_1_state                 |   2|   0|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 833|   0|  835|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  x_order_fir | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  x_order_fir | return value |
|interrupt               | out |    1| ap_ctrl_hs |  x_order_fir | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|y_TDATA                 | out |   32|    axis    |    y_data    |    pointer   |
|y_TREADY                |  in |    1|    axis    |    y_data    |    pointer   |
|y_TVALID                | out |    1|    axis    |   y_last_V   |    pointer   |
|y_TLAST                 | out |    1|    axis    |   y_last_V   |    pointer   |
|y_TUSER                 | out |    1|    axis    |   y_user_V   |    pointer   |
|x_TDATA                 |  in |   32|    axis    |    x_data    |    pointer   |
|x_TVALID                |  in |    1|    axis    |   x_last_V   |    pointer   |
|x_TREADY                | out |    1|    axis    |   x_last_V   |    pointer   |
|x_TLAST                 |  in |    1|    axis    |   x_last_V   |    pointer   |
|x_TUSER                 |  in |    1|    axis    |   x_user_V   |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

