; expect: f20f2ac1f20f2ac3f2410f2ac7f20f2ac9f20f2acbf2410f2acff2440f2af9f2440f2afbf2450f2afff20f2a042500000000f20f2a0425ff000000f20f2a05f8fffffff20f2a05f7000000f20f2a05f7ff0000f20f2a00f20f2a00f20f2a80ffff0000f2410f2a87ffff0000f20f2a0430f20f2a8430ffff0000f2410f2a8437ffff0000f2420f2a8438ffff0000f20f2a8470f2ff0f00f20f2a84b0f4ff0f00f20f2a84f0f8ff0f00f20f2a84c4f8ff0f00f2410f2a84c7f8ff0f00f2420f2a84fcf8ff0f00f2430f2a84fef8ff0f00f20f2a0c2500000000f20f2a0c25ff000000f20f2a0df8fffffff20f2a0df7000000f20f2a0df7ff0000f20f2a08f20f2a08f20f2a88ffff0000f2410f2a8fffff0000f20f2a0c30f20f2a8c30ffff0000f2410f2a8c37ffff0000f2420f2a8c38ffff0000f20f2a8c70f2ff0f00f20f2a8cb0f4ff0f00f20f2a8cf0f8ff0f00f20f2a8cc4f8ff0f00f2410f2a8cc7f8ff0f00f2420f2a8cfcf8ff0f00f2430f2a8cfef8ff0f00f2440f2a3c2500000000f2440f2a3c25ff000000f2440f2a3df7fffffff2440f2a3df6000000f2440f2a3df6ff0000f2440f2a38f2440f2a38f2440f2ab8ffff0000f2450f2abfffff0000f2440f2a3c30f2440f2abc30ffff0000f2450f2abc37ffff0000f2460f2abc38ffff0000f2440f2abc70f2ff0f00f2440f2abcb0f4ff0f00f2440f2abcf0f8ff0f00f2440f2abcc4f8ff0f00f2450f2abcc7f8ff0f00f2460f2abcfcf8ff0f00f2470f2abcfef8ff0f00f2480f2ac1f2480f2ac3f2490f2ac7f2480f2ac9f2480f2acbf2490f2acff24c0f2af9f24c0f2afbf24d0f2afff2480f2a042500000000f2480f2a0425ff000000f2480f2a05f7fffffff2480f2a05f6000000f2480f2a05f6ff0000f2480f2a00f2480f2a00f2480f2a80ffff0000f2490f2a87ffff0000f2480f2a0430f2480f2a8430ffff0000f2490f2a8437ffff0000f24a0f2a8438ffff0000f2480f2a8470f2ff0f00f2480f2a84b0f4ff0f00f2480f2a84f0f8ff0f00f2480f2a84c4f8ff0f00f2490f2a84c7f8ff0f00f24a0f2a84fcf8ff0f00f24b0f2a84fef8ff0f00f2480f2a0c2500000000f2480f2a0c25ff000000f2480f2a0df7fffffff2480f2a0df6000000f2480f2a0df6ff0000f2480f2a08f2480f2a08f2480f2a88ffff0000f2490f2a8fffff0000f2480f2a0c30f2480f2a8c30ffff0000f2490f2a8c37ffff0000f24a0f2a8c38ffff0000f2480f2a8c70f2ff0f00f2480f2a8cb0f4ff0f00f2480f2a8cf0f8ff0f00f2480f2a8cc4f8ff0f00f2490f2a8cc7f8ff0f00f24a0f2a8cfcf8ff0f00f24b0f2a8cfef8ff0f00f24c0f2a3c2500000000f24c0f2a3c25ff000000f24c0f2a3df7fffffff24c0f2a3df6000000f24c0f2a3df6ff0000f24c0f2a38f24c0f2a38f24c0f2ab8ffff0000f24d0f2abfffff0000f24c0f2a3c30f24c0f2abc30ffff0000f24d0f2abc37ffff0000f24e0f2abc38ffff0000f24c0f2abc70f2ff0f00f24c0f2abcb0f4ff0f00f24c0f2abcf0f8ff0f00f24c0f2abcc4f8ff0f00f24d0f2abcc7f8ff0f00f24e0f2abcfcf8ff0f00f24f0f2abcfef8ff0f00

bits 64

cvtsi2sd xmm0, ecx
cvtsi2sd xmm0, ebx
cvtsi2sd xmm0, r15d
cvtsi2sd xmm1, ecx
cvtsi2sd xmm1, ebx
cvtsi2sd xmm1, r15d
cvtsi2sd xmm15, ecx
cvtsi2sd xmm15, ebx
cvtsi2sd xmm15, r15d
cvtsi2sd xmm0, dword [0x0]
cvtsi2sd xmm0, dword [0xFF]
cvtsi2sd xmm0, dword [rel $ + 0x0]
cvtsi2sd xmm0, dword [rel $ + 0xFF]
cvtsi2sd xmm0, dword [rel $ + 0xFFFF]
cvtsi2sd xmm0, dword [rax]
cvtsi2sd xmm0, dword [rax + 0x0]
cvtsi2sd xmm0, dword [rax + 0xFFFF]
cvtsi2sd xmm0, dword [r15 + 0xFFFF]
cvtsi2sd xmm0, dword [rax + rsi * 1  + 0x0]
cvtsi2sd xmm0, dword [rax + rsi + 0xFFFF]
cvtsi2sd xmm0, dword [r15 + rsi + 0xFFFF]
cvtsi2sd xmm0, dword [rax + r15 + 0xFFFF]
cvtsi2sd xmm0, dword [rax + rsi * 2 + 0xFFFF2]
cvtsi2sd xmm0, dword [rax + rsi * 4 + 0xFFFF4]
cvtsi2sd xmm0, dword [rax + rsi * 8 + 0xFFFF8]
cvtsi2sd xmm0, dword [rsp + rax * 8 + 0xFFFF8]
cvtsi2sd xmm0, dword [r15 + rax * 8 + 0xFFFF8]
cvtsi2sd xmm0, dword [rsp + r15 * 8 + 0xFFFF8]
cvtsi2sd xmm0, dword [r14 + r15 * 8 + 0xFFFF8]
cvtsi2sd xmm1, dword [0x0]
cvtsi2sd xmm1, dword [0xFF]
cvtsi2sd xmm1, dword [rel $ + 0x0]
cvtsi2sd xmm1, dword [rel $ + 0xFF]
cvtsi2sd xmm1, dword [rel $ + 0xFFFF]
cvtsi2sd xmm1, dword [rax]
cvtsi2sd xmm1, dword [rax + 0x0]
cvtsi2sd xmm1, dword [rax + 0xFFFF]
cvtsi2sd xmm1, dword [r15 + 0xFFFF]
cvtsi2sd xmm1, dword [rax + rsi * 1  + 0x0]
cvtsi2sd xmm1, dword [rax + rsi + 0xFFFF]
cvtsi2sd xmm1, dword [r15 + rsi + 0xFFFF]
cvtsi2sd xmm1, dword [rax + r15 + 0xFFFF]
cvtsi2sd xmm1, dword [rax + rsi * 2 + 0xFFFF2]
cvtsi2sd xmm1, dword [rax + rsi * 4 + 0xFFFF4]
cvtsi2sd xmm1, dword [rax + rsi * 8 + 0xFFFF8]
cvtsi2sd xmm1, dword [rsp + rax * 8 + 0xFFFF8]
cvtsi2sd xmm1, dword [r15 + rax * 8 + 0xFFFF8]
cvtsi2sd xmm1, dword [rsp + r15 * 8 + 0xFFFF8]
cvtsi2sd xmm1, dword [r14 + r15 * 8 + 0xFFFF8]
cvtsi2sd xmm15, dword [0x0]
cvtsi2sd xmm15, dword [0xFF]
cvtsi2sd xmm15, dword [rel $ + 0x0]
cvtsi2sd xmm15, dword [rel $ + 0xFF]
cvtsi2sd xmm15, dword [rel $ + 0xFFFF]
cvtsi2sd xmm15, dword [rax]
cvtsi2sd xmm15, dword [rax + 0x0]
cvtsi2sd xmm15, dword [rax + 0xFFFF]
cvtsi2sd xmm15, dword [r15 + 0xFFFF]
cvtsi2sd xmm15, dword [rax + rsi * 1  + 0x0]
cvtsi2sd xmm15, dword [rax + rsi + 0xFFFF]
cvtsi2sd xmm15, dword [r15 + rsi + 0xFFFF]
cvtsi2sd xmm15, dword [rax + r15 + 0xFFFF]
cvtsi2sd xmm15, dword [rax + rsi * 2 + 0xFFFF2]
cvtsi2sd xmm15, dword [rax + rsi * 4 + 0xFFFF4]
cvtsi2sd xmm15, dword [rax + rsi * 8 + 0xFFFF8]
cvtsi2sd xmm15, dword [rsp + rax * 8 + 0xFFFF8]
cvtsi2sd xmm15, dword [r15 + rax * 8 + 0xFFFF8]
cvtsi2sd xmm15, dword [rsp + r15 * 8 + 0xFFFF8]
cvtsi2sd xmm15, dword [r14 + r15 * 8 + 0xFFFF8]
cvtsi2sd xmm0, rcx
cvtsi2sd xmm0, rbx
cvtsi2sd xmm0, r15
cvtsi2sd xmm1, rcx
cvtsi2sd xmm1, rbx
cvtsi2sd xmm1, r15
cvtsi2sd xmm15, rcx
cvtsi2sd xmm15, rbx
cvtsi2sd xmm15, r15
cvtsi2sd xmm0, qword [0x0]
cvtsi2sd xmm0, qword [0xFF]
cvtsi2sd xmm0, qword [rel $ + 0x0]
cvtsi2sd xmm0, qword [rel $ + 0xFF]
cvtsi2sd xmm0, qword [rel $ + 0xFFFF]
cvtsi2sd xmm0, qword [rax]
cvtsi2sd xmm0, qword [rax + 0x0]
cvtsi2sd xmm0, qword [rax + 0xFFFF]
cvtsi2sd xmm0, qword [r15 + 0xFFFF]
cvtsi2sd xmm0, qword [rax + rsi * 1  + 0x0]
cvtsi2sd xmm0, qword [rax + rsi + 0xFFFF]
cvtsi2sd xmm0, qword [r15 + rsi + 0xFFFF]
cvtsi2sd xmm0, qword [rax + r15 + 0xFFFF]
cvtsi2sd xmm0, qword [rax + rsi * 2 + 0xFFFF2]
cvtsi2sd xmm0, qword [rax + rsi * 4 + 0xFFFF4]
cvtsi2sd xmm0, qword [rax + rsi * 8 + 0xFFFF8]
cvtsi2sd xmm0, qword [rsp + rax * 8 + 0xFFFF8]
cvtsi2sd xmm0, qword [r15 + rax * 8 + 0xFFFF8]
cvtsi2sd xmm0, qword [rsp + r15 * 8 + 0xFFFF8]
cvtsi2sd xmm0, qword [r14 + r15 * 8 + 0xFFFF8]
cvtsi2sd xmm1, qword [0x0]
cvtsi2sd xmm1, qword [0xFF]
cvtsi2sd xmm1, qword [rel $ + 0x0]
cvtsi2sd xmm1, qword [rel $ + 0xFF]
cvtsi2sd xmm1, qword [rel $ + 0xFFFF]
cvtsi2sd xmm1, qword [rax]
cvtsi2sd xmm1, qword [rax + 0x0]
cvtsi2sd xmm1, qword [rax + 0xFFFF]
cvtsi2sd xmm1, qword [r15 + 0xFFFF]
cvtsi2sd xmm1, qword [rax + rsi * 1  + 0x0]
cvtsi2sd xmm1, qword [rax + rsi + 0xFFFF]
cvtsi2sd xmm1, qword [r15 + rsi + 0xFFFF]
cvtsi2sd xmm1, qword [rax + r15 + 0xFFFF]
cvtsi2sd xmm1, qword [rax + rsi * 2 + 0xFFFF2]
cvtsi2sd xmm1, qword [rax + rsi * 4 + 0xFFFF4]
cvtsi2sd xmm1, qword [rax + rsi * 8 + 0xFFFF8]
cvtsi2sd xmm1, qword [rsp + rax * 8 + 0xFFFF8]
cvtsi2sd xmm1, qword [r15 + rax * 8 + 0xFFFF8]
cvtsi2sd xmm1, qword [rsp + r15 * 8 + 0xFFFF8]
cvtsi2sd xmm1, qword [r14 + r15 * 8 + 0xFFFF8]
cvtsi2sd xmm15, qword [0x0]
cvtsi2sd xmm15, qword [0xFF]
cvtsi2sd xmm15, qword [rel $ + 0x0]
cvtsi2sd xmm15, qword [rel $ + 0xFF]
cvtsi2sd xmm15, qword [rel $ + 0xFFFF]
cvtsi2sd xmm15, qword [rax]
cvtsi2sd xmm15, qword [rax + 0x0]
cvtsi2sd xmm15, qword [rax + 0xFFFF]
cvtsi2sd xmm15, qword [r15 + 0xFFFF]
cvtsi2sd xmm15, qword [rax + rsi * 1  + 0x0]
cvtsi2sd xmm15, qword [rax + rsi + 0xFFFF]
cvtsi2sd xmm15, qword [r15 + rsi + 0xFFFF]
cvtsi2sd xmm15, qword [rax + r15 + 0xFFFF]
cvtsi2sd xmm15, qword [rax + rsi * 2 + 0xFFFF2]
cvtsi2sd xmm15, qword [rax + rsi * 4 + 0xFFFF4]
cvtsi2sd xmm15, qword [rax + rsi * 8 + 0xFFFF8]
cvtsi2sd xmm15, qword [rsp + rax * 8 + 0xFFFF8]
cvtsi2sd xmm15, qword [r15 + rax * 8 + 0xFFFF8]
cvtsi2sd xmm15, qword [rsp + r15 * 8 + 0xFFFF8]
cvtsi2sd xmm15, qword [r14 + r15 * 8 + 0xFFFF8]
