$date
	Sat Sep 13 20:32:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_line_buffer $end
$var wire 1 ! window_valid $end
$var wire 72 " window_out [71:0] $end
$var wire 8 # win8 [7:0] $end
$var wire 8 $ win7 [7:0] $end
$var wire 8 % win6 [7:0] $end
$var wire 8 & win5 [7:0] $end
$var wire 8 ' win4 [7:0] $end
$var wire 8 ( win3 [7:0] $end
$var wire 8 ) win2 [7:0] $end
$var wire 8 * win1 [7:0] $end
$var wire 8 + win0 [7:0] $end
$var reg 1 , clk $end
$var reg 8 - pixel_in [7:0] $end
$var reg 1 . pixel_valid $end
$var reg 1 / rst $end
$var integer 32 0 i [31:0] $end
$scope module uut $end
$var wire 1 , clk $end
$var wire 8 1 pixel_in [7:0] $end
$var wire 1 . pixel_valid $end
$var wire 1 / rst $end
$var reg 3 2 col [2:0] $end
$var reg 3 3 row [2:0] $end
$var reg 72 4 window_out [71:0] $end
$var reg 1 ! window_valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4
b0 3
b0 2
b0 1
bx 0
1/
0.
b0 -
0,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
0!
$end
#5000
1,
#10000
0,
b0 0
0/
#15000
1.
b1 0
1,
#20000
0,
#25000
b1 2
b1 -
b1 1
b10 0
1,
#30000
0,
#35000
b10 2
b10 -
b10 1
b11 0
1,
#40000
0,
#45000
b11 2
b11 -
b11 1
b100 0
1,
#50000
0,
#55000
b100 2
b100 -
b100 1
b101 0
1,
#60000
0,
#65000
b101 2
b101 -
b101 1
b110 0
1,
#70000
0,
#75000
b110 2
b110 -
b110 1
b111 0
1,
#80000
0,
#85000
b111 2
b111 -
b111 1
b1000 0
1,
#90000
0,
#95000
b1 3
b0 2
b1000 -
b1000 1
b1001 0
1,
#100000
0,
#105000
b1 2
b1001 -
b1001 1
b1010 0
1,
#110000
0,
#115000
b10 2
b1010 -
b1010 1
b1011 0
1,
#120000
0,
#125000
b11 2
b1011 -
b1011 1
b1100 0
1,
#130000
0,
#135000
b100 2
b1100 -
b1100 1
b1101 0
1,
#140000
0,
#145000
b101 2
b1101 -
b1101 1
b1110 0
1,
#150000
0,
#155000
b110 2
b1110 -
b1110 1
b1111 0
1,
#160000
0,
#165000
b111 2
b1111 -
b1111 1
b10000 0
1,
#170000
0,
#175000
b10 3
b0 2
0.
1,
#180000
0,
#185000
1,
#190000
0,
#195000
1,
#200000
0,
#205000
1,
#210000
0,
#215000
1,
#220000
0,
#225000
1,
