# sequence_detector_verilog_5_bit
sequence_detector_verilog_5_bit 01101
![image](https://user-images.githubusercontent.com/39345855/48972448-38dd0b00-eff0-11e8-890c-9b85d3015f63.png)
here is output oof sequence 
