|cpu_dec_slow
CLK => clk_down:C1.CLK_IN
RESET_N => cpu_dec:C2.RESET_N
IO65_IN[0] => cpu_dec:C2.IO65_IN[0]
IO65_IN[1] => cpu_dec:C2.IO65_IN[1]
IO65_IN[2] => cpu_dec:C2.IO65_IN[2]
IO65_IN[3] => cpu_dec:C2.IO65_IN[3]
IO65_IN[4] => cpu_dec:C2.IO65_IN[4]
IO65_IN[5] => cpu_dec:C2.IO65_IN[5]
IO65_IN[6] => cpu_dec:C2.IO65_IN[6]
IO65_IN[7] => cpu_dec:C2.IO65_IN[7]
IO65_IN[8] => cpu_dec:C2.IO65_IN[8]
IO65_IN[9] => cpu_dec:C2.IO65_IN[9]
IO65_IN[10] => cpu_dec:C2.IO65_IN[10]
IO65_IN[11] => cpu_dec:C2.IO65_IN[11]
IO65_IN[12] => cpu_dec:C2.IO65_IN[12]
IO65_IN[13] => cpu_dec:C2.IO65_IN[13]
IO65_IN[14] => cpu_dec:C2.IO65_IN[14]
IO65_IN[15] => cpu_dec:C2.IO65_IN[15]
IO64_OUT[0] << cpu_dec:C2.IO64_OUT[0]
IO64_OUT[1] << cpu_dec:C2.IO64_OUT[1]
IO64_OUT[2] << cpu_dec:C2.IO64_OUT[2]
IO64_OUT[3] << cpu_dec:C2.IO64_OUT[3]
IO64_OUT[4] << cpu_dec:C2.IO64_OUT[4]
IO64_OUT[5] << cpu_dec:C2.IO64_OUT[5]
IO64_OUT[6] << cpu_dec:C2.IO64_OUT[6]
IO64_OUT[7] << cpu_dec:C2.IO64_OUT[7]
IO64_OUT[8] << cpu_dec:C2.IO64_OUT[8]
IO64_OUT[9] << cpu_dec:C2.IO64_OUT[9]
IO64_OUT[10] << cpu_dec:C2.IO64_OUT[10]
IO64_OUT[11] << cpu_dec:C2.IO64_OUT[11]
IO64_OUT[12] << cpu_dec:C2.IO64_OUT[12]
IO64_OUT[13] << cpu_dec:C2.IO64_OUT[13]
IO64_OUT[14] << cpu_dec:C2.IO64_OUT[14]
IO64_OUT[15] << cpu_dec:C2.IO64_OUT[15]
HEX4[0] << cpu_dec:C2.HEX4[0]
HEX4[1] << cpu_dec:C2.HEX4[1]
HEX4[2] << cpu_dec:C2.HEX4[2]
HEX4[3] << cpu_dec:C2.HEX4[3]
HEX4[4] << cpu_dec:C2.HEX4[4]
HEX4[5] << cpu_dec:C2.HEX4[5]
HEX4[6] << cpu_dec:C2.HEX4[6]
HEX3[0] << cpu_dec:C2.HEX3[0]
HEX3[1] << cpu_dec:C2.HEX3[1]
HEX3[2] << cpu_dec:C2.HEX3[2]
HEX3[3] << cpu_dec:C2.HEX3[3]
HEX3[4] << cpu_dec:C2.HEX3[4]
HEX3[5] << cpu_dec:C2.HEX3[5]
HEX3[6] << cpu_dec:C2.HEX3[6]
HEX2[0] << cpu_dec:C2.HEX2[0]
HEX2[1] << cpu_dec:C2.HEX2[1]
HEX2[2] << cpu_dec:C2.HEX2[2]
HEX2[3] << cpu_dec:C2.HEX2[3]
HEX2[4] << cpu_dec:C2.HEX2[4]
HEX2[5] << cpu_dec:C2.HEX2[5]
HEX2[6] << cpu_dec:C2.HEX2[6]
HEX1[0] << cpu_dec:C2.HEX1[0]
HEX1[1] << cpu_dec:C2.HEX1[1]
HEX1[2] << cpu_dec:C2.HEX1[2]
HEX1[3] << cpu_dec:C2.HEX1[3]
HEX1[4] << cpu_dec:C2.HEX1[4]
HEX1[5] << cpu_dec:C2.HEX1[5]
HEX1[6] << cpu_dec:C2.HEX1[6]
HEX0[0] << cpu_dec:C2.HEX0[0]
HEX0[1] << cpu_dec:C2.HEX0[1]
HEX0[2] << cpu_dec:C2.HEX0[2]
HEX0[3] << cpu_dec:C2.HEX0[3]
HEX0[4] << cpu_dec:C2.HEX0[4]
HEX0[5] << cpu_dec:C2.HEX0[5]
HEX0[6] << cpu_dec:C2.HEX0[6]


|cpu_dec_slow|clk_down:C1
CLK_IN => COUNT[0].CLK
CLK_IN => COUNT[1].CLK
CLK_IN => COUNT[2].CLK
CLK_IN => COUNT[3].CLK
CLK_IN => COUNT[4].CLK
CLK_IN => COUNT[5].CLK
CLK_IN => COUNT[6].CLK
CLK_IN => COUNT[7].CLK
CLK_IN => COUNT[8].CLK
CLK_IN => COUNT[9].CLK
CLK_IN => COUNT[10].CLK
CLK_IN => COUNT[11].CLK
CLK_IN => COUNT[12].CLK
CLK_IN => COUNT[13].CLK
CLK_IN => COUNT[14].CLK
CLK_IN => COUNT[15].CLK
CLK_IN => COUNT[16].CLK
CLK_IN => COUNT[17].CLK
CLK_IN => COUNT[18].CLK
CLK_IN => COUNT[19].CLK
CLK_IN => COUNT[20].CLK
CLK_OUT <= COUNT[20].DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2
CLK => cpu15_mega_ram:C1.CLK
RESET_N => cpu15_mega_ram:C1.RESET_N
IO65_IN[0] => cpu15_mega_ram:C1.IO65_IN[0]
IO65_IN[1] => cpu15_mega_ram:C1.IO65_IN[1]
IO65_IN[2] => cpu15_mega_ram:C1.IO65_IN[2]
IO65_IN[3] => cpu15_mega_ram:C1.IO65_IN[3]
IO65_IN[4] => cpu15_mega_ram:C1.IO65_IN[4]
IO65_IN[5] => cpu15_mega_ram:C1.IO65_IN[5]
IO65_IN[6] => cpu15_mega_ram:C1.IO65_IN[6]
IO65_IN[7] => cpu15_mega_ram:C1.IO65_IN[7]
IO65_IN[8] => cpu15_mega_ram:C1.IO65_IN[8]
IO65_IN[9] => cpu15_mega_ram:C1.IO65_IN[9]
IO65_IN[10] => ~NO_FANOUT~
IO65_IN[11] => ~NO_FANOUT~
IO65_IN[12] => ~NO_FANOUT~
IO65_IN[13] => ~NO_FANOUT~
IO65_IN[14] => ~NO_FANOUT~
IO65_IN[15] => ~NO_FANOUT~
IO64_OUT[0] <= cpu15_mega_ram:C1.IO64_OUT[0]
IO64_OUT[1] <= cpu15_mega_ram:C1.IO64_OUT[1]
IO64_OUT[2] <= cpu15_mega_ram:C1.IO64_OUT[2]
IO64_OUT[3] <= cpu15_mega_ram:C1.IO64_OUT[3]
IO64_OUT[4] <= cpu15_mega_ram:C1.IO64_OUT[4]
IO64_OUT[5] <= cpu15_mega_ram:C1.IO64_OUT[5]
IO64_OUT[6] <= cpu15_mega_ram:C1.IO64_OUT[6]
IO64_OUT[7] <= cpu15_mega_ram:C1.IO64_OUT[7]
IO64_OUT[8] <= cpu15_mega_ram:C1.IO64_OUT[8]
IO64_OUT[9] <= cpu15_mega_ram:C1.IO64_OUT[9]
IO64_OUT[10] <= cpu15_mega_ram:C1.IO64_OUT[10]
IO64_OUT[11] <= cpu15_mega_ram:C1.IO64_OUT[11]
IO64_OUT[12] <= cpu15_mega_ram:C1.IO64_OUT[12]
IO64_OUT[13] <= cpu15_mega_ram:C1.IO64_OUT[13]
IO64_OUT[14] <= cpu15_mega_ram:C1.IO64_OUT[14]
IO64_OUT[15] <= cpu15_mega_ram:C1.IO64_OUT[15]
HEX4[0] <= segment_decoder:C6.SEG7[0]
HEX4[1] <= segment_decoder:C6.SEG7[1]
HEX4[2] <= segment_decoder:C6.SEG7[2]
HEX4[3] <= segment_decoder:C6.SEG7[3]
HEX4[4] <= segment_decoder:C6.SEG7[4]
HEX4[5] <= segment_decoder:C6.SEG7[5]
HEX4[6] <= segment_decoder:C6.SEG7[6]
HEX3[0] <= segment_decoder:C7.SEG7[0]
HEX3[1] <= segment_decoder:C7.SEG7[1]
HEX3[2] <= segment_decoder:C7.SEG7[2]
HEX3[3] <= segment_decoder:C7.SEG7[3]
HEX3[4] <= segment_decoder:C7.SEG7[4]
HEX3[5] <= segment_decoder:C7.SEG7[5]
HEX3[6] <= segment_decoder:C7.SEG7[6]
HEX2[0] <= segment_decoder:C8.SEG7[0]
HEX2[1] <= segment_decoder:C8.SEG7[1]
HEX2[2] <= segment_decoder:C8.SEG7[2]
HEX2[3] <= segment_decoder:C8.SEG7[3]
HEX2[4] <= segment_decoder:C8.SEG7[4]
HEX2[5] <= segment_decoder:C8.SEG7[5]
HEX2[6] <= segment_decoder:C8.SEG7[6]
HEX1[0] <= segment_decoder:C9.SEG7[0]
HEX1[1] <= segment_decoder:C9.SEG7[1]
HEX1[2] <= segment_decoder:C9.SEG7[2]
HEX1[3] <= segment_decoder:C9.SEG7[3]
HEX1[4] <= segment_decoder:C9.SEG7[4]
HEX1[5] <= segment_decoder:C9.SEG7[5]
HEX1[6] <= segment_decoder:C9.SEG7[6]
HEX0[0] <= segment_decoder:C10.SEG7[0]
HEX0[1] <= segment_decoder:C10.SEG7[1]
HEX0[2] <= segment_decoder:C10.SEG7[2]
HEX0[3] <= segment_decoder:C10.SEG7[3]
HEX0[4] <= segment_decoder:C10.SEG7[4]
HEX0[5] <= segment_decoder:C10.SEG7[5]
HEX0[6] <= segment_decoder:C10.SEG7[6]


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1
CLK => clk_gen:C1.CLK
CLK => mega_ram:C8.CLK
RESET_N => exec:C6.RESET_N
RESET_N => reg_wb:C7.RESET_N
IO65_IN[0] => mega_ram:C8.IO65_IN[0]
IO65_IN[1] => mega_ram:C8.IO65_IN[1]
IO65_IN[2] => mega_ram:C8.IO65_IN[2]
IO65_IN[3] => mega_ram:C8.IO65_IN[3]
IO65_IN[4] => mega_ram:C8.IO65_IN[4]
IO65_IN[5] => mega_ram:C8.IO65_IN[5]
IO65_IN[6] => mega_ram:C8.IO65_IN[6]
IO65_IN[7] => mega_ram:C8.IO65_IN[7]
IO65_IN[8] => mega_ram:C8.IO65_IN[8]
IO65_IN[9] => mega_ram:C8.IO65_IN[9]
IO65_IN[10] => ~NO_FANOUT~
IO65_IN[11] => ~NO_FANOUT~
IO65_IN[12] => ~NO_FANOUT~
IO65_IN[13] => ~NO_FANOUT~
IO65_IN[14] => ~NO_FANOUT~
IO65_IN[15] => ~NO_FANOUT~
IO64_OUT[0] <= mega_ram:C8.IO64_OUT[0]
IO64_OUT[1] <= mega_ram:C8.IO64_OUT[1]
IO64_OUT[2] <= mega_ram:C8.IO64_OUT[2]
IO64_OUT[3] <= mega_ram:C8.IO64_OUT[3]
IO64_OUT[4] <= mega_ram:C8.IO64_OUT[4]
IO64_OUT[5] <= mega_ram:C8.IO64_OUT[5]
IO64_OUT[6] <= mega_ram:C8.IO64_OUT[6]
IO64_OUT[7] <= mega_ram:C8.IO64_OUT[7]
IO64_OUT[8] <= mega_ram:C8.IO64_OUT[8]
IO64_OUT[9] <= mega_ram:C8.IO64_OUT[9]
IO64_OUT[10] <= mega_ram:C8.IO64_OUT[10]
IO64_OUT[11] <= mega_ram:C8.IO64_OUT[11]
IO64_OUT[12] <= mega_ram:C8.IO64_OUT[12]
IO64_OUT[13] <= mega_ram:C8.IO64_OUT[13]
IO64_OUT[14] <= mega_ram:C8.IO64_OUT[14]
IO64_OUT[15] <= mega_ram:C8.IO64_OUT[15]


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|clk_gen:C1
CLK => COUNT[0].CLK
CLK => COUNT[1].CLK
CLK => CLK_WB~reg0.CLK
CLK => CLK_EX~reg0.CLK
CLK => CLK_DC~reg0.CLK
CLK => CLK_FT~reg0.CLK
CLK_FT <= CLK_FT~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_DC <= CLK_DC~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_WB <= CLK_WB~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_EX <= CLK_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|fetch_rom:C2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|fetch_rom:C2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ku14:auto_generated.address_a[0]
address_a[1] => altsyncram_ku14:auto_generated.address_a[1]
address_a[2] => altsyncram_ku14:auto_generated.address_a[2]
address_a[3] => altsyncram_ku14:auto_generated.address_a[3]
address_a[4] => altsyncram_ku14:auto_generated.address_a[4]
address_a[5] => altsyncram_ku14:auto_generated.address_a[5]
address_a[6] => altsyncram_ku14:auto_generated.address_a[6]
address_a[7] => altsyncram_ku14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ku14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ku14:auto_generated.q_a[0]
q_a[1] <= altsyncram_ku14:auto_generated.q_a[1]
q_a[2] <= altsyncram_ku14:auto_generated.q_a[2]
q_a[3] <= altsyncram_ku14:auto_generated.q_a[3]
q_a[4] <= altsyncram_ku14:auto_generated.q_a[4]
q_a[5] <= altsyncram_ku14:auto_generated.q_a[5]
q_a[6] <= altsyncram_ku14:auto_generated.q_a[6]
q_a[7] <= altsyncram_ku14:auto_generated.q_a[7]
q_a[8] <= altsyncram_ku14:auto_generated.q_a[8]
q_a[9] <= altsyncram_ku14:auto_generated.q_a[9]
q_a[10] <= altsyncram_ku14:auto_generated.q_a[10]
q_a[11] <= altsyncram_ku14:auto_generated.q_a[11]
q_a[12] <= altsyncram_ku14:auto_generated.q_a[12]
q_a[13] <= altsyncram_ku14:auto_generated.q_a[13]
q_a[14] <= altsyncram_ku14:auto_generated.q_a[14]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|fetch_rom:C2|altsyncram:altsyncram_component|altsyncram_ku14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|decode:C3
CLK_DC => OP_DATA[0]~reg0.CLK
CLK_DC => OP_DATA[1]~reg0.CLK
CLK_DC => OP_DATA[2]~reg0.CLK
CLK_DC => OP_DATA[3]~reg0.CLK
CLK_DC => OP_DATA[4]~reg0.CLK
CLK_DC => OP_DATA[5]~reg0.CLK
CLK_DC => OP_DATA[6]~reg0.CLK
CLK_DC => OP_DATA[7]~reg0.CLK
CLK_DC => OP_CODE[0]~reg0.CLK
CLK_DC => OP_CODE[1]~reg0.CLK
CLK_DC => OP_CODE[2]~reg0.CLK
CLK_DC => OP_CODE[3]~reg0.CLK
PROM_OUT[0] => OP_DATA[0]~reg0.DATAIN
PROM_OUT[1] => OP_DATA[1]~reg0.DATAIN
PROM_OUT[2] => OP_DATA[2]~reg0.DATAIN
PROM_OUT[3] => OP_DATA[3]~reg0.DATAIN
PROM_OUT[4] => OP_DATA[4]~reg0.DATAIN
PROM_OUT[5] => OP_DATA[5]~reg0.DATAIN
PROM_OUT[6] => OP_DATA[6]~reg0.DATAIN
PROM_OUT[7] => OP_DATA[7]~reg0.DATAIN
PROM_OUT[8] => ~NO_FANOUT~
PROM_OUT[9] => ~NO_FANOUT~
PROM_OUT[10] => ~NO_FANOUT~
PROM_OUT[11] => OP_CODE[0]~reg0.DATAIN
PROM_OUT[12] => OP_CODE[1]~reg0.DATAIN
PROM_OUT[13] => OP_CODE[2]~reg0.DATAIN
PROM_OUT[14] => OP_CODE[3]~reg0.DATAIN
OP_CODE[0] <= OP_CODE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OP_CODE[1] <= OP_CODE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OP_CODE[2] <= OP_CODE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OP_CODE[3] <= OP_CODE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OP_DATA[0] <= OP_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OP_DATA[1] <= OP_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OP_DATA[2] <= OP_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OP_DATA[3] <= OP_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OP_DATA[4] <= OP_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OP_DATA[5] <= OP_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OP_DATA[6] <= OP_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OP_DATA[7] <= OP_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|reg_dc:C4
CLK_DC => N_REG_OUT[0]~reg0.CLK
CLK_DC => N_REG_OUT[1]~reg0.CLK
CLK_DC => N_REG_OUT[2]~reg0.CLK
CLK_DC => REG_OUT[0]~reg0.CLK
CLK_DC => REG_OUT[1]~reg0.CLK
CLK_DC => REG_OUT[2]~reg0.CLK
CLK_DC => REG_OUT[3]~reg0.CLK
CLK_DC => REG_OUT[4]~reg0.CLK
CLK_DC => REG_OUT[5]~reg0.CLK
CLK_DC => REG_OUT[6]~reg0.CLK
CLK_DC => REG_OUT[7]~reg0.CLK
CLK_DC => REG_OUT[8]~reg0.CLK
CLK_DC => REG_OUT[9]~reg0.CLK
CLK_DC => REG_OUT[10]~reg0.CLK
CLK_DC => REG_OUT[11]~reg0.CLK
CLK_DC => REG_OUT[12]~reg0.CLK
CLK_DC => REG_OUT[13]~reg0.CLK
CLK_DC => REG_OUT[14]~reg0.CLK
CLK_DC => REG_OUT[15]~reg0.CLK
N_REG_IN[0] => Mux0.IN2
N_REG_IN[0] => Mux1.IN2
N_REG_IN[0] => Mux2.IN2
N_REG_IN[0] => Mux3.IN2
N_REG_IN[0] => Mux4.IN2
N_REG_IN[0] => Mux5.IN2
N_REG_IN[0] => Mux6.IN2
N_REG_IN[0] => Mux7.IN2
N_REG_IN[0] => Mux8.IN2
N_REG_IN[0] => Mux9.IN2
N_REG_IN[0] => Mux10.IN2
N_REG_IN[0] => Mux11.IN2
N_REG_IN[0] => Mux12.IN2
N_REG_IN[0] => Mux13.IN2
N_REG_IN[0] => Mux14.IN2
N_REG_IN[0] => Mux15.IN2
N_REG_IN[0] => N_REG_OUT[0]~reg0.DATAIN
N_REG_IN[1] => Mux0.IN1
N_REG_IN[1] => Mux1.IN1
N_REG_IN[1] => Mux2.IN1
N_REG_IN[1] => Mux3.IN1
N_REG_IN[1] => Mux4.IN1
N_REG_IN[1] => Mux5.IN1
N_REG_IN[1] => Mux6.IN1
N_REG_IN[1] => Mux7.IN1
N_REG_IN[1] => Mux8.IN1
N_REG_IN[1] => Mux9.IN1
N_REG_IN[1] => Mux10.IN1
N_REG_IN[1] => Mux11.IN1
N_REG_IN[1] => Mux12.IN1
N_REG_IN[1] => Mux13.IN1
N_REG_IN[1] => Mux14.IN1
N_REG_IN[1] => Mux15.IN1
N_REG_IN[1] => N_REG_OUT[1]~reg0.DATAIN
N_REG_IN[2] => Mux0.IN0
N_REG_IN[2] => Mux1.IN0
N_REG_IN[2] => Mux2.IN0
N_REG_IN[2] => Mux3.IN0
N_REG_IN[2] => Mux4.IN0
N_REG_IN[2] => Mux5.IN0
N_REG_IN[2] => Mux6.IN0
N_REG_IN[2] => Mux7.IN0
N_REG_IN[2] => Mux8.IN0
N_REG_IN[2] => Mux9.IN0
N_REG_IN[2] => Mux10.IN0
N_REG_IN[2] => Mux11.IN0
N_REG_IN[2] => Mux12.IN0
N_REG_IN[2] => Mux13.IN0
N_REG_IN[2] => Mux14.IN0
N_REG_IN[2] => Mux15.IN0
N_REG_IN[2] => N_REG_OUT[2]~reg0.DATAIN
REG_0[0] => Mux15.IN3
REG_0[1] => Mux14.IN3
REG_0[2] => Mux13.IN3
REG_0[3] => Mux12.IN3
REG_0[4] => Mux11.IN3
REG_0[5] => Mux10.IN3
REG_0[6] => Mux9.IN3
REG_0[7] => Mux8.IN3
REG_0[8] => Mux7.IN3
REG_0[9] => Mux6.IN3
REG_0[10] => Mux5.IN3
REG_0[11] => Mux4.IN3
REG_0[12] => Mux3.IN3
REG_0[13] => Mux2.IN3
REG_0[14] => Mux1.IN3
REG_0[15] => Mux0.IN3
REG_1[0] => Mux15.IN4
REG_1[1] => Mux14.IN4
REG_1[2] => Mux13.IN4
REG_1[3] => Mux12.IN4
REG_1[4] => Mux11.IN4
REG_1[5] => Mux10.IN4
REG_1[6] => Mux9.IN4
REG_1[7] => Mux8.IN4
REG_1[8] => Mux7.IN4
REG_1[9] => Mux6.IN4
REG_1[10] => Mux5.IN4
REG_1[11] => Mux4.IN4
REG_1[12] => Mux3.IN4
REG_1[13] => Mux2.IN4
REG_1[14] => Mux1.IN4
REG_1[15] => Mux0.IN4
REG_2[0] => Mux15.IN5
REG_2[1] => Mux14.IN5
REG_2[2] => Mux13.IN5
REG_2[3] => Mux12.IN5
REG_2[4] => Mux11.IN5
REG_2[5] => Mux10.IN5
REG_2[6] => Mux9.IN5
REG_2[7] => Mux8.IN5
REG_2[8] => Mux7.IN5
REG_2[9] => Mux6.IN5
REG_2[10] => Mux5.IN5
REG_2[11] => Mux4.IN5
REG_2[12] => Mux3.IN5
REG_2[13] => Mux2.IN5
REG_2[14] => Mux1.IN5
REG_2[15] => Mux0.IN5
REG_3[0] => Mux15.IN6
REG_3[1] => Mux14.IN6
REG_3[2] => Mux13.IN6
REG_3[3] => Mux12.IN6
REG_3[4] => Mux11.IN6
REG_3[5] => Mux10.IN6
REG_3[6] => Mux9.IN6
REG_3[7] => Mux8.IN6
REG_3[8] => Mux7.IN6
REG_3[9] => Mux6.IN6
REG_3[10] => Mux5.IN6
REG_3[11] => Mux4.IN6
REG_3[12] => Mux3.IN6
REG_3[13] => Mux2.IN6
REG_3[14] => Mux1.IN6
REG_3[15] => Mux0.IN6
REG_4[0] => Mux15.IN7
REG_4[1] => Mux14.IN7
REG_4[2] => Mux13.IN7
REG_4[3] => Mux12.IN7
REG_4[4] => Mux11.IN7
REG_4[5] => Mux10.IN7
REG_4[6] => Mux9.IN7
REG_4[7] => Mux8.IN7
REG_4[8] => Mux7.IN7
REG_4[9] => Mux6.IN7
REG_4[10] => Mux5.IN7
REG_4[11] => Mux4.IN7
REG_4[12] => Mux3.IN7
REG_4[13] => Mux2.IN7
REG_4[14] => Mux1.IN7
REG_4[15] => Mux0.IN7
REG_5[0] => Mux15.IN8
REG_5[1] => Mux14.IN8
REG_5[2] => Mux13.IN8
REG_5[3] => Mux12.IN8
REG_5[4] => Mux11.IN8
REG_5[5] => Mux10.IN8
REG_5[6] => Mux9.IN8
REG_5[7] => Mux8.IN8
REG_5[8] => Mux7.IN8
REG_5[9] => Mux6.IN8
REG_5[10] => Mux5.IN8
REG_5[11] => Mux4.IN8
REG_5[12] => Mux3.IN8
REG_5[13] => Mux2.IN8
REG_5[14] => Mux1.IN8
REG_5[15] => Mux0.IN8
REG_6[0] => Mux15.IN9
REG_6[1] => Mux14.IN9
REG_6[2] => Mux13.IN9
REG_6[3] => Mux12.IN9
REG_6[4] => Mux11.IN9
REG_6[5] => Mux10.IN9
REG_6[6] => Mux9.IN9
REG_6[7] => Mux8.IN9
REG_6[8] => Mux7.IN9
REG_6[9] => Mux6.IN9
REG_6[10] => Mux5.IN9
REG_6[11] => Mux4.IN9
REG_6[12] => Mux3.IN9
REG_6[13] => Mux2.IN9
REG_6[14] => Mux1.IN9
REG_6[15] => Mux0.IN9
REG_7[0] => Mux15.IN10
REG_7[1] => Mux14.IN10
REG_7[2] => Mux13.IN10
REG_7[3] => Mux12.IN10
REG_7[4] => Mux11.IN10
REG_7[5] => Mux10.IN10
REG_7[6] => Mux9.IN10
REG_7[7] => Mux8.IN10
REG_7[8] => Mux7.IN10
REG_7[9] => Mux6.IN10
REG_7[10] => Mux5.IN10
REG_7[11] => Mux4.IN10
REG_7[12] => Mux3.IN10
REG_7[13] => Mux2.IN10
REG_7[14] => Mux1.IN10
REG_7[15] => Mux0.IN10
N_REG_OUT[0] <= N_REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N_REG_OUT[1] <= N_REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N_REG_OUT[2] <= N_REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|reg_dc:C5
CLK_DC => N_REG_OUT[0]~reg0.CLK
CLK_DC => N_REG_OUT[1]~reg0.CLK
CLK_DC => N_REG_OUT[2]~reg0.CLK
CLK_DC => REG_OUT[0]~reg0.CLK
CLK_DC => REG_OUT[1]~reg0.CLK
CLK_DC => REG_OUT[2]~reg0.CLK
CLK_DC => REG_OUT[3]~reg0.CLK
CLK_DC => REG_OUT[4]~reg0.CLK
CLK_DC => REG_OUT[5]~reg0.CLK
CLK_DC => REG_OUT[6]~reg0.CLK
CLK_DC => REG_OUT[7]~reg0.CLK
CLK_DC => REG_OUT[8]~reg0.CLK
CLK_DC => REG_OUT[9]~reg0.CLK
CLK_DC => REG_OUT[10]~reg0.CLK
CLK_DC => REG_OUT[11]~reg0.CLK
CLK_DC => REG_OUT[12]~reg0.CLK
CLK_DC => REG_OUT[13]~reg0.CLK
CLK_DC => REG_OUT[14]~reg0.CLK
CLK_DC => REG_OUT[15]~reg0.CLK
N_REG_IN[0] => Mux0.IN2
N_REG_IN[0] => Mux1.IN2
N_REG_IN[0] => Mux2.IN2
N_REG_IN[0] => Mux3.IN2
N_REG_IN[0] => Mux4.IN2
N_REG_IN[0] => Mux5.IN2
N_REG_IN[0] => Mux6.IN2
N_REG_IN[0] => Mux7.IN2
N_REG_IN[0] => Mux8.IN2
N_REG_IN[0] => Mux9.IN2
N_REG_IN[0] => Mux10.IN2
N_REG_IN[0] => Mux11.IN2
N_REG_IN[0] => Mux12.IN2
N_REG_IN[0] => Mux13.IN2
N_REG_IN[0] => Mux14.IN2
N_REG_IN[0] => Mux15.IN2
N_REG_IN[0] => N_REG_OUT[0]~reg0.DATAIN
N_REG_IN[1] => Mux0.IN1
N_REG_IN[1] => Mux1.IN1
N_REG_IN[1] => Mux2.IN1
N_REG_IN[1] => Mux3.IN1
N_REG_IN[1] => Mux4.IN1
N_REG_IN[1] => Mux5.IN1
N_REG_IN[1] => Mux6.IN1
N_REG_IN[1] => Mux7.IN1
N_REG_IN[1] => Mux8.IN1
N_REG_IN[1] => Mux9.IN1
N_REG_IN[1] => Mux10.IN1
N_REG_IN[1] => Mux11.IN1
N_REG_IN[1] => Mux12.IN1
N_REG_IN[1] => Mux13.IN1
N_REG_IN[1] => Mux14.IN1
N_REG_IN[1] => Mux15.IN1
N_REG_IN[1] => N_REG_OUT[1]~reg0.DATAIN
N_REG_IN[2] => Mux0.IN0
N_REG_IN[2] => Mux1.IN0
N_REG_IN[2] => Mux2.IN0
N_REG_IN[2] => Mux3.IN0
N_REG_IN[2] => Mux4.IN0
N_REG_IN[2] => Mux5.IN0
N_REG_IN[2] => Mux6.IN0
N_REG_IN[2] => Mux7.IN0
N_REG_IN[2] => Mux8.IN0
N_REG_IN[2] => Mux9.IN0
N_REG_IN[2] => Mux10.IN0
N_REG_IN[2] => Mux11.IN0
N_REG_IN[2] => Mux12.IN0
N_REG_IN[2] => Mux13.IN0
N_REG_IN[2] => Mux14.IN0
N_REG_IN[2] => Mux15.IN0
N_REG_IN[2] => N_REG_OUT[2]~reg0.DATAIN
REG_0[0] => Mux15.IN3
REG_0[1] => Mux14.IN3
REG_0[2] => Mux13.IN3
REG_0[3] => Mux12.IN3
REG_0[4] => Mux11.IN3
REG_0[5] => Mux10.IN3
REG_0[6] => Mux9.IN3
REG_0[7] => Mux8.IN3
REG_0[8] => Mux7.IN3
REG_0[9] => Mux6.IN3
REG_0[10] => Mux5.IN3
REG_0[11] => Mux4.IN3
REG_0[12] => Mux3.IN3
REG_0[13] => Mux2.IN3
REG_0[14] => Mux1.IN3
REG_0[15] => Mux0.IN3
REG_1[0] => Mux15.IN4
REG_1[1] => Mux14.IN4
REG_1[2] => Mux13.IN4
REG_1[3] => Mux12.IN4
REG_1[4] => Mux11.IN4
REG_1[5] => Mux10.IN4
REG_1[6] => Mux9.IN4
REG_1[7] => Mux8.IN4
REG_1[8] => Mux7.IN4
REG_1[9] => Mux6.IN4
REG_1[10] => Mux5.IN4
REG_1[11] => Mux4.IN4
REG_1[12] => Mux3.IN4
REG_1[13] => Mux2.IN4
REG_1[14] => Mux1.IN4
REG_1[15] => Mux0.IN4
REG_2[0] => Mux15.IN5
REG_2[1] => Mux14.IN5
REG_2[2] => Mux13.IN5
REG_2[3] => Mux12.IN5
REG_2[4] => Mux11.IN5
REG_2[5] => Mux10.IN5
REG_2[6] => Mux9.IN5
REG_2[7] => Mux8.IN5
REG_2[8] => Mux7.IN5
REG_2[9] => Mux6.IN5
REG_2[10] => Mux5.IN5
REG_2[11] => Mux4.IN5
REG_2[12] => Mux3.IN5
REG_2[13] => Mux2.IN5
REG_2[14] => Mux1.IN5
REG_2[15] => Mux0.IN5
REG_3[0] => Mux15.IN6
REG_3[1] => Mux14.IN6
REG_3[2] => Mux13.IN6
REG_3[3] => Mux12.IN6
REG_3[4] => Mux11.IN6
REG_3[5] => Mux10.IN6
REG_3[6] => Mux9.IN6
REG_3[7] => Mux8.IN6
REG_3[8] => Mux7.IN6
REG_3[9] => Mux6.IN6
REG_3[10] => Mux5.IN6
REG_3[11] => Mux4.IN6
REG_3[12] => Mux3.IN6
REG_3[13] => Mux2.IN6
REG_3[14] => Mux1.IN6
REG_3[15] => Mux0.IN6
REG_4[0] => Mux15.IN7
REG_4[1] => Mux14.IN7
REG_4[2] => Mux13.IN7
REG_4[3] => Mux12.IN7
REG_4[4] => Mux11.IN7
REG_4[5] => Mux10.IN7
REG_4[6] => Mux9.IN7
REG_4[7] => Mux8.IN7
REG_4[8] => Mux7.IN7
REG_4[9] => Mux6.IN7
REG_4[10] => Mux5.IN7
REG_4[11] => Mux4.IN7
REG_4[12] => Mux3.IN7
REG_4[13] => Mux2.IN7
REG_4[14] => Mux1.IN7
REG_4[15] => Mux0.IN7
REG_5[0] => Mux15.IN8
REG_5[1] => Mux14.IN8
REG_5[2] => Mux13.IN8
REG_5[3] => Mux12.IN8
REG_5[4] => Mux11.IN8
REG_5[5] => Mux10.IN8
REG_5[6] => Mux9.IN8
REG_5[7] => Mux8.IN8
REG_5[8] => Mux7.IN8
REG_5[9] => Mux6.IN8
REG_5[10] => Mux5.IN8
REG_5[11] => Mux4.IN8
REG_5[12] => Mux3.IN8
REG_5[13] => Mux2.IN8
REG_5[14] => Mux1.IN8
REG_5[15] => Mux0.IN8
REG_6[0] => Mux15.IN9
REG_6[1] => Mux14.IN9
REG_6[2] => Mux13.IN9
REG_6[3] => Mux12.IN9
REG_6[4] => Mux11.IN9
REG_6[5] => Mux10.IN9
REG_6[6] => Mux9.IN9
REG_6[7] => Mux8.IN9
REG_6[8] => Mux7.IN9
REG_6[9] => Mux6.IN9
REG_6[10] => Mux5.IN9
REG_6[11] => Mux4.IN9
REG_6[12] => Mux3.IN9
REG_6[13] => Mux2.IN9
REG_6[14] => Mux1.IN9
REG_6[15] => Mux0.IN9
REG_7[0] => Mux15.IN10
REG_7[1] => Mux14.IN10
REG_7[2] => Mux13.IN10
REG_7[3] => Mux12.IN10
REG_7[4] => Mux11.IN10
REG_7[5] => Mux10.IN10
REG_7[6] => Mux9.IN10
REG_7[7] => Mux8.IN10
REG_7[8] => Mux7.IN10
REG_7[9] => Mux6.IN10
REG_7[10] => Mux5.IN10
REG_7[11] => Mux4.IN10
REG_7[12] => Mux3.IN10
REG_7[13] => Mux2.IN10
REG_7[14] => Mux1.IN10
REG_7[15] => Mux0.IN10
N_REG_OUT[0] <= N_REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N_REG_OUT[1] <= N_REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N_REG_OUT[2] <= N_REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[0] <= REG_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[1] <= REG_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[2] <= REG_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[3] <= REG_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[4] <= REG_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[5] <= REG_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[6] <= REG_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[7] <= REG_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[8] <= REG_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[9] <= REG_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[10] <= REG_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[11] <= REG_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[12] <= REG_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[13] <= REG_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[14] <= REG_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_OUT[15] <= REG_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|exec:C6
CLK_EX => RAM_IN[0]~reg0.CLK
CLK_EX => RAM_IN[1]~reg0.CLK
CLK_EX => RAM_IN[2]~reg0.CLK
CLK_EX => RAM_IN[3]~reg0.CLK
CLK_EX => RAM_IN[4]~reg0.CLK
CLK_EX => RAM_IN[5]~reg0.CLK
CLK_EX => RAM_IN[6]~reg0.CLK
CLK_EX => RAM_IN[7]~reg0.CLK
CLK_EX => RAM_IN[8]~reg0.CLK
CLK_EX => RAM_IN[9]~reg0.CLK
CLK_EX => RAM_IN[10]~reg0.CLK
CLK_EX => RAM_IN[11]~reg0.CLK
CLK_EX => RAM_IN[12]~reg0.CLK
CLK_EX => RAM_IN[13]~reg0.CLK
CLK_EX => RAM_IN[14]~reg0.CLK
CLK_EX => RAM_IN[15]~reg0.CLK
CLK_EX => RAM_WEN~reg0.CLK
CLK_EX => REG_WEN~reg0.CLK
CLK_EX => REG_IN[0]~reg0.CLK
CLK_EX => REG_IN[1]~reg0.CLK
CLK_EX => REG_IN[2]~reg0.CLK
CLK_EX => REG_IN[3]~reg0.CLK
CLK_EX => REG_IN[4]~reg0.CLK
CLK_EX => REG_IN[5]~reg0.CLK
CLK_EX => REG_IN[6]~reg0.CLK
CLK_EX => REG_IN[7]~reg0.CLK
CLK_EX => REG_IN[8]~reg0.CLK
CLK_EX => REG_IN[9]~reg0.CLK
CLK_EX => REG_IN[10]~reg0.CLK
CLK_EX => REG_IN[11]~reg0.CLK
CLK_EX => REG_IN[12]~reg0.CLK
CLK_EX => REG_IN[13]~reg0.CLK
CLK_EX => REG_IN[14]~reg0.CLK
CLK_EX => REG_IN[15]~reg0.CLK
CLK_EX => CMP_FLAG.CLK
CLK_EX => PC[0].CLK
CLK_EX => PC[1].CLK
CLK_EX => PC[2].CLK
CLK_EX => PC[3].CLK
CLK_EX => PC[4].CLK
CLK_EX => PC[5].CLK
CLK_EX => PC[6].CLK
CLK_EX => PC[7].CLK
RESET_N => PC.OUTPUTSELECT
RESET_N => PC.OUTPUTSELECT
RESET_N => PC.OUTPUTSELECT
RESET_N => PC.OUTPUTSELECT
RESET_N => PC.OUTPUTSELECT
RESET_N => PC.OUTPUTSELECT
RESET_N => PC.OUTPUTSELECT
RESET_N => PC.OUTPUTSELECT
RESET_N => CMP_FLAG.OUTPUTSELECT
RESET_N => RAM_IN[2]~reg0.ENA
RESET_N => RAM_IN[1]~reg0.ENA
RESET_N => RAM_IN[0]~reg0.ENA
RESET_N => RAM_IN[3]~reg0.ENA
RESET_N => RAM_IN[4]~reg0.ENA
RESET_N => RAM_IN[5]~reg0.ENA
RESET_N => RAM_IN[6]~reg0.ENA
RESET_N => RAM_IN[7]~reg0.ENA
RESET_N => RAM_IN[8]~reg0.ENA
RESET_N => RAM_IN[9]~reg0.ENA
RESET_N => RAM_IN[10]~reg0.ENA
RESET_N => RAM_IN[11]~reg0.ENA
RESET_N => RAM_IN[12]~reg0.ENA
RESET_N => RAM_IN[13]~reg0.ENA
RESET_N => RAM_IN[14]~reg0.ENA
RESET_N => RAM_IN[15]~reg0.ENA
RESET_N => RAM_WEN~reg0.ENA
RESET_N => REG_WEN~reg0.ENA
RESET_N => REG_IN[0]~reg0.ENA
RESET_N => REG_IN[1]~reg0.ENA
RESET_N => REG_IN[2]~reg0.ENA
RESET_N => REG_IN[3]~reg0.ENA
RESET_N => REG_IN[4]~reg0.ENA
RESET_N => REG_IN[5]~reg0.ENA
RESET_N => REG_IN[6]~reg0.ENA
RESET_N => REG_IN[7]~reg0.ENA
RESET_N => REG_IN[8]~reg0.ENA
RESET_N => REG_IN[9]~reg0.ENA
RESET_N => REG_IN[10]~reg0.ENA
RESET_N => REG_IN[11]~reg0.ENA
RESET_N => REG_IN[12]~reg0.ENA
RESET_N => REG_IN[13]~reg0.ENA
RESET_N => REG_IN[14]~reg0.ENA
RESET_N => REG_IN[15]~reg0.ENA
OP_CODE[0] => Mux0.IN8
OP_CODE[0] => Mux1.IN7
OP_CODE[0] => Mux2.IN7
OP_CODE[0] => Mux3.IN7
OP_CODE[0] => Mux4.IN7
OP_CODE[0] => Mux5.IN7
OP_CODE[0] => Mux6.IN7
OP_CODE[0] => Mux7.IN7
OP_CODE[0] => Mux8.IN7
OP_CODE[0] => Mux9.IN7
OP_CODE[0] => Mux10.IN7
OP_CODE[0] => Mux11.IN7
OP_CODE[0] => Mux12.IN7
OP_CODE[0] => Mux13.IN7
OP_CODE[0] => Mux14.IN7
OP_CODE[0] => Mux15.IN8
OP_CODE[0] => Mux16.IN19
OP_CODE[0] => Mux17.IN19
OP_CODE[0] => Mux18.IN17
OP_CODE[0] => Mux19.IN17
OP_CODE[0] => Mux20.IN17
OP_CODE[0] => Mux21.IN17
OP_CODE[0] => Mux22.IN17
OP_CODE[0] => Mux23.IN17
OP_CODE[0] => Mux24.IN17
OP_CODE[0] => Mux25.IN17
OP_CODE[0] => Mux26.IN4
OP_CODE[0] => Mux27.IN3
OP_CODE[0] => Mux28.IN3
OP_CODE[0] => Mux29.IN3
OP_CODE[0] => Mux30.IN3
OP_CODE[0] => Mux31.IN3
OP_CODE[0] => Mux32.IN3
OP_CODE[0] => Mux33.IN3
OP_CODE[0] => Mux34.IN3
OP_CODE[0] => Mux35.IN3
OP_CODE[0] => Mux36.IN3
OP_CODE[0] => Mux37.IN3
OP_CODE[0] => Mux38.IN3
OP_CODE[0] => Mux39.IN3
OP_CODE[0] => Mux40.IN3
OP_CODE[0] => Mux41.IN3
OP_CODE[0] => Mux42.IN3
OP_CODE[1] => Mux0.IN7
OP_CODE[1] => Mux1.IN6
OP_CODE[1] => Mux2.IN6
OP_CODE[1] => Mux3.IN6
OP_CODE[1] => Mux4.IN6
OP_CODE[1] => Mux5.IN6
OP_CODE[1] => Mux6.IN6
OP_CODE[1] => Mux7.IN6
OP_CODE[1] => Mux8.IN6
OP_CODE[1] => Mux9.IN6
OP_CODE[1] => Mux10.IN6
OP_CODE[1] => Mux11.IN6
OP_CODE[1] => Mux12.IN6
OP_CODE[1] => Mux13.IN6
OP_CODE[1] => Mux14.IN6
OP_CODE[1] => Mux15.IN7
OP_CODE[1] => Mux16.IN18
OP_CODE[1] => Mux17.IN18
OP_CODE[1] => Mux18.IN16
OP_CODE[1] => Mux19.IN16
OP_CODE[1] => Mux20.IN16
OP_CODE[1] => Mux21.IN16
OP_CODE[1] => Mux22.IN16
OP_CODE[1] => Mux23.IN16
OP_CODE[1] => Mux24.IN16
OP_CODE[1] => Mux25.IN16
OP_CODE[1] => Mux26.IN3
OP_CODE[1] => Mux27.IN2
OP_CODE[1] => Mux28.IN2
OP_CODE[1] => Mux29.IN2
OP_CODE[1] => Mux30.IN2
OP_CODE[1] => Mux31.IN2
OP_CODE[1] => Mux32.IN2
OP_CODE[1] => Mux33.IN2
OP_CODE[1] => Mux34.IN2
OP_CODE[1] => Mux35.IN2
OP_CODE[1] => Mux36.IN2
OP_CODE[1] => Mux37.IN2
OP_CODE[1] => Mux38.IN2
OP_CODE[1] => Mux39.IN2
OP_CODE[1] => Mux40.IN2
OP_CODE[1] => Mux41.IN2
OP_CODE[1] => Mux42.IN2
OP_CODE[2] => Mux0.IN6
OP_CODE[2] => Mux1.IN5
OP_CODE[2] => Mux2.IN5
OP_CODE[2] => Mux3.IN5
OP_CODE[2] => Mux4.IN5
OP_CODE[2] => Mux5.IN5
OP_CODE[2] => Mux6.IN5
OP_CODE[2] => Mux7.IN5
OP_CODE[2] => Mux8.IN5
OP_CODE[2] => Mux9.IN5
OP_CODE[2] => Mux10.IN5
OP_CODE[2] => Mux11.IN5
OP_CODE[2] => Mux12.IN5
OP_CODE[2] => Mux13.IN5
OP_CODE[2] => Mux14.IN5
OP_CODE[2] => Mux15.IN6
OP_CODE[2] => Mux16.IN17
OP_CODE[2] => Mux17.IN17
OP_CODE[2] => Mux18.IN15
OP_CODE[2] => Mux19.IN15
OP_CODE[2] => Mux20.IN15
OP_CODE[2] => Mux21.IN15
OP_CODE[2] => Mux22.IN15
OP_CODE[2] => Mux23.IN15
OP_CODE[2] => Mux24.IN15
OP_CODE[2] => Mux25.IN15
OP_CODE[2] => Mux26.IN2
OP_CODE[2] => Mux27.IN1
OP_CODE[2] => Mux28.IN1
OP_CODE[2] => Mux29.IN1
OP_CODE[2] => Mux30.IN1
OP_CODE[2] => Mux31.IN1
OP_CODE[2] => Mux32.IN1
OP_CODE[2] => Mux33.IN1
OP_CODE[2] => Mux34.IN1
OP_CODE[2] => Mux35.IN1
OP_CODE[2] => Mux36.IN1
OP_CODE[2] => Mux37.IN1
OP_CODE[2] => Mux38.IN1
OP_CODE[2] => Mux39.IN1
OP_CODE[2] => Mux40.IN1
OP_CODE[2] => Mux41.IN1
OP_CODE[2] => Mux42.IN1
OP_CODE[3] => Mux0.IN5
OP_CODE[3] => Mux1.IN4
OP_CODE[3] => Mux2.IN4
OP_CODE[3] => Mux3.IN4
OP_CODE[3] => Mux4.IN4
OP_CODE[3] => Mux5.IN4
OP_CODE[3] => Mux6.IN4
OP_CODE[3] => Mux7.IN4
OP_CODE[3] => Mux8.IN4
OP_CODE[3] => Mux9.IN4
OP_CODE[3] => Mux10.IN4
OP_CODE[3] => Mux11.IN4
OP_CODE[3] => Mux12.IN4
OP_CODE[3] => Mux13.IN4
OP_CODE[3] => Mux14.IN4
OP_CODE[3] => Mux15.IN5
OP_CODE[3] => Mux16.IN16
OP_CODE[3] => Mux17.IN16
OP_CODE[3] => Mux18.IN14
OP_CODE[3] => Mux19.IN14
OP_CODE[3] => Mux20.IN14
OP_CODE[3] => Mux21.IN14
OP_CODE[3] => Mux22.IN14
OP_CODE[3] => Mux23.IN14
OP_CODE[3] => Mux24.IN14
OP_CODE[3] => Mux25.IN14
OP_CODE[3] => Mux26.IN1
OP_CODE[3] => Mux27.IN0
OP_CODE[3] => Mux28.IN0
OP_CODE[3] => Mux29.IN0
OP_CODE[3] => Mux30.IN0
OP_CODE[3] => Mux31.IN0
OP_CODE[3] => Mux32.IN0
OP_CODE[3] => Mux33.IN0
OP_CODE[3] => Mux34.IN0
OP_CODE[3] => Mux35.IN0
OP_CODE[3] => Mux36.IN0
OP_CODE[3] => Mux37.IN0
OP_CODE[3] => Mux38.IN0
OP_CODE[3] => Mux39.IN0
OP_CODE[3] => Mux40.IN0
OP_CODE[3] => Mux41.IN0
OP_CODE[3] => Mux42.IN0
REG_A[0] => Add0.IN16
REG_A[0] => Add1.IN32
REG_A[0] => REG_IN.IN0
REG_A[0] => REG_IN.IN0
REG_A[0] => Equal0.IN15
REG_A[0] => Mux14.IN11
REG_A[0] => Mux15.IN11
REG_A[0] => Mux42.IN4
REG_A[1] => Add0.IN15
REG_A[1] => Add1.IN31
REG_A[1] => REG_IN.IN0
REG_A[1] => REG_IN.IN0
REG_A[1] => Equal0.IN14
REG_A[1] => Mux13.IN11
REG_A[1] => Mux14.IN10
REG_A[1] => Mux15.IN9
REG_A[1] => Mux15.IN10
REG_A[1] => Mux41.IN4
REG_A[2] => Add0.IN14
REG_A[2] => Add1.IN30
REG_A[2] => REG_IN.IN0
REG_A[2] => REG_IN.IN0
REG_A[2] => Equal0.IN13
REG_A[2] => Mux12.IN11
REG_A[2] => Mux13.IN10
REG_A[2] => Mux14.IN8
REG_A[2] => Mux14.IN9
REG_A[2] => Mux40.IN4
REG_A[3] => Add0.IN13
REG_A[3] => Add1.IN29
REG_A[3] => REG_IN.IN0
REG_A[3] => REG_IN.IN0
REG_A[3] => Equal0.IN12
REG_A[3] => Mux11.IN11
REG_A[3] => Mux12.IN10
REG_A[3] => Mux13.IN8
REG_A[3] => Mux13.IN9
REG_A[3] => Mux39.IN4
REG_A[4] => Add0.IN12
REG_A[4] => Add1.IN28
REG_A[4] => REG_IN.IN0
REG_A[4] => REG_IN.IN0
REG_A[4] => Equal0.IN11
REG_A[4] => Mux10.IN11
REG_A[4] => Mux11.IN10
REG_A[4] => Mux12.IN8
REG_A[4] => Mux12.IN9
REG_A[4] => Mux38.IN4
REG_A[5] => Add0.IN11
REG_A[5] => Add1.IN27
REG_A[5] => REG_IN.IN0
REG_A[5] => REG_IN.IN0
REG_A[5] => Equal0.IN10
REG_A[5] => Mux9.IN11
REG_A[5] => Mux10.IN10
REG_A[5] => Mux11.IN8
REG_A[5] => Mux11.IN9
REG_A[5] => Mux37.IN4
REG_A[6] => Add0.IN10
REG_A[6] => Add1.IN26
REG_A[6] => REG_IN.IN0
REG_A[6] => REG_IN.IN0
REG_A[6] => Equal0.IN9
REG_A[6] => Mux8.IN11
REG_A[6] => Mux9.IN10
REG_A[6] => Mux10.IN8
REG_A[6] => Mux10.IN9
REG_A[6] => Mux36.IN4
REG_A[7] => Add0.IN9
REG_A[7] => Add1.IN25
REG_A[7] => REG_IN.IN0
REG_A[7] => REG_IN.IN0
REG_A[7] => Equal0.IN8
REG_A[7] => Mux7.IN11
REG_A[7] => Mux8.IN10
REG_A[7] => Mux9.IN8
REG_A[7] => Mux9.IN9
REG_A[7] => Mux35.IN4
REG_A[8] => Add0.IN8
REG_A[8] => Add1.IN24
REG_A[8] => REG_IN.IN0
REG_A[8] => REG_IN.IN0
REG_A[8] => Equal0.IN7
REG_A[8] => Mux6.IN11
REG_A[8] => Mux7.IN10
REG_A[8] => Mux8.IN8
REG_A[8] => Mux8.IN9
REG_A[8] => Mux34.IN4
REG_A[9] => Add0.IN7
REG_A[9] => Add1.IN23
REG_A[9] => REG_IN.IN0
REG_A[9] => REG_IN.IN0
REG_A[9] => Equal0.IN6
REG_A[9] => Mux5.IN11
REG_A[9] => Mux6.IN10
REG_A[9] => Mux7.IN8
REG_A[9] => Mux7.IN9
REG_A[9] => Mux33.IN4
REG_A[10] => Add0.IN6
REG_A[10] => Add1.IN22
REG_A[10] => REG_IN.IN0
REG_A[10] => REG_IN.IN0
REG_A[10] => Equal0.IN5
REG_A[10] => Mux4.IN11
REG_A[10] => Mux5.IN10
REG_A[10] => Mux6.IN8
REG_A[10] => Mux6.IN9
REG_A[10] => Mux32.IN4
REG_A[11] => Add0.IN5
REG_A[11] => Add1.IN21
REG_A[11] => REG_IN.IN0
REG_A[11] => REG_IN.IN0
REG_A[11] => Equal0.IN4
REG_A[11] => Mux3.IN11
REG_A[11] => Mux4.IN10
REG_A[11] => Mux5.IN8
REG_A[11] => Mux5.IN9
REG_A[11] => Mux31.IN4
REG_A[12] => Add0.IN4
REG_A[12] => Add1.IN20
REG_A[12] => REG_IN.IN0
REG_A[12] => REG_IN.IN0
REG_A[12] => Equal0.IN3
REG_A[12] => Mux2.IN11
REG_A[12] => Mux3.IN10
REG_A[12] => Mux4.IN8
REG_A[12] => Mux4.IN9
REG_A[12] => Mux30.IN4
REG_A[13] => Add0.IN3
REG_A[13] => Add1.IN19
REG_A[13] => REG_IN.IN0
REG_A[13] => REG_IN.IN0
REG_A[13] => Equal0.IN2
REG_A[13] => Mux1.IN11
REG_A[13] => Mux2.IN10
REG_A[13] => Mux3.IN8
REG_A[13] => Mux3.IN9
REG_A[13] => Mux29.IN4
REG_A[14] => Add0.IN2
REG_A[14] => Add1.IN18
REG_A[14] => REG_IN.IN0
REG_A[14] => REG_IN.IN0
REG_A[14] => Equal0.IN1
REG_A[14] => Mux0.IN11
REG_A[14] => Mux1.IN10
REG_A[14] => Mux2.IN8
REG_A[14] => Mux2.IN9
REG_A[14] => Mux28.IN4
REG_A[15] => Add0.IN1
REG_A[15] => Add1.IN17
REG_A[15] => REG_IN.IN0
REG_A[15] => REG_IN.IN0
REG_A[15] => Equal0.IN0
REG_A[15] => Mux0.IN9
REG_A[15] => Mux0.IN10
REG_A[15] => Mux1.IN8
REG_A[15] => Mux1.IN9
REG_A[15] => Mux27.IN4
REG_B[0] => Add0.IN32
REG_B[0] => REG_IN.IN1
REG_B[0] => REG_IN.IN1
REG_B[0] => Equal0.IN31
REG_B[0] => Mux15.IN12
REG_B[0] => Add1.IN16
REG_B[1] => Add0.IN31
REG_B[1] => REG_IN.IN1
REG_B[1] => REG_IN.IN1
REG_B[1] => Equal0.IN30
REG_B[1] => Mux14.IN12
REG_B[1] => Add1.IN15
REG_B[2] => Add0.IN30
REG_B[2] => REG_IN.IN1
REG_B[2] => REG_IN.IN1
REG_B[2] => Equal0.IN29
REG_B[2] => Mux13.IN12
REG_B[2] => Add1.IN14
REG_B[3] => Add0.IN29
REG_B[3] => REG_IN.IN1
REG_B[3] => REG_IN.IN1
REG_B[3] => Equal0.IN28
REG_B[3] => Mux12.IN12
REG_B[3] => Add1.IN13
REG_B[4] => Add0.IN28
REG_B[4] => REG_IN.IN1
REG_B[4] => REG_IN.IN1
REG_B[4] => Equal0.IN27
REG_B[4] => Mux11.IN12
REG_B[4] => Add1.IN12
REG_B[5] => Add0.IN27
REG_B[5] => REG_IN.IN1
REG_B[5] => REG_IN.IN1
REG_B[5] => Equal0.IN26
REG_B[5] => Mux10.IN12
REG_B[5] => Add1.IN11
REG_B[6] => Add0.IN26
REG_B[6] => REG_IN.IN1
REG_B[6] => REG_IN.IN1
REG_B[6] => Equal0.IN25
REG_B[6] => Mux9.IN12
REG_B[6] => Add1.IN10
REG_B[7] => Add0.IN25
REG_B[7] => REG_IN.IN1
REG_B[7] => REG_IN.IN1
REG_B[7] => Equal0.IN24
REG_B[7] => Mux8.IN12
REG_B[7] => Add1.IN9
REG_B[8] => Add0.IN24
REG_B[8] => REG_IN.IN1
REG_B[8] => REG_IN.IN1
REG_B[8] => Equal0.IN23
REG_B[8] => Mux7.IN12
REG_B[8] => Add1.IN8
REG_B[9] => Add0.IN23
REG_B[9] => REG_IN.IN1
REG_B[9] => REG_IN.IN1
REG_B[9] => Equal0.IN22
REG_B[9] => Mux6.IN12
REG_B[9] => Add1.IN7
REG_B[10] => Add0.IN22
REG_B[10] => REG_IN.IN1
REG_B[10] => REG_IN.IN1
REG_B[10] => Equal0.IN21
REG_B[10] => Mux5.IN12
REG_B[10] => Add1.IN6
REG_B[11] => Add0.IN21
REG_B[11] => REG_IN.IN1
REG_B[11] => REG_IN.IN1
REG_B[11] => Equal0.IN20
REG_B[11] => Mux4.IN12
REG_B[11] => Add1.IN5
REG_B[12] => Add0.IN20
REG_B[12] => REG_IN.IN1
REG_B[12] => REG_IN.IN1
REG_B[12] => Equal0.IN19
REG_B[12] => Mux3.IN12
REG_B[12] => Add1.IN4
REG_B[13] => Add0.IN19
REG_B[13] => REG_IN.IN1
REG_B[13] => REG_IN.IN1
REG_B[13] => Equal0.IN18
REG_B[13] => Mux2.IN12
REG_B[13] => Add1.IN3
REG_B[14] => Add0.IN18
REG_B[14] => REG_IN.IN1
REG_B[14] => REG_IN.IN1
REG_B[14] => Equal0.IN17
REG_B[14] => Mux1.IN12
REG_B[14] => Add1.IN2
REG_B[15] => Add0.IN17
REG_B[15] => REG_IN.IN1
REG_B[15] => REG_IN.IN1
REG_B[15] => Equal0.IN16
REG_B[15] => Mux0.IN12
REG_B[15] => Add1.IN1
OP_DATA[0] => PC.DATAB
OP_DATA[0] => Mux7.IN13
OP_DATA[0] => Mux15.IN13
OP_DATA[0] => Mux25.IN18
OP_DATA[1] => PC.DATAB
OP_DATA[1] => Mux6.IN13
OP_DATA[1] => Mux14.IN13
OP_DATA[1] => Mux24.IN18
OP_DATA[2] => PC.DATAB
OP_DATA[2] => Mux5.IN13
OP_DATA[2] => Mux13.IN13
OP_DATA[2] => Mux23.IN18
OP_DATA[3] => PC.DATAB
OP_DATA[3] => Mux4.IN13
OP_DATA[3] => Mux12.IN13
OP_DATA[3] => Mux22.IN18
OP_DATA[4] => PC.DATAB
OP_DATA[4] => Mux3.IN13
OP_DATA[4] => Mux11.IN13
OP_DATA[4] => Mux21.IN18
OP_DATA[5] => PC.DATAB
OP_DATA[5] => Mux2.IN13
OP_DATA[5] => Mux10.IN13
OP_DATA[5] => Mux20.IN18
OP_DATA[6] => PC.DATAB
OP_DATA[6] => Mux1.IN13
OP_DATA[6] => Mux9.IN13
OP_DATA[6] => Mux19.IN18
OP_DATA[7] => PC.DATAB
OP_DATA[7] => Mux0.IN13
OP_DATA[7] => Mux8.IN13
OP_DATA[7] => Mux18.IN18
RAM_OUT[0] => Mux15.IN14
RAM_OUT[1] => Mux14.IN14
RAM_OUT[2] => Mux13.IN14
RAM_OUT[3] => Mux12.IN14
RAM_OUT[4] => Mux11.IN14
RAM_OUT[5] => Mux10.IN14
RAM_OUT[6] => Mux9.IN14
RAM_OUT[7] => Mux8.IN14
RAM_OUT[8] => Mux7.IN14
RAM_OUT[9] => Mux6.IN14
RAM_OUT[10] => Mux5.IN14
RAM_OUT[11] => Mux4.IN14
RAM_OUT[12] => Mux3.IN14
RAM_OUT[13] => Mux2.IN14
RAM_OUT[14] => Mux1.IN14
RAM_OUT[15] => Mux0.IN14
P_COUNT[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
P_COUNT[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
P_COUNT[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
P_COUNT[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
P_COUNT[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
P_COUNT[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
P_COUNT[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
P_COUNT[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
REG_IN[0] <= REG_IN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[1] <= REG_IN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[2] <= REG_IN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[3] <= REG_IN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[4] <= REG_IN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[5] <= REG_IN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[6] <= REG_IN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[7] <= REG_IN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[8] <= REG_IN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[9] <= REG_IN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[10] <= REG_IN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[11] <= REG_IN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[12] <= REG_IN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[13] <= REG_IN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[14] <= REG_IN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_IN[15] <= REG_IN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[0] <= RAM_IN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[1] <= RAM_IN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[2] <= RAM_IN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[3] <= RAM_IN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[4] <= RAM_IN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[5] <= RAM_IN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[6] <= RAM_IN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[7] <= RAM_IN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[8] <= RAM_IN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[9] <= RAM_IN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[10] <= RAM_IN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[11] <= RAM_IN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[12] <= RAM_IN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[13] <= RAM_IN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[14] <= RAM_IN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_IN[15] <= RAM_IN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_WEN <= REG_WEN~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_WEN <= RAM_WEN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|reg_wb:C7
CLK_WB => REG_7[0]~reg0.CLK
CLK_WB => REG_7[1]~reg0.CLK
CLK_WB => REG_7[2]~reg0.CLK
CLK_WB => REG_7[3]~reg0.CLK
CLK_WB => REG_7[4]~reg0.CLK
CLK_WB => REG_7[5]~reg0.CLK
CLK_WB => REG_7[6]~reg0.CLK
CLK_WB => REG_7[7]~reg0.CLK
CLK_WB => REG_7[8]~reg0.CLK
CLK_WB => REG_7[9]~reg0.CLK
CLK_WB => REG_7[10]~reg0.CLK
CLK_WB => REG_7[11]~reg0.CLK
CLK_WB => REG_7[12]~reg0.CLK
CLK_WB => REG_7[13]~reg0.CLK
CLK_WB => REG_7[14]~reg0.CLK
CLK_WB => REG_7[15]~reg0.CLK
CLK_WB => REG_6[0]~reg0.CLK
CLK_WB => REG_6[1]~reg0.CLK
CLK_WB => REG_6[2]~reg0.CLK
CLK_WB => REG_6[3]~reg0.CLK
CLK_WB => REG_6[4]~reg0.CLK
CLK_WB => REG_6[5]~reg0.CLK
CLK_WB => REG_6[6]~reg0.CLK
CLK_WB => REG_6[7]~reg0.CLK
CLK_WB => REG_6[8]~reg0.CLK
CLK_WB => REG_6[9]~reg0.CLK
CLK_WB => REG_6[10]~reg0.CLK
CLK_WB => REG_6[11]~reg0.CLK
CLK_WB => REG_6[12]~reg0.CLK
CLK_WB => REG_6[13]~reg0.CLK
CLK_WB => REG_6[14]~reg0.CLK
CLK_WB => REG_6[15]~reg0.CLK
CLK_WB => REG_5[0]~reg0.CLK
CLK_WB => REG_5[1]~reg0.CLK
CLK_WB => REG_5[2]~reg0.CLK
CLK_WB => REG_5[3]~reg0.CLK
CLK_WB => REG_5[4]~reg0.CLK
CLK_WB => REG_5[5]~reg0.CLK
CLK_WB => REG_5[6]~reg0.CLK
CLK_WB => REG_5[7]~reg0.CLK
CLK_WB => REG_5[8]~reg0.CLK
CLK_WB => REG_5[9]~reg0.CLK
CLK_WB => REG_5[10]~reg0.CLK
CLK_WB => REG_5[11]~reg0.CLK
CLK_WB => REG_5[12]~reg0.CLK
CLK_WB => REG_5[13]~reg0.CLK
CLK_WB => REG_5[14]~reg0.CLK
CLK_WB => REG_5[15]~reg0.CLK
CLK_WB => REG_4[0]~reg0.CLK
CLK_WB => REG_4[1]~reg0.CLK
CLK_WB => REG_4[2]~reg0.CLK
CLK_WB => REG_4[3]~reg0.CLK
CLK_WB => REG_4[4]~reg0.CLK
CLK_WB => REG_4[5]~reg0.CLK
CLK_WB => REG_4[6]~reg0.CLK
CLK_WB => REG_4[7]~reg0.CLK
CLK_WB => REG_4[8]~reg0.CLK
CLK_WB => REG_4[9]~reg0.CLK
CLK_WB => REG_4[10]~reg0.CLK
CLK_WB => REG_4[11]~reg0.CLK
CLK_WB => REG_4[12]~reg0.CLK
CLK_WB => REG_4[13]~reg0.CLK
CLK_WB => REG_4[14]~reg0.CLK
CLK_WB => REG_4[15]~reg0.CLK
CLK_WB => REG_3[0]~reg0.CLK
CLK_WB => REG_3[1]~reg0.CLK
CLK_WB => REG_3[2]~reg0.CLK
CLK_WB => REG_3[3]~reg0.CLK
CLK_WB => REG_3[4]~reg0.CLK
CLK_WB => REG_3[5]~reg0.CLK
CLK_WB => REG_3[6]~reg0.CLK
CLK_WB => REG_3[7]~reg0.CLK
CLK_WB => REG_3[8]~reg0.CLK
CLK_WB => REG_3[9]~reg0.CLK
CLK_WB => REG_3[10]~reg0.CLK
CLK_WB => REG_3[11]~reg0.CLK
CLK_WB => REG_3[12]~reg0.CLK
CLK_WB => REG_3[13]~reg0.CLK
CLK_WB => REG_3[14]~reg0.CLK
CLK_WB => REG_3[15]~reg0.CLK
CLK_WB => REG_2[0]~reg0.CLK
CLK_WB => REG_2[1]~reg0.CLK
CLK_WB => REG_2[2]~reg0.CLK
CLK_WB => REG_2[3]~reg0.CLK
CLK_WB => REG_2[4]~reg0.CLK
CLK_WB => REG_2[5]~reg0.CLK
CLK_WB => REG_2[6]~reg0.CLK
CLK_WB => REG_2[7]~reg0.CLK
CLK_WB => REG_2[8]~reg0.CLK
CLK_WB => REG_2[9]~reg0.CLK
CLK_WB => REG_2[10]~reg0.CLK
CLK_WB => REG_2[11]~reg0.CLK
CLK_WB => REG_2[12]~reg0.CLK
CLK_WB => REG_2[13]~reg0.CLK
CLK_WB => REG_2[14]~reg0.CLK
CLK_WB => REG_2[15]~reg0.CLK
CLK_WB => REG_1[0]~reg0.CLK
CLK_WB => REG_1[1]~reg0.CLK
CLK_WB => REG_1[2]~reg0.CLK
CLK_WB => REG_1[3]~reg0.CLK
CLK_WB => REG_1[4]~reg0.CLK
CLK_WB => REG_1[5]~reg0.CLK
CLK_WB => REG_1[6]~reg0.CLK
CLK_WB => REG_1[7]~reg0.CLK
CLK_WB => REG_1[8]~reg0.CLK
CLK_WB => REG_1[9]~reg0.CLK
CLK_WB => REG_1[10]~reg0.CLK
CLK_WB => REG_1[11]~reg0.CLK
CLK_WB => REG_1[12]~reg0.CLK
CLK_WB => REG_1[13]~reg0.CLK
CLK_WB => REG_1[14]~reg0.CLK
CLK_WB => REG_1[15]~reg0.CLK
CLK_WB => REG_0[0]~reg0.CLK
CLK_WB => REG_0[1]~reg0.CLK
CLK_WB => REG_0[2]~reg0.CLK
CLK_WB => REG_0[3]~reg0.CLK
CLK_WB => REG_0[4]~reg0.CLK
CLK_WB => REG_0[5]~reg0.CLK
CLK_WB => REG_0[6]~reg0.CLK
CLK_WB => REG_0[7]~reg0.CLK
CLK_WB => REG_0[8]~reg0.CLK
CLK_WB => REG_0[9]~reg0.CLK
CLK_WB => REG_0[10]~reg0.CLK
CLK_WB => REG_0[11]~reg0.CLK
CLK_WB => REG_0[12]~reg0.CLK
CLK_WB => REG_0[13]~reg0.CLK
CLK_WB => REG_0[14]~reg0.CLK
CLK_WB => REG_0[15]~reg0.CLK
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_0.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_1.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_2.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_3.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_4.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_5.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_6.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
RESET_N => REG_7.OUTPUTSELECT
N_REG[0] => Mux0.IN2
N_REG[0] => Mux1.IN2
N_REG[0] => Mux2.IN2
N_REG[0] => Mux3.IN2
N_REG[0] => Mux4.IN2
N_REG[0] => Mux5.IN2
N_REG[0] => Mux6.IN2
N_REG[0] => Mux7.IN2
N_REG[0] => Mux8.IN2
N_REG[0] => Mux9.IN2
N_REG[0] => Mux10.IN2
N_REG[0] => Mux11.IN2
N_REG[0] => Mux12.IN2
N_REG[0] => Mux13.IN2
N_REG[0] => Mux14.IN2
N_REG[0] => Mux15.IN2
N_REG[0] => Mux16.IN2
N_REG[0] => Mux17.IN2
N_REG[0] => Mux18.IN2
N_REG[0] => Mux19.IN2
N_REG[0] => Mux20.IN2
N_REG[0] => Mux21.IN2
N_REG[0] => Mux22.IN2
N_REG[0] => Mux23.IN2
N_REG[0] => Mux24.IN2
N_REG[0] => Mux25.IN2
N_REG[0] => Mux26.IN2
N_REG[0] => Mux27.IN2
N_REG[0] => Mux28.IN2
N_REG[0] => Mux29.IN2
N_REG[0] => Mux30.IN2
N_REG[0] => Mux31.IN2
N_REG[0] => Mux32.IN2
N_REG[0] => Mux33.IN2
N_REG[0] => Mux34.IN2
N_REG[0] => Mux35.IN2
N_REG[0] => Mux36.IN2
N_REG[0] => Mux37.IN2
N_REG[0] => Mux38.IN2
N_REG[0] => Mux39.IN2
N_REG[0] => Mux40.IN2
N_REG[0] => Mux41.IN2
N_REG[0] => Mux42.IN2
N_REG[0] => Mux43.IN2
N_REG[0] => Mux44.IN2
N_REG[0] => Mux45.IN2
N_REG[0] => Mux46.IN2
N_REG[0] => Mux47.IN2
N_REG[0] => Mux48.IN2
N_REG[0] => Mux49.IN2
N_REG[0] => Mux50.IN2
N_REG[0] => Mux51.IN2
N_REG[0] => Mux52.IN2
N_REG[0] => Mux53.IN2
N_REG[0] => Mux54.IN2
N_REG[0] => Mux55.IN2
N_REG[0] => Mux56.IN2
N_REG[0] => Mux57.IN2
N_REG[0] => Mux58.IN2
N_REG[0] => Mux59.IN2
N_REG[0] => Mux60.IN2
N_REG[0] => Mux61.IN2
N_REG[0] => Mux62.IN2
N_REG[0] => Mux63.IN2
N_REG[0] => Mux64.IN2
N_REG[0] => Mux65.IN2
N_REG[0] => Mux66.IN2
N_REG[0] => Mux67.IN2
N_REG[0] => Mux68.IN2
N_REG[0] => Mux69.IN2
N_REG[0] => Mux70.IN2
N_REG[0] => Mux71.IN2
N_REG[0] => Mux72.IN2
N_REG[0] => Mux73.IN2
N_REG[0] => Mux74.IN2
N_REG[0] => Mux75.IN2
N_REG[0] => Mux76.IN2
N_REG[0] => Mux77.IN2
N_REG[0] => Mux78.IN2
N_REG[0] => Mux79.IN2
N_REG[0] => Mux80.IN2
N_REG[0] => Mux81.IN2
N_REG[0] => Mux82.IN2
N_REG[0] => Mux83.IN2
N_REG[0] => Mux84.IN2
N_REG[0] => Mux85.IN2
N_REG[0] => Mux86.IN2
N_REG[0] => Mux87.IN2
N_REG[0] => Mux88.IN2
N_REG[0] => Mux89.IN2
N_REG[0] => Mux90.IN2
N_REG[0] => Mux91.IN2
N_REG[0] => Mux92.IN2
N_REG[0] => Mux93.IN2
N_REG[0] => Mux94.IN2
N_REG[0] => Mux95.IN2
N_REG[0] => Mux96.IN2
N_REG[0] => Mux97.IN2
N_REG[0] => Mux98.IN2
N_REG[0] => Mux99.IN2
N_REG[0] => Mux100.IN2
N_REG[0] => Mux101.IN2
N_REG[0] => Mux102.IN2
N_REG[0] => Mux103.IN2
N_REG[0] => Mux104.IN2
N_REG[0] => Mux105.IN2
N_REG[0] => Mux106.IN2
N_REG[0] => Mux107.IN2
N_REG[0] => Mux108.IN2
N_REG[0] => Mux109.IN2
N_REG[0] => Mux110.IN2
N_REG[0] => Mux111.IN2
N_REG[0] => Mux112.IN2
N_REG[0] => Mux113.IN2
N_REG[0] => Mux114.IN2
N_REG[0] => Mux115.IN2
N_REG[0] => Mux116.IN2
N_REG[0] => Mux117.IN2
N_REG[0] => Mux118.IN2
N_REG[0] => Mux119.IN2
N_REG[0] => Mux120.IN2
N_REG[0] => Mux121.IN2
N_REG[0] => Mux122.IN2
N_REG[0] => Mux123.IN2
N_REG[0] => Mux124.IN2
N_REG[0] => Mux125.IN2
N_REG[0] => Mux126.IN2
N_REG[0] => Mux127.IN2
N_REG[1] => Mux0.IN1
N_REG[1] => Mux1.IN1
N_REG[1] => Mux2.IN1
N_REG[1] => Mux3.IN1
N_REG[1] => Mux4.IN1
N_REG[1] => Mux5.IN1
N_REG[1] => Mux6.IN1
N_REG[1] => Mux7.IN1
N_REG[1] => Mux8.IN1
N_REG[1] => Mux9.IN1
N_REG[1] => Mux10.IN1
N_REG[1] => Mux11.IN1
N_REG[1] => Mux12.IN1
N_REG[1] => Mux13.IN1
N_REG[1] => Mux14.IN1
N_REG[1] => Mux15.IN1
N_REG[1] => Mux16.IN1
N_REG[1] => Mux17.IN1
N_REG[1] => Mux18.IN1
N_REG[1] => Mux19.IN1
N_REG[1] => Mux20.IN1
N_REG[1] => Mux21.IN1
N_REG[1] => Mux22.IN1
N_REG[1] => Mux23.IN1
N_REG[1] => Mux24.IN1
N_REG[1] => Mux25.IN1
N_REG[1] => Mux26.IN1
N_REG[1] => Mux27.IN1
N_REG[1] => Mux28.IN1
N_REG[1] => Mux29.IN1
N_REG[1] => Mux30.IN1
N_REG[1] => Mux31.IN1
N_REG[1] => Mux32.IN1
N_REG[1] => Mux33.IN1
N_REG[1] => Mux34.IN1
N_REG[1] => Mux35.IN1
N_REG[1] => Mux36.IN1
N_REG[1] => Mux37.IN1
N_REG[1] => Mux38.IN1
N_REG[1] => Mux39.IN1
N_REG[1] => Mux40.IN1
N_REG[1] => Mux41.IN1
N_REG[1] => Mux42.IN1
N_REG[1] => Mux43.IN1
N_REG[1] => Mux44.IN1
N_REG[1] => Mux45.IN1
N_REG[1] => Mux46.IN1
N_REG[1] => Mux47.IN1
N_REG[1] => Mux48.IN1
N_REG[1] => Mux49.IN1
N_REG[1] => Mux50.IN1
N_REG[1] => Mux51.IN1
N_REG[1] => Mux52.IN1
N_REG[1] => Mux53.IN1
N_REG[1] => Mux54.IN1
N_REG[1] => Mux55.IN1
N_REG[1] => Mux56.IN1
N_REG[1] => Mux57.IN1
N_REG[1] => Mux58.IN1
N_REG[1] => Mux59.IN1
N_REG[1] => Mux60.IN1
N_REG[1] => Mux61.IN1
N_REG[1] => Mux62.IN1
N_REG[1] => Mux63.IN1
N_REG[1] => Mux64.IN1
N_REG[1] => Mux65.IN1
N_REG[1] => Mux66.IN1
N_REG[1] => Mux67.IN1
N_REG[1] => Mux68.IN1
N_REG[1] => Mux69.IN1
N_REG[1] => Mux70.IN1
N_REG[1] => Mux71.IN1
N_REG[1] => Mux72.IN1
N_REG[1] => Mux73.IN1
N_REG[1] => Mux74.IN1
N_REG[1] => Mux75.IN1
N_REG[1] => Mux76.IN1
N_REG[1] => Mux77.IN1
N_REG[1] => Mux78.IN1
N_REG[1] => Mux79.IN1
N_REG[1] => Mux80.IN1
N_REG[1] => Mux81.IN1
N_REG[1] => Mux82.IN1
N_REG[1] => Mux83.IN1
N_REG[1] => Mux84.IN1
N_REG[1] => Mux85.IN1
N_REG[1] => Mux86.IN1
N_REG[1] => Mux87.IN1
N_REG[1] => Mux88.IN1
N_REG[1] => Mux89.IN1
N_REG[1] => Mux90.IN1
N_REG[1] => Mux91.IN1
N_REG[1] => Mux92.IN1
N_REG[1] => Mux93.IN1
N_REG[1] => Mux94.IN1
N_REG[1] => Mux95.IN1
N_REG[1] => Mux96.IN1
N_REG[1] => Mux97.IN1
N_REG[1] => Mux98.IN1
N_REG[1] => Mux99.IN1
N_REG[1] => Mux100.IN1
N_REG[1] => Mux101.IN1
N_REG[1] => Mux102.IN1
N_REG[1] => Mux103.IN1
N_REG[1] => Mux104.IN1
N_REG[1] => Mux105.IN1
N_REG[1] => Mux106.IN1
N_REG[1] => Mux107.IN1
N_REG[1] => Mux108.IN1
N_REG[1] => Mux109.IN1
N_REG[1] => Mux110.IN1
N_REG[1] => Mux111.IN1
N_REG[1] => Mux112.IN1
N_REG[1] => Mux113.IN1
N_REG[1] => Mux114.IN1
N_REG[1] => Mux115.IN1
N_REG[1] => Mux116.IN1
N_REG[1] => Mux117.IN1
N_REG[1] => Mux118.IN1
N_REG[1] => Mux119.IN1
N_REG[1] => Mux120.IN1
N_REG[1] => Mux121.IN1
N_REG[1] => Mux122.IN1
N_REG[1] => Mux123.IN1
N_REG[1] => Mux124.IN1
N_REG[1] => Mux125.IN1
N_REG[1] => Mux126.IN1
N_REG[1] => Mux127.IN1
N_REG[2] => Mux0.IN0
N_REG[2] => Mux1.IN0
N_REG[2] => Mux2.IN0
N_REG[2] => Mux3.IN0
N_REG[2] => Mux4.IN0
N_REG[2] => Mux5.IN0
N_REG[2] => Mux6.IN0
N_REG[2] => Mux7.IN0
N_REG[2] => Mux8.IN0
N_REG[2] => Mux9.IN0
N_REG[2] => Mux10.IN0
N_REG[2] => Mux11.IN0
N_REG[2] => Mux12.IN0
N_REG[2] => Mux13.IN0
N_REG[2] => Mux14.IN0
N_REG[2] => Mux15.IN0
N_REG[2] => Mux16.IN0
N_REG[2] => Mux17.IN0
N_REG[2] => Mux18.IN0
N_REG[2] => Mux19.IN0
N_REG[2] => Mux20.IN0
N_REG[2] => Mux21.IN0
N_REG[2] => Mux22.IN0
N_REG[2] => Mux23.IN0
N_REG[2] => Mux24.IN0
N_REG[2] => Mux25.IN0
N_REG[2] => Mux26.IN0
N_REG[2] => Mux27.IN0
N_REG[2] => Mux28.IN0
N_REG[2] => Mux29.IN0
N_REG[2] => Mux30.IN0
N_REG[2] => Mux31.IN0
N_REG[2] => Mux32.IN0
N_REG[2] => Mux33.IN0
N_REG[2] => Mux34.IN0
N_REG[2] => Mux35.IN0
N_REG[2] => Mux36.IN0
N_REG[2] => Mux37.IN0
N_REG[2] => Mux38.IN0
N_REG[2] => Mux39.IN0
N_REG[2] => Mux40.IN0
N_REG[2] => Mux41.IN0
N_REG[2] => Mux42.IN0
N_REG[2] => Mux43.IN0
N_REG[2] => Mux44.IN0
N_REG[2] => Mux45.IN0
N_REG[2] => Mux46.IN0
N_REG[2] => Mux47.IN0
N_REG[2] => Mux48.IN0
N_REG[2] => Mux49.IN0
N_REG[2] => Mux50.IN0
N_REG[2] => Mux51.IN0
N_REG[2] => Mux52.IN0
N_REG[2] => Mux53.IN0
N_REG[2] => Mux54.IN0
N_REG[2] => Mux55.IN0
N_REG[2] => Mux56.IN0
N_REG[2] => Mux57.IN0
N_REG[2] => Mux58.IN0
N_REG[2] => Mux59.IN0
N_REG[2] => Mux60.IN0
N_REG[2] => Mux61.IN0
N_REG[2] => Mux62.IN0
N_REG[2] => Mux63.IN0
N_REG[2] => Mux64.IN0
N_REG[2] => Mux65.IN0
N_REG[2] => Mux66.IN0
N_REG[2] => Mux67.IN0
N_REG[2] => Mux68.IN0
N_REG[2] => Mux69.IN0
N_REG[2] => Mux70.IN0
N_REG[2] => Mux71.IN0
N_REG[2] => Mux72.IN0
N_REG[2] => Mux73.IN0
N_REG[2] => Mux74.IN0
N_REG[2] => Mux75.IN0
N_REG[2] => Mux76.IN0
N_REG[2] => Mux77.IN0
N_REG[2] => Mux78.IN0
N_REG[2] => Mux79.IN0
N_REG[2] => Mux80.IN0
N_REG[2] => Mux81.IN0
N_REG[2] => Mux82.IN0
N_REG[2] => Mux83.IN0
N_REG[2] => Mux84.IN0
N_REG[2] => Mux85.IN0
N_REG[2] => Mux86.IN0
N_REG[2] => Mux87.IN0
N_REG[2] => Mux88.IN0
N_REG[2] => Mux89.IN0
N_REG[2] => Mux90.IN0
N_REG[2] => Mux91.IN0
N_REG[2] => Mux92.IN0
N_REG[2] => Mux93.IN0
N_REG[2] => Mux94.IN0
N_REG[2] => Mux95.IN0
N_REG[2] => Mux96.IN0
N_REG[2] => Mux97.IN0
N_REG[2] => Mux98.IN0
N_REG[2] => Mux99.IN0
N_REG[2] => Mux100.IN0
N_REG[2] => Mux101.IN0
N_REG[2] => Mux102.IN0
N_REG[2] => Mux103.IN0
N_REG[2] => Mux104.IN0
N_REG[2] => Mux105.IN0
N_REG[2] => Mux106.IN0
N_REG[2] => Mux107.IN0
N_REG[2] => Mux108.IN0
N_REG[2] => Mux109.IN0
N_REG[2] => Mux110.IN0
N_REG[2] => Mux111.IN0
N_REG[2] => Mux112.IN0
N_REG[2] => Mux113.IN0
N_REG[2] => Mux114.IN0
N_REG[2] => Mux115.IN0
N_REG[2] => Mux116.IN0
N_REG[2] => Mux117.IN0
N_REG[2] => Mux118.IN0
N_REG[2] => Mux119.IN0
N_REG[2] => Mux120.IN0
N_REG[2] => Mux121.IN0
N_REG[2] => Mux122.IN0
N_REG[2] => Mux123.IN0
N_REG[2] => Mux124.IN0
N_REG[2] => Mux125.IN0
N_REG[2] => Mux126.IN0
N_REG[2] => Mux127.IN0
REG_IN[0] => Mux15.IN3
REG_IN[0] => Mux31.IN3
REG_IN[0] => Mux47.IN3
REG_IN[0] => Mux63.IN3
REG_IN[0] => Mux79.IN3
REG_IN[0] => Mux95.IN3
REG_IN[0] => Mux111.IN3
REG_IN[0] => Mux127.IN3
REG_IN[1] => Mux14.IN3
REG_IN[1] => Mux30.IN3
REG_IN[1] => Mux46.IN3
REG_IN[1] => Mux62.IN3
REG_IN[1] => Mux78.IN3
REG_IN[1] => Mux94.IN3
REG_IN[1] => Mux110.IN3
REG_IN[1] => Mux126.IN3
REG_IN[2] => Mux13.IN3
REG_IN[2] => Mux29.IN3
REG_IN[2] => Mux45.IN3
REG_IN[2] => Mux61.IN3
REG_IN[2] => Mux77.IN3
REG_IN[2] => Mux93.IN3
REG_IN[2] => Mux109.IN3
REG_IN[2] => Mux125.IN3
REG_IN[3] => Mux12.IN3
REG_IN[3] => Mux28.IN3
REG_IN[3] => Mux44.IN3
REG_IN[3] => Mux60.IN3
REG_IN[3] => Mux76.IN3
REG_IN[3] => Mux92.IN3
REG_IN[3] => Mux108.IN3
REG_IN[3] => Mux124.IN3
REG_IN[4] => Mux11.IN3
REG_IN[4] => Mux27.IN3
REG_IN[4] => Mux43.IN3
REG_IN[4] => Mux59.IN3
REG_IN[4] => Mux75.IN3
REG_IN[4] => Mux91.IN3
REG_IN[4] => Mux107.IN3
REG_IN[4] => Mux123.IN3
REG_IN[5] => Mux10.IN3
REG_IN[5] => Mux26.IN3
REG_IN[5] => Mux42.IN3
REG_IN[5] => Mux58.IN3
REG_IN[5] => Mux74.IN3
REG_IN[5] => Mux90.IN3
REG_IN[5] => Mux106.IN3
REG_IN[5] => Mux122.IN3
REG_IN[6] => Mux9.IN3
REG_IN[6] => Mux25.IN3
REG_IN[6] => Mux41.IN3
REG_IN[6] => Mux57.IN3
REG_IN[6] => Mux73.IN3
REG_IN[6] => Mux89.IN3
REG_IN[6] => Mux105.IN3
REG_IN[6] => Mux121.IN3
REG_IN[7] => Mux8.IN3
REG_IN[7] => Mux24.IN3
REG_IN[7] => Mux40.IN3
REG_IN[7] => Mux56.IN3
REG_IN[7] => Mux72.IN3
REG_IN[7] => Mux88.IN3
REG_IN[7] => Mux104.IN3
REG_IN[7] => Mux120.IN3
REG_IN[8] => Mux7.IN3
REG_IN[8] => Mux23.IN3
REG_IN[8] => Mux39.IN3
REG_IN[8] => Mux55.IN3
REG_IN[8] => Mux71.IN3
REG_IN[8] => Mux87.IN3
REG_IN[8] => Mux103.IN3
REG_IN[8] => Mux119.IN3
REG_IN[9] => Mux6.IN3
REG_IN[9] => Mux22.IN3
REG_IN[9] => Mux38.IN3
REG_IN[9] => Mux54.IN3
REG_IN[9] => Mux70.IN3
REG_IN[9] => Mux86.IN3
REG_IN[9] => Mux102.IN3
REG_IN[9] => Mux118.IN3
REG_IN[10] => Mux5.IN3
REG_IN[10] => Mux21.IN3
REG_IN[10] => Mux37.IN3
REG_IN[10] => Mux53.IN3
REG_IN[10] => Mux69.IN3
REG_IN[10] => Mux85.IN3
REG_IN[10] => Mux101.IN3
REG_IN[10] => Mux117.IN3
REG_IN[11] => Mux4.IN3
REG_IN[11] => Mux20.IN3
REG_IN[11] => Mux36.IN3
REG_IN[11] => Mux52.IN3
REG_IN[11] => Mux68.IN3
REG_IN[11] => Mux84.IN3
REG_IN[11] => Mux100.IN3
REG_IN[11] => Mux116.IN3
REG_IN[12] => Mux3.IN3
REG_IN[12] => Mux19.IN3
REG_IN[12] => Mux35.IN3
REG_IN[12] => Mux51.IN3
REG_IN[12] => Mux67.IN3
REG_IN[12] => Mux83.IN3
REG_IN[12] => Mux99.IN3
REG_IN[12] => Mux115.IN3
REG_IN[13] => Mux2.IN3
REG_IN[13] => Mux18.IN3
REG_IN[13] => Mux34.IN3
REG_IN[13] => Mux50.IN3
REG_IN[13] => Mux66.IN3
REG_IN[13] => Mux82.IN3
REG_IN[13] => Mux98.IN3
REG_IN[13] => Mux114.IN3
REG_IN[14] => Mux1.IN3
REG_IN[14] => Mux17.IN3
REG_IN[14] => Mux33.IN3
REG_IN[14] => Mux49.IN3
REG_IN[14] => Mux65.IN3
REG_IN[14] => Mux81.IN3
REG_IN[14] => Mux97.IN3
REG_IN[14] => Mux113.IN3
REG_IN[15] => Mux0.IN3
REG_IN[15] => Mux16.IN3
REG_IN[15] => Mux32.IN3
REG_IN[15] => Mux48.IN3
REG_IN[15] => Mux64.IN3
REG_IN[15] => Mux80.IN3
REG_IN[15] => Mux96.IN3
REG_IN[15] => Mux112.IN3
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_0.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_1.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_2.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_3.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_4.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_5.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_6.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_WEN => REG_7.OUTPUTSELECT
REG_0[0] <= REG_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[1] <= REG_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[2] <= REG_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[3] <= REG_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[4] <= REG_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[5] <= REG_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[6] <= REG_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[7] <= REG_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[8] <= REG_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[9] <= REG_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[10] <= REG_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[11] <= REG_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[12] <= REG_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[13] <= REG_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[14] <= REG_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_0[15] <= REG_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[0] <= REG_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[1] <= REG_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[2] <= REG_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[3] <= REG_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[4] <= REG_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[5] <= REG_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[6] <= REG_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[7] <= REG_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[8] <= REG_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[9] <= REG_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[10] <= REG_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[11] <= REG_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[12] <= REG_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[13] <= REG_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[14] <= REG_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_1[15] <= REG_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[0] <= REG_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[1] <= REG_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[2] <= REG_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[3] <= REG_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[4] <= REG_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[5] <= REG_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[6] <= REG_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[7] <= REG_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[8] <= REG_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[9] <= REG_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[10] <= REG_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[11] <= REG_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[12] <= REG_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[13] <= REG_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[14] <= REG_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_2[15] <= REG_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[0] <= REG_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[1] <= REG_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[2] <= REG_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[3] <= REG_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[4] <= REG_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[5] <= REG_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[6] <= REG_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[7] <= REG_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[8] <= REG_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[9] <= REG_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[10] <= REG_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[11] <= REG_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[12] <= REG_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[13] <= REG_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[14] <= REG_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_3[15] <= REG_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[0] <= REG_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[1] <= REG_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[2] <= REG_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[3] <= REG_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[4] <= REG_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[5] <= REG_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[6] <= REG_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[7] <= REG_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[8] <= REG_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[9] <= REG_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[10] <= REG_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[11] <= REG_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[12] <= REG_4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[13] <= REG_4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[14] <= REG_4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_4[15] <= REG_4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[0] <= REG_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[1] <= REG_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[2] <= REG_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[3] <= REG_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[4] <= REG_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[5] <= REG_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[6] <= REG_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[7] <= REG_5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[8] <= REG_5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[9] <= REG_5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[10] <= REG_5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[11] <= REG_5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[12] <= REG_5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[13] <= REG_5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[14] <= REG_5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_5[15] <= REG_5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[0] <= REG_6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[1] <= REG_6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[2] <= REG_6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[3] <= REG_6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[4] <= REG_6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[5] <= REG_6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[6] <= REG_6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[7] <= REG_6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[8] <= REG_6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[9] <= REG_6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[10] <= REG_6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[11] <= REG_6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[12] <= REG_6[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[13] <= REG_6[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[14] <= REG_6[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_6[15] <= REG_6[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[0] <= REG_7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[1] <= REG_7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[2] <= REG_7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[3] <= REG_7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[4] <= REG_7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[5] <= REG_7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[6] <= REG_7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[7] <= REG_7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[8] <= REG_7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[9] <= REG_7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[10] <= REG_7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[11] <= REG_7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[12] <= REG_7[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[13] <= REG_7[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[14] <= REG_7[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_7[15] <= REG_7[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|mega_ram:C8
CLK => ram_init:C1.clock
CLK => IO64_OUT[0]~reg0.CLK
CLK => IO64_OUT[1]~reg0.CLK
CLK => IO64_OUT[2]~reg0.CLK
CLK => IO64_OUT[3]~reg0.CLK
CLK => IO64_OUT[4]~reg0.CLK
CLK => IO64_OUT[5]~reg0.CLK
CLK => IO64_OUT[6]~reg0.CLK
CLK => IO64_OUT[7]~reg0.CLK
CLK => IO64_OUT[8]~reg0.CLK
CLK => IO64_OUT[9]~reg0.CLK
CLK => IO64_OUT[10]~reg0.CLK
CLK => IO64_OUT[11]~reg0.CLK
CLK => IO64_OUT[12]~reg0.CLK
CLK => IO64_OUT[13]~reg0.CLK
CLK => IO64_OUT[14]~reg0.CLK
CLK => IO64_OUT[15]~reg0.CLK
CLK_EX => RAM_WREN.IN0
CLK_EX => process_1.IN0
RAM_ADDR[0] => LessThan0.IN16
RAM_ADDR[0] => ram_init:C1.address[0]
RAM_ADDR[0] => Equal0.IN7
RAM_ADDR[0] => Equal1.IN6
RAM_ADDR[1] => LessThan0.IN15
RAM_ADDR[1] => ram_init:C1.address[1]
RAM_ADDR[1] => Equal0.IN5
RAM_ADDR[1] => Equal1.IN5
RAM_ADDR[2] => LessThan0.IN14
RAM_ADDR[2] => ram_init:C1.address[2]
RAM_ADDR[2] => Equal0.IN4
RAM_ADDR[2] => Equal1.IN4
RAM_ADDR[3] => LessThan0.IN13
RAM_ADDR[3] => ram_init:C1.address[3]
RAM_ADDR[3] => Equal0.IN3
RAM_ADDR[3] => Equal1.IN3
RAM_ADDR[4] => LessThan0.IN12
RAM_ADDR[4] => ram_init:C1.address[4]
RAM_ADDR[4] => Equal0.IN2
RAM_ADDR[4] => Equal1.IN2
RAM_ADDR[5] => LessThan0.IN11
RAM_ADDR[5] => ram_init:C1.address[5]
RAM_ADDR[5] => Equal0.IN1
RAM_ADDR[5] => Equal1.IN1
RAM_ADDR[6] => LessThan0.IN10
RAM_ADDR[6] => Equal0.IN6
RAM_ADDR[6] => Equal1.IN7
RAM_ADDR[7] => LessThan0.IN9
RAM_ADDR[7] => Equal0.IN0
RAM_ADDR[7] => Equal1.IN0
RAM_IN[0] => IO64_OUT.DATAB
RAM_IN[0] => ram_init:C1.data[0]
RAM_IN[1] => IO64_OUT.DATAB
RAM_IN[1] => ram_init:C1.data[1]
RAM_IN[2] => IO64_OUT.DATAB
RAM_IN[2] => ram_init:C1.data[2]
RAM_IN[3] => IO64_OUT.DATAB
RAM_IN[3] => ram_init:C1.data[3]
RAM_IN[4] => IO64_OUT.DATAB
RAM_IN[4] => ram_init:C1.data[4]
RAM_IN[5] => IO64_OUT.DATAB
RAM_IN[5] => ram_init:C1.data[5]
RAM_IN[6] => IO64_OUT.DATAB
RAM_IN[6] => ram_init:C1.data[6]
RAM_IN[7] => IO64_OUT.DATAB
RAM_IN[7] => ram_init:C1.data[7]
RAM_IN[8] => IO64_OUT.DATAB
RAM_IN[8] => ram_init:C1.data[8]
RAM_IN[9] => IO64_OUT.DATAB
RAM_IN[9] => ram_init:C1.data[9]
RAM_IN[10] => IO64_OUT.DATAB
RAM_IN[10] => ram_init:C1.data[10]
RAM_IN[11] => IO64_OUT.DATAB
RAM_IN[11] => ram_init:C1.data[11]
RAM_IN[12] => IO64_OUT.DATAB
RAM_IN[12] => ram_init:C1.data[12]
RAM_IN[13] => IO64_OUT.DATAB
RAM_IN[13] => ram_init:C1.data[13]
RAM_IN[14] => IO64_OUT.DATAB
RAM_IN[14] => ram_init:C1.data[14]
RAM_IN[15] => IO64_OUT.DATAB
RAM_IN[15] => ram_init:C1.data[15]
IO65_IN[0] => RAM_OUT.DATAB
IO65_IN[1] => RAM_OUT.DATAB
IO65_IN[2] => RAM_OUT.DATAB
IO65_IN[3] => RAM_OUT.DATAB
IO65_IN[4] => RAM_OUT.DATAB
IO65_IN[5] => RAM_OUT.DATAB
IO65_IN[6] => RAM_OUT.DATAB
IO65_IN[7] => RAM_OUT.DATAB
IO65_IN[8] => RAM_OUT.DATAB
IO65_IN[9] => RAM_OUT.DATAB
IO65_IN[10] => RAM_OUT.DATAB
IO65_IN[11] => RAM_OUT.DATAB
IO65_IN[12] => RAM_OUT.DATAB
IO65_IN[13] => RAM_OUT.DATAB
IO65_IN[14] => RAM_OUT.DATAB
IO65_IN[15] => RAM_OUT.DATAB
RAM_WEN => RAM_WREN.IN1
RAM_WEN => process_1.IN1
RAM_OUT[0] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[1] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[2] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[3] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[4] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[5] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[6] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[7] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[8] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[9] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[10] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[11] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[12] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[13] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[14] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[15] <= RAM_OUT.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[0] <= IO64_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[1] <= IO64_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[2] <= IO64_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[3] <= IO64_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[4] <= IO64_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[5] <= IO64_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[6] <= IO64_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[7] <= IO64_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[8] <= IO64_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[9] <= IO64_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[10] <= IO64_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[11] <= IO64_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[12] <= IO64_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[13] <= IO64_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[14] <= IO64_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO64_OUT[15] <= IO64_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|mega_ram:C8|ram_init:C1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|mega_ram:C8|ram_init:C1|altsyncram:altsyncram_component
wren_a => altsyncram_a504:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a504:auto_generated.data_a[0]
data_a[1] => altsyncram_a504:auto_generated.data_a[1]
data_a[2] => altsyncram_a504:auto_generated.data_a[2]
data_a[3] => altsyncram_a504:auto_generated.data_a[3]
data_a[4] => altsyncram_a504:auto_generated.data_a[4]
data_a[5] => altsyncram_a504:auto_generated.data_a[5]
data_a[6] => altsyncram_a504:auto_generated.data_a[6]
data_a[7] => altsyncram_a504:auto_generated.data_a[7]
data_a[8] => altsyncram_a504:auto_generated.data_a[8]
data_a[9] => altsyncram_a504:auto_generated.data_a[9]
data_a[10] => altsyncram_a504:auto_generated.data_a[10]
data_a[11] => altsyncram_a504:auto_generated.data_a[11]
data_a[12] => altsyncram_a504:auto_generated.data_a[12]
data_a[13] => altsyncram_a504:auto_generated.data_a[13]
data_a[14] => altsyncram_a504:auto_generated.data_a[14]
data_a[15] => altsyncram_a504:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a504:auto_generated.address_a[0]
address_a[1] => altsyncram_a504:auto_generated.address_a[1]
address_a[2] => altsyncram_a504:auto_generated.address_a[2]
address_a[3] => altsyncram_a504:auto_generated.address_a[3]
address_a[4] => altsyncram_a504:auto_generated.address_a[4]
address_a[5] => altsyncram_a504:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a504:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a504:auto_generated.q_a[0]
q_a[1] <= altsyncram_a504:auto_generated.q_a[1]
q_a[2] <= altsyncram_a504:auto_generated.q_a[2]
q_a[3] <= altsyncram_a504:auto_generated.q_a[3]
q_a[4] <= altsyncram_a504:auto_generated.q_a[4]
q_a[5] <= altsyncram_a504:auto_generated.q_a[5]
q_a[6] <= altsyncram_a504:auto_generated.q_a[6]
q_a[7] <= altsyncram_a504:auto_generated.q_a[7]
q_a[8] <= altsyncram_a504:auto_generated.q_a[8]
q_a[9] <= altsyncram_a504:auto_generated.q_a[9]
q_a[10] <= altsyncram_a504:auto_generated.q_a[10]
q_a[11] <= altsyncram_a504:auto_generated.q_a[11]
q_a[12] <= altsyncram_a504:auto_generated.q_a[12]
q_a[13] <= altsyncram_a504:auto_generated.q_a[13]
q_a[14] <= altsyncram_a504:auto_generated.q_a[14]
q_a[15] <= altsyncram_a504:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu_dec_slow|cpu_dec:C2|cpu15_mega_ram:C1|mega_ram:C8|ram_init:C1|altsyncram:altsyncram_component|altsyncram_a504:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|cpu_dec_slow|cpu_dec:C2|bin_dec10000:C2
BIN_IN[0] => LessThan0.IN32
BIN_IN[0] => LessThan1.IN32
BIN_IN[0] => LessThan2.IN32
BIN_IN[0] => LessThan3.IN32
BIN_IN[0] => LessThan4.IN32
BIN_IN[0] => LessThan5.IN32
BIN_IN[0] => REMINDER4[0].DATAIN
BIN_IN[1] => LessThan0.IN31
BIN_IN[1] => LessThan1.IN31
BIN_IN[1] => LessThan2.IN31
BIN_IN[1] => LessThan3.IN31
BIN_IN[1] => LessThan4.IN31
BIN_IN[1] => LessThan5.IN31
BIN_IN[1] => REMINDER4[1].DATAIN
BIN_IN[2] => LessThan0.IN30
BIN_IN[2] => LessThan1.IN30
BIN_IN[2] => LessThan2.IN30
BIN_IN[2] => LessThan3.IN30
BIN_IN[2] => LessThan4.IN30
BIN_IN[2] => LessThan5.IN30
BIN_IN[2] => REMINDER4[2].DATAIN
BIN_IN[3] => LessThan0.IN29
BIN_IN[3] => LessThan1.IN29
BIN_IN[3] => LessThan2.IN29
BIN_IN[3] => LessThan3.IN29
BIN_IN[3] => LessThan4.IN29
BIN_IN[3] => LessThan5.IN29
BIN_IN[3] => REMINDER4[3].DATAIN
BIN_IN[4] => LessThan0.IN28
BIN_IN[4] => LessThan1.IN28
BIN_IN[4] => Add1.IN24
BIN_IN[4] => LessThan2.IN28
BIN_IN[4] => LessThan3.IN28
BIN_IN[4] => Add3.IN24
BIN_IN[4] => LessThan4.IN28
BIN_IN[4] => LessThan5.IN28
BIN_IN[4] => Add5.IN24
BIN_IN[4] => REM_INT.DATAA
BIN_IN[4] => REM_INT.DATAB
BIN_IN[4] => REM_INT.DATAB
BIN_IN[4] => REM_INT.DATAB
BIN_IN[5] => LessThan0.IN27
BIN_IN[5] => Add0.IN22
BIN_IN[5] => LessThan1.IN27
BIN_IN[5] => Add1.IN23
BIN_IN[5] => LessThan2.IN27
BIN_IN[5] => LessThan3.IN27
BIN_IN[5] => Add3.IN23
BIN_IN[5] => LessThan4.IN27
BIN_IN[5] => Add4.IN22
BIN_IN[5] => LessThan5.IN27
BIN_IN[5] => Add5.IN23
BIN_IN[5] => REM_INT.DATAA
BIN_IN[5] => REM_INT.DATAB
BIN_IN[6] => LessThan0.IN26
BIN_IN[6] => Add0.IN21
BIN_IN[6] => LessThan1.IN26
BIN_IN[6] => Add1.IN22
BIN_IN[6] => LessThan2.IN26
BIN_IN[6] => Add2.IN20
BIN_IN[6] => LessThan3.IN26
BIN_IN[6] => Add3.IN22
BIN_IN[6] => LessThan4.IN26
BIN_IN[6] => Add4.IN21
BIN_IN[6] => LessThan5.IN26
BIN_IN[6] => Add5.IN22
BIN_IN[6] => REM_INT.DATAA
BIN_IN[7] => LessThan0.IN25
BIN_IN[7] => Add0.IN20
BIN_IN[7] => LessThan1.IN25
BIN_IN[7] => Add1.IN21
BIN_IN[7] => LessThan2.IN25
BIN_IN[7] => Add2.IN19
BIN_IN[7] => LessThan3.IN25
BIN_IN[7] => Add3.IN21
BIN_IN[7] => LessThan4.IN25
BIN_IN[7] => Add4.IN20
BIN_IN[7] => LessThan5.IN25
BIN_IN[7] => Add5.IN21
BIN_IN[7] => REM_INT.DATAA
BIN_IN[8] => LessThan0.IN24
BIN_IN[8] => Add0.IN19
BIN_IN[8] => LessThan1.IN24
BIN_IN[8] => Add1.IN20
BIN_IN[8] => LessThan2.IN24
BIN_IN[8] => Add2.IN18
BIN_IN[8] => LessThan3.IN24
BIN_IN[8] => Add3.IN20
BIN_IN[8] => LessThan4.IN24
BIN_IN[8] => Add4.IN19
BIN_IN[8] => LessThan5.IN24
BIN_IN[8] => Add5.IN20
BIN_IN[8] => REM_INT.DATAA
BIN_IN[9] => LessThan0.IN23
BIN_IN[9] => Add0.IN18
BIN_IN[9] => LessThan1.IN23
BIN_IN[9] => Add1.IN19
BIN_IN[9] => LessThan2.IN23
BIN_IN[9] => Add2.IN17
BIN_IN[9] => LessThan3.IN23
BIN_IN[9] => Add3.IN19
BIN_IN[9] => LessThan4.IN23
BIN_IN[9] => Add4.IN18
BIN_IN[9] => LessThan5.IN23
BIN_IN[9] => Add5.IN19
BIN_IN[9] => REM_INT.DATAA
BIN_IN[10] => LessThan0.IN22
BIN_IN[10] => Add0.IN17
BIN_IN[10] => LessThan1.IN22
BIN_IN[10] => Add1.IN18
BIN_IN[10] => LessThan2.IN22
BIN_IN[10] => Add2.IN16
BIN_IN[10] => LessThan3.IN22
BIN_IN[10] => Add3.IN18
BIN_IN[10] => LessThan4.IN22
BIN_IN[10] => Add4.IN17
BIN_IN[10] => LessThan5.IN22
BIN_IN[10] => Add5.IN18
BIN_IN[10] => REM_INT.DATAA
BIN_IN[11] => LessThan0.IN21
BIN_IN[11] => Add0.IN16
BIN_IN[11] => LessThan1.IN21
BIN_IN[11] => Add1.IN17
BIN_IN[11] => LessThan2.IN21
BIN_IN[11] => Add2.IN15
BIN_IN[11] => LessThan3.IN21
BIN_IN[11] => Add3.IN17
BIN_IN[11] => LessThan4.IN21
BIN_IN[11] => Add4.IN16
BIN_IN[11] => LessThan5.IN21
BIN_IN[11] => Add5.IN17
BIN_IN[11] => REM_INT.DATAA
BIN_IN[12] => LessThan0.IN20
BIN_IN[12] => Add0.IN15
BIN_IN[12] => LessThan1.IN20
BIN_IN[12] => Add1.IN16
BIN_IN[12] => LessThan2.IN20
BIN_IN[12] => Add2.IN14
BIN_IN[12] => LessThan3.IN20
BIN_IN[12] => Add3.IN16
BIN_IN[12] => LessThan4.IN20
BIN_IN[12] => Add4.IN15
BIN_IN[12] => LessThan5.IN20
BIN_IN[12] => Add5.IN16
BIN_IN[12] => REM_INT.DATAA
BIN_IN[13] => LessThan0.IN19
BIN_IN[13] => Add0.IN14
BIN_IN[13] => LessThan1.IN19
BIN_IN[13] => Add1.IN15
BIN_IN[13] => LessThan2.IN19
BIN_IN[13] => Add2.IN13
BIN_IN[13] => LessThan3.IN19
BIN_IN[13] => Add3.IN15
BIN_IN[13] => LessThan4.IN19
BIN_IN[13] => Add4.IN14
BIN_IN[13] => LessThan5.IN19
BIN_IN[13] => Add5.IN15
BIN_IN[13] => REM_INT.DATAA
BIN_IN[14] => LessThan0.IN18
BIN_IN[14] => Add0.IN13
BIN_IN[14] => LessThan1.IN18
BIN_IN[14] => Add1.IN14
BIN_IN[14] => LessThan2.IN18
BIN_IN[14] => Add2.IN12
BIN_IN[14] => LessThan3.IN18
BIN_IN[14] => Add3.IN14
BIN_IN[14] => LessThan4.IN18
BIN_IN[14] => Add4.IN13
BIN_IN[14] => LessThan5.IN18
BIN_IN[14] => Add5.IN14
BIN_IN[15] => LessThan0.IN17
BIN_IN[15] => Add0.IN12
BIN_IN[15] => LessThan1.IN17
BIN_IN[15] => Add1.IN13
BIN_IN[15] => LessThan2.IN17
BIN_IN[15] => Add2.IN11
BIN_IN[15] => LessThan3.IN17
BIN_IN[15] => Add3.IN13
BIN_IN[15] => LessThan4.IN17
BIN_IN[15] => Add4.IN12
BIN_IN[15] => LessThan5.IN17
BIN_IN[15] => Add5.IN13
DEC_OUT4[0] <= DEC_OUT4.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT4[1] <= DEC_OUT4.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT4[2] <= DEC_OUT4.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT4[3] <= <GND>
REMINDER4[0] <= BIN_IN[0].DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[1] <= BIN_IN[1].DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[2] <= BIN_IN[2].DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[3] <= BIN_IN[3].DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[4] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[5] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[6] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[7] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[8] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[9] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[10] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[11] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[12] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER4[13] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|bin_dec1000:C3
BIN_IN3[0] => LessThan0.IN32
BIN_IN3[0] => LessThan1.IN32
BIN_IN3[0] => LessThan2.IN32
BIN_IN3[0] => LessThan3.IN32
BIN_IN3[0] => LessThan4.IN32
BIN_IN3[0] => LessThan5.IN32
BIN_IN3[0] => LessThan6.IN32
BIN_IN3[0] => LessThan7.IN32
BIN_IN3[0] => LessThan8.IN32
BIN_IN3[0] => REMINDER3[0].DATAIN
BIN_IN3[1] => LessThan0.IN31
BIN_IN3[1] => LessThan1.IN31
BIN_IN3[1] => LessThan2.IN31
BIN_IN3[1] => LessThan3.IN31
BIN_IN3[1] => LessThan4.IN31
BIN_IN3[1] => LessThan5.IN31
BIN_IN3[1] => LessThan6.IN31
BIN_IN3[1] => LessThan7.IN31
BIN_IN3[1] => LessThan8.IN31
BIN_IN3[1] => REMINDER3[1].DATAIN
BIN_IN3[2] => LessThan0.IN30
BIN_IN3[2] => LessThan1.IN30
BIN_IN3[2] => LessThan2.IN30
BIN_IN3[2] => LessThan3.IN30
BIN_IN3[2] => LessThan4.IN30
BIN_IN3[2] => LessThan5.IN30
BIN_IN3[2] => LessThan6.IN30
BIN_IN3[2] => LessThan7.IN30
BIN_IN3[2] => LessThan8.IN30
BIN_IN3[2] => REMINDER3[2].DATAIN
BIN_IN3[3] => LessThan0.IN29
BIN_IN3[3] => Add0.IN26
BIN_IN3[3] => LessThan1.IN29
BIN_IN3[3] => LessThan2.IN29
BIN_IN3[3] => Add2.IN26
BIN_IN3[3] => LessThan3.IN29
BIN_IN3[3] => LessThan4.IN29
BIN_IN3[3] => Add4.IN26
BIN_IN3[3] => LessThan5.IN29
BIN_IN3[3] => LessThan6.IN29
BIN_IN3[3] => Add6.IN26
BIN_IN3[3] => LessThan7.IN29
BIN_IN3[3] => LessThan8.IN29
BIN_IN3[3] => Add8.IN26
BIN_IN3[3] => REM_INT.DATAA
BIN_IN3[3] => REM_INT.DATAB
BIN_IN3[3] => REM_INT.DATAB
BIN_IN3[3] => REM_INT.DATAB
BIN_IN3[3] => REM_INT.DATAB
BIN_IN3[4] => LessThan0.IN28
BIN_IN3[4] => Add0.IN25
BIN_IN3[4] => LessThan1.IN28
BIN_IN3[4] => LessThan2.IN28
BIN_IN3[4] => Add2.IN25
BIN_IN3[4] => LessThan3.IN28
BIN_IN3[4] => Add3.IN24
BIN_IN3[4] => LessThan4.IN28
BIN_IN3[4] => Add4.IN25
BIN_IN3[4] => LessThan5.IN28
BIN_IN3[4] => LessThan6.IN28
BIN_IN3[4] => Add6.IN25
BIN_IN3[4] => LessThan7.IN28
BIN_IN3[4] => Add7.IN24
BIN_IN3[4] => LessThan8.IN28
BIN_IN3[4] => Add8.IN25
BIN_IN3[4] => REM_INT.DATAA
BIN_IN3[4] => REM_INT.DATAB
BIN_IN3[4] => REM_INT.DATAB
BIN_IN3[5] => LessThan0.IN27
BIN_IN3[5] => Add0.IN24
BIN_IN3[5] => LessThan1.IN27
BIN_IN3[5] => LessThan2.IN27
BIN_IN3[5] => Add2.IN24
BIN_IN3[5] => LessThan3.IN27
BIN_IN3[5] => Add3.IN23
BIN_IN3[5] => LessThan4.IN27
BIN_IN3[5] => Add4.IN24
BIN_IN3[5] => LessThan5.IN27
BIN_IN3[5] => Add5.IN22
BIN_IN3[5] => LessThan6.IN27
BIN_IN3[5] => Add6.IN24
BIN_IN3[5] => LessThan7.IN27
BIN_IN3[5] => Add7.IN23
BIN_IN3[5] => LessThan8.IN27
BIN_IN3[5] => Add8.IN24
BIN_IN3[5] => REM_INT.DATAA
BIN_IN3[5] => REM_INT.DATAB
BIN_IN3[6] => LessThan0.IN26
BIN_IN3[6] => Add0.IN23
BIN_IN3[6] => LessThan1.IN26
BIN_IN3[6] => Add1.IN20
BIN_IN3[6] => LessThan2.IN26
BIN_IN3[6] => Add2.IN23
BIN_IN3[6] => LessThan3.IN26
BIN_IN3[6] => Add3.IN22
BIN_IN3[6] => LessThan4.IN26
BIN_IN3[6] => Add4.IN23
BIN_IN3[6] => LessThan5.IN26
BIN_IN3[6] => Add5.IN21
BIN_IN3[6] => LessThan6.IN26
BIN_IN3[6] => Add6.IN23
BIN_IN3[6] => LessThan7.IN26
BIN_IN3[6] => Add7.IN22
BIN_IN3[6] => LessThan8.IN26
BIN_IN3[6] => Add8.IN23
BIN_IN3[6] => REM_INT.DATAA
BIN_IN3[7] => LessThan0.IN25
BIN_IN3[7] => Add0.IN22
BIN_IN3[7] => LessThan1.IN25
BIN_IN3[7] => Add1.IN19
BIN_IN3[7] => LessThan2.IN25
BIN_IN3[7] => Add2.IN22
BIN_IN3[7] => LessThan3.IN25
BIN_IN3[7] => Add3.IN21
BIN_IN3[7] => LessThan4.IN25
BIN_IN3[7] => Add4.IN22
BIN_IN3[7] => LessThan5.IN25
BIN_IN3[7] => Add5.IN20
BIN_IN3[7] => LessThan6.IN25
BIN_IN3[7] => Add6.IN22
BIN_IN3[7] => LessThan7.IN25
BIN_IN3[7] => Add7.IN21
BIN_IN3[7] => LessThan8.IN25
BIN_IN3[7] => Add8.IN22
BIN_IN3[7] => REM_INT.DATAA
BIN_IN3[8] => LessThan0.IN24
BIN_IN3[8] => Add0.IN21
BIN_IN3[8] => LessThan1.IN24
BIN_IN3[8] => Add1.IN18
BIN_IN3[8] => LessThan2.IN24
BIN_IN3[8] => Add2.IN21
BIN_IN3[8] => LessThan3.IN24
BIN_IN3[8] => Add3.IN20
BIN_IN3[8] => LessThan4.IN24
BIN_IN3[8] => Add4.IN21
BIN_IN3[8] => LessThan5.IN24
BIN_IN3[8] => Add5.IN19
BIN_IN3[8] => LessThan6.IN24
BIN_IN3[8] => Add6.IN21
BIN_IN3[8] => LessThan7.IN24
BIN_IN3[8] => Add7.IN20
BIN_IN3[8] => LessThan8.IN24
BIN_IN3[8] => Add8.IN21
BIN_IN3[8] => REM_INT.DATAA
BIN_IN3[9] => LessThan0.IN23
BIN_IN3[9] => Add0.IN20
BIN_IN3[9] => LessThan1.IN23
BIN_IN3[9] => Add1.IN17
BIN_IN3[9] => LessThan2.IN23
BIN_IN3[9] => Add2.IN20
BIN_IN3[9] => LessThan3.IN23
BIN_IN3[9] => Add3.IN19
BIN_IN3[9] => LessThan4.IN23
BIN_IN3[9] => Add4.IN20
BIN_IN3[9] => LessThan5.IN23
BIN_IN3[9] => Add5.IN18
BIN_IN3[9] => LessThan6.IN23
BIN_IN3[9] => Add6.IN20
BIN_IN3[9] => LessThan7.IN23
BIN_IN3[9] => Add7.IN19
BIN_IN3[9] => LessThan8.IN23
BIN_IN3[9] => Add8.IN20
BIN_IN3[9] => REM_INT.DATAA
BIN_IN3[10] => LessThan0.IN22
BIN_IN3[10] => Add0.IN19
BIN_IN3[10] => LessThan1.IN22
BIN_IN3[10] => Add1.IN16
BIN_IN3[10] => LessThan2.IN22
BIN_IN3[10] => Add2.IN19
BIN_IN3[10] => LessThan3.IN22
BIN_IN3[10] => Add3.IN18
BIN_IN3[10] => LessThan4.IN22
BIN_IN3[10] => Add4.IN19
BIN_IN3[10] => LessThan5.IN22
BIN_IN3[10] => Add5.IN17
BIN_IN3[10] => LessThan6.IN22
BIN_IN3[10] => Add6.IN19
BIN_IN3[10] => LessThan7.IN22
BIN_IN3[10] => Add7.IN18
BIN_IN3[10] => LessThan8.IN22
BIN_IN3[10] => Add8.IN19
BIN_IN3[11] => LessThan0.IN21
BIN_IN3[11] => Add0.IN18
BIN_IN3[11] => LessThan1.IN21
BIN_IN3[11] => Add1.IN15
BIN_IN3[11] => LessThan2.IN21
BIN_IN3[11] => Add2.IN18
BIN_IN3[11] => LessThan3.IN21
BIN_IN3[11] => Add3.IN17
BIN_IN3[11] => LessThan4.IN21
BIN_IN3[11] => Add4.IN18
BIN_IN3[11] => LessThan5.IN21
BIN_IN3[11] => Add5.IN16
BIN_IN3[11] => LessThan6.IN21
BIN_IN3[11] => Add6.IN18
BIN_IN3[11] => LessThan7.IN21
BIN_IN3[11] => Add7.IN17
BIN_IN3[11] => LessThan8.IN21
BIN_IN3[11] => Add8.IN18
BIN_IN3[12] => LessThan0.IN20
BIN_IN3[12] => Add0.IN17
BIN_IN3[12] => LessThan1.IN20
BIN_IN3[12] => Add1.IN14
BIN_IN3[12] => LessThan2.IN20
BIN_IN3[12] => Add2.IN17
BIN_IN3[12] => LessThan3.IN20
BIN_IN3[12] => Add3.IN16
BIN_IN3[12] => LessThan4.IN20
BIN_IN3[12] => Add4.IN17
BIN_IN3[12] => LessThan5.IN20
BIN_IN3[12] => Add5.IN15
BIN_IN3[12] => LessThan6.IN20
BIN_IN3[12] => Add6.IN17
BIN_IN3[12] => LessThan7.IN20
BIN_IN3[12] => Add7.IN16
BIN_IN3[12] => LessThan8.IN20
BIN_IN3[12] => Add8.IN17
BIN_IN3[13] => LessThan0.IN19
BIN_IN3[13] => Add0.IN16
BIN_IN3[13] => LessThan1.IN19
BIN_IN3[13] => Add1.IN13
BIN_IN3[13] => LessThan2.IN19
BIN_IN3[13] => Add2.IN16
BIN_IN3[13] => LessThan3.IN19
BIN_IN3[13] => Add3.IN15
BIN_IN3[13] => LessThan4.IN19
BIN_IN3[13] => Add4.IN16
BIN_IN3[13] => LessThan5.IN19
BIN_IN3[13] => Add5.IN14
BIN_IN3[13] => LessThan6.IN19
BIN_IN3[13] => Add6.IN16
BIN_IN3[13] => LessThan7.IN19
BIN_IN3[13] => Add7.IN15
BIN_IN3[13] => LessThan8.IN19
BIN_IN3[13] => Add8.IN16
DEC_OUT3[0] <= DEC_OUT3.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT3[1] <= DEC_OUT3.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT3[2] <= DEC_OUT3.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT3[3] <= DEC_OUT3.DB_MAX_OUTPUT_PORT_TYPE
REMINDER3[0] <= BIN_IN3[0].DB_MAX_OUTPUT_PORT_TYPE
REMINDER3[1] <= BIN_IN3[1].DB_MAX_OUTPUT_PORT_TYPE
REMINDER3[2] <= BIN_IN3[2].DB_MAX_OUTPUT_PORT_TYPE
REMINDER3[3] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER3[4] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER3[5] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER3[6] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER3[7] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER3[8] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER3[9] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|bin_dec100:C4
BIN_IN2[0] => LessThan0.IN20
BIN_IN2[0] => LessThan1.IN20
BIN_IN2[0] => LessThan2.IN20
BIN_IN2[0] => LessThan3.IN20
BIN_IN2[0] => LessThan4.IN20
BIN_IN2[0] => LessThan5.IN20
BIN_IN2[0] => LessThan6.IN20
BIN_IN2[0] => LessThan7.IN20
BIN_IN2[0] => LessThan8.IN20
BIN_IN2[0] => REMINDER2[0].DATAIN
BIN_IN2[1] => LessThan0.IN19
BIN_IN2[1] => LessThan1.IN19
BIN_IN2[1] => LessThan2.IN19
BIN_IN2[1] => LessThan3.IN19
BIN_IN2[1] => LessThan4.IN19
BIN_IN2[1] => LessThan5.IN19
BIN_IN2[1] => LessThan6.IN19
BIN_IN2[1] => LessThan7.IN19
BIN_IN2[1] => LessThan8.IN19
BIN_IN2[1] => REMINDER2[1].DATAIN
BIN_IN2[2] => LessThan0.IN18
BIN_IN2[2] => Add0.IN16
BIN_IN2[2] => LessThan1.IN18
BIN_IN2[2] => LessThan2.IN18
BIN_IN2[2] => Add2.IN16
BIN_IN2[2] => LessThan3.IN18
BIN_IN2[2] => LessThan4.IN18
BIN_IN2[2] => Add4.IN16
BIN_IN2[2] => LessThan5.IN18
BIN_IN2[2] => LessThan6.IN18
BIN_IN2[2] => Add6.IN16
BIN_IN2[2] => LessThan7.IN18
BIN_IN2[2] => LessThan8.IN18
BIN_IN2[2] => Add8.IN16
BIN_IN2[2] => REM_INT.DATAA
BIN_IN2[2] => REM_INT.DATAB
BIN_IN2[2] => REM_INT.DATAB
BIN_IN2[2] => REM_INT.DATAB
BIN_IN2[2] => REM_INT.DATAB
BIN_IN2[3] => LessThan0.IN17
BIN_IN2[3] => Add0.IN15
BIN_IN2[3] => LessThan1.IN17
BIN_IN2[3] => LessThan2.IN17
BIN_IN2[3] => Add2.IN15
BIN_IN2[3] => LessThan3.IN17
BIN_IN2[3] => Add3.IN14
BIN_IN2[3] => LessThan4.IN17
BIN_IN2[3] => Add4.IN15
BIN_IN2[3] => LessThan5.IN17
BIN_IN2[3] => LessThan6.IN17
BIN_IN2[3] => Add6.IN15
BIN_IN2[3] => LessThan7.IN17
BIN_IN2[3] => Add7.IN14
BIN_IN2[3] => LessThan8.IN17
BIN_IN2[3] => Add8.IN15
BIN_IN2[3] => REM_INT.DATAA
BIN_IN2[3] => REM_INT.DATAB
BIN_IN2[3] => REM_INT.DATAB
BIN_IN2[4] => LessThan0.IN16
BIN_IN2[4] => Add0.IN14
BIN_IN2[4] => LessThan1.IN16
BIN_IN2[4] => LessThan2.IN16
BIN_IN2[4] => Add2.IN14
BIN_IN2[4] => LessThan3.IN16
BIN_IN2[4] => Add3.IN13
BIN_IN2[4] => LessThan4.IN16
BIN_IN2[4] => Add4.IN14
BIN_IN2[4] => LessThan5.IN16
BIN_IN2[4] => Add5.IN12
BIN_IN2[4] => LessThan6.IN16
BIN_IN2[4] => Add6.IN14
BIN_IN2[4] => LessThan7.IN16
BIN_IN2[4] => Add7.IN13
BIN_IN2[4] => LessThan8.IN16
BIN_IN2[4] => Add8.IN14
BIN_IN2[4] => REM_INT.DATAA
BIN_IN2[4] => REM_INT.DATAB
BIN_IN2[5] => LessThan0.IN15
BIN_IN2[5] => Add0.IN13
BIN_IN2[5] => LessThan1.IN15
BIN_IN2[5] => Add1.IN10
BIN_IN2[5] => LessThan2.IN15
BIN_IN2[5] => Add2.IN13
BIN_IN2[5] => LessThan3.IN15
BIN_IN2[5] => Add3.IN12
BIN_IN2[5] => LessThan4.IN15
BIN_IN2[5] => Add4.IN13
BIN_IN2[5] => LessThan5.IN15
BIN_IN2[5] => Add5.IN11
BIN_IN2[5] => LessThan6.IN15
BIN_IN2[5] => Add6.IN13
BIN_IN2[5] => LessThan7.IN15
BIN_IN2[5] => Add7.IN12
BIN_IN2[5] => LessThan8.IN15
BIN_IN2[5] => Add8.IN13
BIN_IN2[5] => REM_INT.DATAA
BIN_IN2[6] => LessThan0.IN14
BIN_IN2[6] => Add0.IN12
BIN_IN2[6] => LessThan1.IN14
BIN_IN2[6] => Add1.IN9
BIN_IN2[6] => LessThan2.IN14
BIN_IN2[6] => Add2.IN12
BIN_IN2[6] => LessThan3.IN14
BIN_IN2[6] => Add3.IN11
BIN_IN2[6] => LessThan4.IN14
BIN_IN2[6] => Add4.IN12
BIN_IN2[6] => LessThan5.IN14
BIN_IN2[6] => Add5.IN10
BIN_IN2[6] => LessThan6.IN14
BIN_IN2[6] => Add6.IN12
BIN_IN2[6] => LessThan7.IN14
BIN_IN2[6] => Add7.IN11
BIN_IN2[6] => LessThan8.IN14
BIN_IN2[6] => Add8.IN12
BIN_IN2[6] => REM_INT.DATAA
BIN_IN2[7] => LessThan0.IN13
BIN_IN2[7] => Add0.IN11
BIN_IN2[7] => LessThan1.IN13
BIN_IN2[7] => Add1.IN8
BIN_IN2[7] => LessThan2.IN13
BIN_IN2[7] => Add2.IN11
BIN_IN2[7] => LessThan3.IN13
BIN_IN2[7] => Add3.IN10
BIN_IN2[7] => LessThan4.IN13
BIN_IN2[7] => Add4.IN11
BIN_IN2[7] => LessThan5.IN13
BIN_IN2[7] => Add5.IN9
BIN_IN2[7] => LessThan6.IN13
BIN_IN2[7] => Add6.IN11
BIN_IN2[7] => LessThan7.IN13
BIN_IN2[7] => Add7.IN10
BIN_IN2[7] => LessThan8.IN13
BIN_IN2[7] => Add8.IN11
BIN_IN2[8] => LessThan0.IN12
BIN_IN2[8] => Add0.IN10
BIN_IN2[8] => LessThan1.IN12
BIN_IN2[8] => Add1.IN7
BIN_IN2[8] => LessThan2.IN12
BIN_IN2[8] => Add2.IN10
BIN_IN2[8] => LessThan3.IN12
BIN_IN2[8] => Add3.IN9
BIN_IN2[8] => LessThan4.IN12
BIN_IN2[8] => Add4.IN10
BIN_IN2[8] => LessThan5.IN12
BIN_IN2[8] => Add5.IN8
BIN_IN2[8] => LessThan6.IN12
BIN_IN2[8] => Add6.IN10
BIN_IN2[8] => LessThan7.IN12
BIN_IN2[8] => Add7.IN9
BIN_IN2[8] => LessThan8.IN12
BIN_IN2[8] => Add8.IN10
BIN_IN2[9] => LessThan0.IN11
BIN_IN2[9] => Add0.IN9
BIN_IN2[9] => LessThan1.IN11
BIN_IN2[9] => Add1.IN6
BIN_IN2[9] => LessThan2.IN11
BIN_IN2[9] => Add2.IN9
BIN_IN2[9] => LessThan3.IN11
BIN_IN2[9] => Add3.IN8
BIN_IN2[9] => LessThan4.IN11
BIN_IN2[9] => Add4.IN9
BIN_IN2[9] => LessThan5.IN11
BIN_IN2[9] => Add5.IN7
BIN_IN2[9] => LessThan6.IN11
BIN_IN2[9] => Add6.IN9
BIN_IN2[9] => LessThan7.IN11
BIN_IN2[9] => Add7.IN8
BIN_IN2[9] => LessThan8.IN11
BIN_IN2[9] => Add8.IN9
DEC_OUT2[0] <= DEC_OUT2.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT2[1] <= DEC_OUT2.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT2[2] <= DEC_OUT2.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT2[3] <= DEC_OUT2.DB_MAX_OUTPUT_PORT_TYPE
REMINDER2[0] <= BIN_IN2[0].DB_MAX_OUTPUT_PORT_TYPE
REMINDER2[1] <= BIN_IN2[1].DB_MAX_OUTPUT_PORT_TYPE
REMINDER2[2] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER2[3] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER2[4] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER2[5] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER2[6] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|bin_dec10:C5
BIN_IN1[0] => LessThan0.IN14
BIN_IN1[0] => LessThan1.IN14
BIN_IN1[0] => LessThan2.IN14
BIN_IN1[0] => LessThan3.IN14
BIN_IN1[0] => LessThan4.IN14
BIN_IN1[0] => LessThan5.IN14
BIN_IN1[0] => LessThan6.IN14
BIN_IN1[0] => LessThan7.IN14
BIN_IN1[0] => LessThan8.IN14
BIN_IN1[0] => REMINDER1[0].DATAIN
BIN_IN1[1] => LessThan0.IN13
BIN_IN1[1] => Add0.IN12
BIN_IN1[1] => LessThan1.IN13
BIN_IN1[1] => LessThan2.IN13
BIN_IN1[1] => Add1.IN12
BIN_IN1[1] => LessThan3.IN13
BIN_IN1[1] => LessThan4.IN13
BIN_IN1[1] => Add3.IN12
BIN_IN1[1] => LessThan5.IN13
BIN_IN1[1] => LessThan6.IN13
BIN_IN1[1] => Add5.IN12
BIN_IN1[1] => LessThan7.IN13
BIN_IN1[1] => LessThan8.IN13
BIN_IN1[1] => Add7.IN12
BIN_IN1[1] => REM_INT.DATAA
BIN_IN1[1] => REM_INT.DATAB
BIN_IN1[1] => REM_INT.DATAB
BIN_IN1[1] => REM_INT.DATAB
BIN_IN1[1] => REM_INT.DATAB
BIN_IN1[2] => LessThan0.IN12
BIN_IN1[2] => Add0.IN11
BIN_IN1[2] => LessThan1.IN12
BIN_IN1[2] => LessThan2.IN12
BIN_IN1[2] => Add1.IN11
BIN_IN1[2] => LessThan3.IN12
BIN_IN1[2] => Add2.IN10
BIN_IN1[2] => LessThan4.IN12
BIN_IN1[2] => Add3.IN11
BIN_IN1[2] => LessThan5.IN12
BIN_IN1[2] => LessThan6.IN12
BIN_IN1[2] => Add5.IN11
BIN_IN1[2] => LessThan7.IN12
BIN_IN1[2] => Add6.IN10
BIN_IN1[2] => LessThan8.IN12
BIN_IN1[2] => Add7.IN11
BIN_IN1[2] => REM_INT.DATAA
BIN_IN1[2] => REM_INT.DATAB
BIN_IN1[2] => REM_INT.DATAB
BIN_IN1[3] => LessThan0.IN11
BIN_IN1[3] => Add0.IN10
BIN_IN1[3] => LessThan1.IN11
BIN_IN1[3] => LessThan2.IN11
BIN_IN1[3] => Add1.IN10
BIN_IN1[3] => LessThan3.IN11
BIN_IN1[3] => Add2.IN9
BIN_IN1[3] => LessThan4.IN11
BIN_IN1[3] => Add3.IN10
BIN_IN1[3] => LessThan5.IN11
BIN_IN1[3] => Add4.IN8
BIN_IN1[3] => LessThan6.IN11
BIN_IN1[3] => Add5.IN10
BIN_IN1[3] => LessThan7.IN11
BIN_IN1[3] => Add6.IN9
BIN_IN1[3] => LessThan8.IN11
BIN_IN1[3] => Add7.IN10
BIN_IN1[3] => REM_INT.DATAA
BIN_IN1[3] => REM_INT.DATAB
BIN_IN1[4] => LessThan0.IN10
BIN_IN1[4] => Add0.IN9
BIN_IN1[4] => LessThan1.IN10
BIN_IN1[4] => LessThan2.IN10
BIN_IN1[4] => Add1.IN9
BIN_IN1[4] => LessThan3.IN10
BIN_IN1[4] => Add2.IN8
BIN_IN1[4] => LessThan4.IN10
BIN_IN1[4] => Add3.IN9
BIN_IN1[4] => LessThan5.IN10
BIN_IN1[4] => Add4.IN7
BIN_IN1[4] => LessThan6.IN10
BIN_IN1[4] => Add5.IN9
BIN_IN1[4] => LessThan7.IN10
BIN_IN1[4] => Add6.IN8
BIN_IN1[4] => LessThan8.IN10
BIN_IN1[4] => Add7.IN9
BIN_IN1[5] => LessThan0.IN9
BIN_IN1[5] => Add0.IN8
BIN_IN1[5] => LessThan1.IN9
BIN_IN1[5] => LessThan2.IN9
BIN_IN1[5] => Add1.IN8
BIN_IN1[5] => LessThan3.IN9
BIN_IN1[5] => Add2.IN7
BIN_IN1[5] => LessThan4.IN9
BIN_IN1[5] => Add3.IN8
BIN_IN1[5] => LessThan5.IN9
BIN_IN1[5] => Add4.IN6
BIN_IN1[5] => LessThan6.IN9
BIN_IN1[5] => Add5.IN8
BIN_IN1[5] => LessThan7.IN9
BIN_IN1[5] => Add6.IN7
BIN_IN1[5] => LessThan8.IN9
BIN_IN1[5] => Add7.IN8
BIN_IN1[6] => LessThan0.IN8
BIN_IN1[6] => Add0.IN7
BIN_IN1[6] => LessThan1.IN8
BIN_IN1[6] => LessThan2.IN8
BIN_IN1[6] => Add1.IN7
BIN_IN1[6] => LessThan3.IN8
BIN_IN1[6] => Add2.IN6
BIN_IN1[6] => LessThan4.IN8
BIN_IN1[6] => Add3.IN7
BIN_IN1[6] => LessThan5.IN8
BIN_IN1[6] => Add4.IN5
BIN_IN1[6] => LessThan6.IN8
BIN_IN1[6] => Add5.IN7
BIN_IN1[6] => LessThan7.IN8
BIN_IN1[6] => Add6.IN6
BIN_IN1[6] => LessThan8.IN8
BIN_IN1[6] => Add7.IN7
DEC_OUT1[0] <= DEC_OUT1.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT1[1] <= DEC_OUT1.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT1[2] <= DEC_OUT1.DB_MAX_OUTPUT_PORT_TYPE
DEC_OUT1[3] <= DEC_OUT1.DB_MAX_OUTPUT_PORT_TYPE
REMINDER1[0] <= BIN_IN1[0].DB_MAX_OUTPUT_PORT_TYPE
REMINDER1[1] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER1[2] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE
REMINDER1[3] <= REM_INT.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|segment_decoder:C6
DIN[0] => Mux0.IN19
DIN[0] => Mux1.IN19
DIN[0] => Mux2.IN19
DIN[0] => Mux3.IN19
DIN[0] => Mux4.IN19
DIN[0] => Mux5.IN19
DIN[0] => Mux6.IN19
DIN[1] => Mux0.IN18
DIN[1] => Mux1.IN18
DIN[1] => Mux2.IN18
DIN[1] => Mux3.IN18
DIN[1] => Mux4.IN18
DIN[1] => Mux5.IN18
DIN[1] => Mux6.IN18
DIN[2] => Mux0.IN17
DIN[2] => Mux1.IN17
DIN[2] => Mux2.IN17
DIN[2] => Mux3.IN17
DIN[2] => Mux4.IN17
DIN[2] => Mux5.IN17
DIN[2] => Mux6.IN17
DIN[3] => Mux0.IN16
DIN[3] => Mux1.IN16
DIN[3] => Mux2.IN16
DIN[3] => Mux3.IN16
DIN[3] => Mux4.IN16
DIN[3] => Mux5.IN16
DIN[3] => Mux6.IN16
SEG7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
SEG7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SEG7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SEG7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SEG7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SEG7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SEG7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|segment_decoder:C7
DIN[0] => Mux0.IN19
DIN[0] => Mux1.IN19
DIN[0] => Mux2.IN19
DIN[0] => Mux3.IN19
DIN[0] => Mux4.IN19
DIN[0] => Mux5.IN19
DIN[0] => Mux6.IN19
DIN[1] => Mux0.IN18
DIN[1] => Mux1.IN18
DIN[1] => Mux2.IN18
DIN[1] => Mux3.IN18
DIN[1] => Mux4.IN18
DIN[1] => Mux5.IN18
DIN[1] => Mux6.IN18
DIN[2] => Mux0.IN17
DIN[2] => Mux1.IN17
DIN[2] => Mux2.IN17
DIN[2] => Mux3.IN17
DIN[2] => Mux4.IN17
DIN[2] => Mux5.IN17
DIN[2] => Mux6.IN17
DIN[3] => Mux0.IN16
DIN[3] => Mux1.IN16
DIN[3] => Mux2.IN16
DIN[3] => Mux3.IN16
DIN[3] => Mux4.IN16
DIN[3] => Mux5.IN16
DIN[3] => Mux6.IN16
SEG7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
SEG7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SEG7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SEG7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SEG7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SEG7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SEG7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|segment_decoder:C8
DIN[0] => Mux0.IN19
DIN[0] => Mux1.IN19
DIN[0] => Mux2.IN19
DIN[0] => Mux3.IN19
DIN[0] => Mux4.IN19
DIN[0] => Mux5.IN19
DIN[0] => Mux6.IN19
DIN[1] => Mux0.IN18
DIN[1] => Mux1.IN18
DIN[1] => Mux2.IN18
DIN[1] => Mux3.IN18
DIN[1] => Mux4.IN18
DIN[1] => Mux5.IN18
DIN[1] => Mux6.IN18
DIN[2] => Mux0.IN17
DIN[2] => Mux1.IN17
DIN[2] => Mux2.IN17
DIN[2] => Mux3.IN17
DIN[2] => Mux4.IN17
DIN[2] => Mux5.IN17
DIN[2] => Mux6.IN17
DIN[3] => Mux0.IN16
DIN[3] => Mux1.IN16
DIN[3] => Mux2.IN16
DIN[3] => Mux3.IN16
DIN[3] => Mux4.IN16
DIN[3] => Mux5.IN16
DIN[3] => Mux6.IN16
SEG7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
SEG7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SEG7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SEG7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SEG7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SEG7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SEG7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|segment_decoder:C9
DIN[0] => Mux0.IN19
DIN[0] => Mux1.IN19
DIN[0] => Mux2.IN19
DIN[0] => Mux3.IN19
DIN[0] => Mux4.IN19
DIN[0] => Mux5.IN19
DIN[0] => Mux6.IN19
DIN[1] => Mux0.IN18
DIN[1] => Mux1.IN18
DIN[1] => Mux2.IN18
DIN[1] => Mux3.IN18
DIN[1] => Mux4.IN18
DIN[1] => Mux5.IN18
DIN[1] => Mux6.IN18
DIN[2] => Mux0.IN17
DIN[2] => Mux1.IN17
DIN[2] => Mux2.IN17
DIN[2] => Mux3.IN17
DIN[2] => Mux4.IN17
DIN[2] => Mux5.IN17
DIN[2] => Mux6.IN17
DIN[3] => Mux0.IN16
DIN[3] => Mux1.IN16
DIN[3] => Mux2.IN16
DIN[3] => Mux3.IN16
DIN[3] => Mux4.IN16
DIN[3] => Mux5.IN16
DIN[3] => Mux6.IN16
SEG7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
SEG7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SEG7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SEG7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SEG7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SEG7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SEG7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu_dec_slow|cpu_dec:C2|segment_decoder:C10
DIN[0] => Mux0.IN19
DIN[0] => Mux1.IN19
DIN[0] => Mux2.IN19
DIN[0] => Mux3.IN19
DIN[0] => Mux4.IN19
DIN[0] => Mux5.IN19
DIN[0] => Mux6.IN19
DIN[1] => Mux0.IN18
DIN[1] => Mux1.IN18
DIN[1] => Mux2.IN18
DIN[1] => Mux3.IN18
DIN[1] => Mux4.IN18
DIN[1] => Mux5.IN18
DIN[1] => Mux6.IN18
DIN[2] => Mux0.IN17
DIN[2] => Mux1.IN17
DIN[2] => Mux2.IN17
DIN[2] => Mux3.IN17
DIN[2] => Mux4.IN17
DIN[2] => Mux5.IN17
DIN[2] => Mux6.IN17
DIN[3] => Mux0.IN16
DIN[3] => Mux1.IN16
DIN[3] => Mux2.IN16
DIN[3] => Mux3.IN16
DIN[3] => Mux4.IN16
DIN[3] => Mux5.IN16
DIN[3] => Mux6.IN16
SEG7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
SEG7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SEG7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SEG7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SEG7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SEG7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SEG7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


