{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1469682274166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1469682274172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 11:04:33 2016 " "Processing started: Thu Jul 28 11:04:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1469682274172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682274172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Main_Circuit -c Main_Circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Main_Circuit -c Main_Circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682274172 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1469682274952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.v" "" { Text "C:/Main_Circuit/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293681 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 au.v(31) " "Verilog HDL Expression warning at au.v(31): truncated literal to match 5 bits" {  } { { "au.v" "" { Text "C:/Main_Circuit/au.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1469682293683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au.v 3 3 " "Found 3 design units, including 3 entities, in source file au.v" { { "Info" "ISGN_ENTITY_NAME" "1 part_sum " "Found entity 1: part_sum" {  } { { "au.v" "" { Text "C:/Main_Circuit/au.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293684 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "au.v" "" { Text "C:/Main_Circuit/au.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293684 ""} { "Info" "ISGN_ENTITY_NAME" "3 AU " "Found entity 3: AU" {  } { { "au.v" "" { Text "C:/Main_Circuit/au.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Main_Circuit/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Main_Circuit/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Main_Circuit/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file op_multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_multiplexor " "Found entity 1: op_multiplexor" {  } { { "op_multiplexor.v" "" { Text "C:/Main_Circuit/op_multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor_16x16 " "Found entity 1: multiplexor_16x16" {  } { { "multiplexor.v" "" { Text "C:/Main_Circuit/multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu.v 1 1 " "Found 1 design units, including 1 entities, in source file lu.v" { { "Info" "ISGN_ENTITY_NAME" "1 LU " "Found entity 1: LU" {  } { { "lu.v" "" { Text "C:/Main_Circuit/lu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "func_unit.v 2 2 " "Found 2 design units, including 2 entities, in source file func_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor_16x3 " "Found entity 1: multiplexor_16x3" {  } { { "func_unit.v" "" { Text "C:/Main_Circuit/func_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293696 ""} { "Info" "ISGN_ENTITY_NAME" "2 func_unit " "Found entity 2: func_unit" {  } { { "func_unit.v" "" { Text "C:/Main_Circuit/func_unit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Main_Circuit/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Main_Circuit/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Main_Circuit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "branch_control.v" "" { Text "C:/Main_Circuit/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_op_multiplexor.v 3 3 " "Found 3 design units, including 3 entities, in source file bit_op_multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_14x14 " "Found entity 1: mult_14x14" {  } { { "bit_op_multiplexor.v" "" { Text "C:/Main_Circuit/bit_op_multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293704 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_4x1 " "Found entity 2: mult_4x1" {  } { { "bit_op_multiplexor.v" "" { Text "C:/Main_Circuit/bit_op_multiplexor.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293704 ""} { "Info" "ISGN_ENTITY_NAME" "3 bit_op_multiplexor " "Found entity 3: bit_op_multiplexor" {  } { { "bit_op_multiplexor.v" "" { Text "C:/Main_Circuit/bit_op_multiplexor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_circuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Circuit " "Found entity 1: Main_Circuit" {  } { { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 0 0 " "Found 0 design units, including 0 entities, in source file main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "C:/Main_Circuit/Clock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock/clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_0002 " "Found entity 1: Clock_0002" {  } { { "Clock/Clock_0002.v" "" { Text "C:/Main_Circuit/Clock/Clock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Main_Circuit/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "C:/Main_Circuit/clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk/clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk/clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_0002 " "Found entity 1: clk_0002" {  } { { "clk/clk_0002.v" "" { Text "C:/Main_Circuit/clk/clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main_Circuit " "Elaborating entity \"Main_Circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1469682293792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst10 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst10\"" {  } { { "Main_Circuit.bdf" "inst10" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 376 200 456 560 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682293832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst10\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Main_Circuit/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682293874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst10\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Main_Circuit/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682293876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 36000 " "Parameter \"numwords_a\" = \"36000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 36000 " "Parameter \"numwords_b\" = \"36000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682293877 ""}  } { { "RAM.v" "" { Text "C:/Main_Circuit/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469682293877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hip2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hip2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hip2 " "Found entity 1: altsyncram_hip2" {  } { { "db/altsyncram_hip2.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_hip2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682293959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682293959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hip2 RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_hip2:auto_generated " "Elaborating entity \"altsyncram_hip2\" for hierarchy \"RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_hip2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682293960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/Main_Circuit/db/decode_ala.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682294022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682294022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_hip2:auto_generated\|decode_ala:decode2 " "Elaborating entity \"decode_ala\" for hierarchy \"RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_hip2:auto_generated\|decode_ala:decode2\"" {  } { { "db/altsyncram_hip2.tdf" "decode2" { Text "C:/Main_Circuit/db/altsyncram_hip2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Main_Circuit/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682294086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682294086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_hip2:auto_generated\|mux_9hb:mux4 " "Elaborating entity \"mux_9hb\" for hierarchy \"RAM:inst10\|altsyncram:altsyncram_component\|altsyncram_hip2:auto_generated\|mux_9hb:mux4\"" {  } { { "db/altsyncram_hip2.tdf" "mux4" { Text "C:/Main_Circuit/db/altsyncram_hip2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst1 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst1\"" {  } { { "Main_Circuit.bdf" "inst1" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 72 32 248 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst11 " "Elaborating entity \"rom\" for hierarchy \"rom:inst11\"" {  } { { "Main_Circuit.bdf" "inst11" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:inst11\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Main_Circuit/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:inst11\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst11\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:inst11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 36000 " "Parameter \"numwords_a\" = \"36000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294116 ""}  } { { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469682294116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b1g1 " "Found entity 1: altsyncram_b1g1" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682294211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682294211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b1g1 rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated " "Elaborating entity \"altsyncram_b1g1\" for hierarchy \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_31a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_31a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_31a " "Found entity 1: decode_31a" {  } { { "db/decode_31a.tdf" "" { Text "C:/Main_Circuit/db/decode_31a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682294287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682294287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_31a rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|decode_31a:rden_decode " "Elaborating entity \"decode_31a\" for hierarchy \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|decode_31a:rden_decode\"" {  } { { "db/altsyncram_b1g1.tdf" "rden_decode" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Main_Circuit/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469682294353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682294353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_b1g1.tdf" "mux2" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:inst2 " "Elaborating entity \"clk\" for hierarchy \"clk:inst2\"" {  } { { "Main_Circuit.bdf" "inst2" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { -272 -312 -152 -128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_0002 clk:inst2\|clk_0002:clk_inst " "Elaborating entity \"clk_0002\" for hierarchy \"clk:inst2\|clk_0002:clk_inst\"" {  } { { "clk.v" "clk_inst" { Text "C:/Main_Circuit/clk.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clk:inst2\|clk_0002:clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clk:inst2\|clk_0002:clk_inst\|altera_pll:altera_pll_i\"" {  } { { "clk/clk_0002.v" "altera_pll_i" { Text "C:/Main_Circuit/clk/clk_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294410 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1469682294415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk:inst2\|clk_0002:clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clk:inst2\|clk_0002:clk_inst\|altera_pll:altera_pll_i\"" {  } { { "clk/clk_0002.v" "" { Text "C:/Main_Circuit/clk/clk_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk:inst2\|clk_0002:clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clk:inst2\|clk_0002:clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 0.800000 MHz " "Parameter \"output_clock_frequency0\" = \"0.800000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 625000 ps " "Parameter \"phase_shift0\" = \"625000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.600000 MHz " "Parameter \"output_clock_frequency1\" = \"1.600000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469682294415 ""}  } { { "clk/clk_0002.v" "" { Text "C:/Main_Circuit/clk/clk_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469682294415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst6 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst6\"" {  } { { "Main_Circuit.bdf" "inst6" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 184 -216 -16 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 program_counter.v(7) " "Verilog HDL assignment warning at program_counter.v(7): truncated value with size 32 to match size of target (16)" {  } { { "program_counter.v" "" { Text "C:/Main_Circuit/program_counter.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469682294419 "|Main_Circuit|program_counter:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control branch_control:inst3 " "Elaborating entity \"branch_control\" for hierarchy \"branch_control:inst3\"" {  } { { "Main_Circuit.bdf" "inst3" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 40 -184 0 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst\"" {  } { { "Main_Circuit.bdf" "inst" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 56 320 544 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_16x3 datapath:inst\|multiplexor_16x3:m16x3_1 " "Elaborating entity \"multiplexor_16x3\" for hierarchy \"datapath:inst\|multiplexor_16x3:m16x3_1\"" {  } { { "datapath.v" "m16x3_1" { Text "C:/Main_Circuit/datapath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:inst\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"datapath:inst\|register_file:reg_file\"" {  } { { "datapath.v" "reg_file" { Text "C:/Main_Circuit/datapath.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder datapath:inst\|register_file:reg_file\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"datapath:inst\|register_file:reg_file\|decoder:dec\"" {  } { { "register_file.v" "dec" { Text "C:/Main_Circuit/register_file.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block datapath:inst\|register_file:reg_file\|memory_block:mem_block1 " "Elaborating entity \"memory_block\" for hierarchy \"datapath:inst\|register_file:reg_file\|memory_block:mem_block1\"" {  } { { "register_file.v" "mem_block1" { Text "C:/Main_Circuit/register_file.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_16x16 datapath:inst\|register_file:reg_file\|multiplexor_16x16:mult1 " "Elaborating entity \"multiplexor_16x16\" for hierarchy \"datapath:inst\|register_file:reg_file\|multiplexor_16x16:mult1\"" {  } { { "register_file.v" "mult1" { Text "C:/Main_Circuit/register_file.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func_unit datapath:inst\|func_unit:f_unit " "Elaborating entity \"func_unit\" for hierarchy \"datapath:inst\|func_unit:f_unit\"" {  } { { "datapath.v" "f_unit" { Text "C:/Main_Circuit/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:inst\|func_unit:f_unit\|alu:_alu " "Elaborating entity \"alu\" for hierarchy \"datapath:inst\|func_unit:f_unit\|alu:_alu\"" {  } { { "func_unit.v" "_alu" { Text "C:/Main_Circuit/func_unit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU datapath:inst\|func_unit:f_unit\|alu:_alu\|AU:au " "Elaborating entity \"AU\" for hierarchy \"datapath:inst\|func_unit:f_unit\|alu:_alu\|AU:au\"" {  } { { "alu.v" "au" { Text "C:/Main_Circuit/alu.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum datapath:inst\|func_unit:f_unit\|alu:_alu\|AU:au\|sum:s " "Elaborating entity \"sum\" for hierarchy \"datapath:inst\|func_unit:f_unit\|alu:_alu\|AU:au\|sum:s\"" {  } { { "au.v" "s" { Text "C:/Main_Circuit/au.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part_sum datapath:inst\|func_unit:f_unit\|alu:_alu\|AU:au\|sum:s\|part_sum:sum1 " "Elaborating entity \"part_sum\" for hierarchy \"datapath:inst\|func_unit:f_unit\|alu:_alu\|AU:au\|sum:s\|part_sum:sum1\"" {  } { { "au.v" "sum1" { Text "C:/Main_Circuit/au.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LU datapath:inst\|func_unit:f_unit\|alu:_alu\|LU:lu " "Elaborating entity \"LU\" for hierarchy \"datapath:inst\|func_unit:f_unit\|alu:_alu\|LU:lu\"" {  } { { "alu.v" "lu" { Text "C:/Main_Circuit/alu.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_multiplexor datapath:inst\|func_unit:f_unit\|alu:_alu\|op_multiplexor:op_mult " "Elaborating entity \"op_multiplexor\" for hierarchy \"datapath:inst\|func_unit:f_unit\|alu:_alu\|op_multiplexor:op_mult\"" {  } { { "alu.v" "op_mult" { Text "C:/Main_Circuit/alu.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_op_multiplexor datapath:inst\|func_unit:f_unit\|bit_op_multiplexor:shifter " "Elaborating entity \"bit_op_multiplexor\" for hierarchy \"datapath:inst\|func_unit:f_unit\|bit_op_multiplexor:shifter\"" {  } { { "func_unit.v" "shifter" { Text "C:/Main_Circuit/func_unit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_14x14 datapath:inst\|func_unit:f_unit\|bit_op_multiplexor:shifter\|mult_14x14:m14x14 " "Elaborating entity \"mult_14x14\" for hierarchy \"datapath:inst\|func_unit:f_unit\|bit_op_multiplexor:shifter\|mult_14x14:m14x14\"" {  } { { "bit_op_multiplexor.v" "m14x14" { Text "C:/Main_Circuit/bit_op_multiplexor.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4x1 datapath:inst\|func_unit:f_unit\|bit_op_multiplexor:shifter\|mult_4x1:m4x1_1 " "Elaborating entity \"mult_4x1\" for hierarchy \"datapath:inst\|func_unit:f_unit\|bit_op_multiplexor:shifter\|mult_4x1:m4x1_1\"" {  } { { "bit_op_multiplexor.v" "m4x1_1" { Text "C:/Main_Circuit/bit_op_multiplexor.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682294459 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a0 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a1 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a2 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a32 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a33 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a34 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a64 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 1386 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a65 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a66 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a96 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 2058 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a97 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a98 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 2100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a128 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 2730 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a129 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 2751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a130 " "Synthesized away node \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_b1g1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_b1g1.tdf" "" { Text "C:/Main_Circuit/db/altsyncram_b1g1.tdf" 2772 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Main_Circuit/rom.v" 82 0 0 } } { "Main_Circuit.bdf" "" { Schematic "C:/Main_Circuit/Main_Circuit.bdf" { { 400 592 808 528 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1469682294857 "|Main_Circuit|rom:inst11|altsyncram:altsyncram_component|altsyncram_b1g1:auto_generated|ram_block1a130"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1469682294857 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1469682294857 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1469682296104 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1469682297126 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Clock 16 " "Ignored 16 assignments for entity \"Clock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity Clock -sip Clock.sip -library lib_Clock " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity Clock -sip Clock.sip -library lib_Clock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1469682299203 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity Clock -sip Clock.sip -library lib_Clock " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity Clock -sip Clock.sip -library lib_Clock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1469682299203 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity Clock -sip Clock.sip -library lib_Clock " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity Clock -sip Clock.sip -library lib_Clock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1469682299203 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1469682299203 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Clock_0002 317 " "Ignored 317 assignments for entity \"Clock_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1469682299204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 2 0 0 " "Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1469682299723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469682299723 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clk:inst2\|clk_0002:clk_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance clk:inst2\|clk_0002:clk_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1469682299823 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1469682299823 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clk:inst2\|clk_0002:clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance clk:inst2\|clk_0002:clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1469682299855 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1469682299855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "974 " "Implemented 974 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1469682299983 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1469682299983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "730 " "Implemented 730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1469682299983 ""} { "Info" "ICUT_CUT_TM_RAMS" "225 " "Implemented 225 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1469682299983 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1469682299983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1469682299983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1469682300048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 11:05:00 2016 " "Processing ended: Thu Jul 28 11:05:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1469682300048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1469682300048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1469682300048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1469682300048 ""}
