# This is to inform that these codes are belongs to HARDWARE DESCRIPTIVE LANGUAGE FOR FPGA.
These cotains peer asssignements of week 2,3,4
*****hope you learn these and these are usefull for you***
### THANK YOU ###
