

================================================================
== Vitis HLS Report for 'operator_1_2'
================================================================
* Date:           Tue Feb  8 11:01:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 21 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 21 
16 --> 17 
17 --> 18 19 
18 --> 19 
19 --> 20 21 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 22 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%this_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %this_1_offset"   --->   Operation 23 'read' 'this_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%this_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read"   --->   Operation 24 'read' 'this_p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%res_num_load2_loc = alloca i64 1"   --->   Operation 25 'alloca' 'res_num_load2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%res_num_load_18_loc = alloca i64 1"   --->   Operation 26 'alloca' 'res_num_load_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%res_num_load_214_loc = alloca i64 1"   --->   Operation 27 'alloca' 'res_num_load_214_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%res_num_load5_loc = alloca i64 1"   --->   Operation 28 'alloca' 'res_num_load5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%res_num_load_111_loc = alloca i64 1"   --->   Operation 29 'alloca' 'res_num_load_111_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%res_num_load_217_loc = alloca i64 1"   --->   Operation 30 'alloca' 'res_num_load_217_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 31 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %this_1_offset_read" [../src/ban.cpp:61]   --->   Operation 32 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %this_1_offset_read, i2 0" [../src/ban.cpp:61]   --->   Operation 33 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%sub_ln61 = sub i6 %tmp_41, i6 %zext_ln61" [../src/ban.cpp:61]   --->   Operation 34 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i6 %sub_ln61" [../src/ban.cpp:61]   --->   Operation 35 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%this_1_addr = getelementptr i32 %this_1, i64 0, i64 %zext_ln61_2" [../src/ban.cpp:61]   --->   Operation 36 'getelementptr' 'this_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%add_ln696 = add i6 %sub_ln61, i6 1" [../src/ban.cpp:696]   --->   Operation 37 'add' 'add_ln696' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln696 = zext i6 %add_ln696" [../src/ban.cpp:696]   --->   Operation 38 'zext' 'zext_ln696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%this_1_addr_1 = getelementptr i32 %this_1, i64 0, i64 %zext_ln696" [../src/ban.cpp:696]   --->   Operation 39 'getelementptr' 'this_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln696_1 = add i6 %sub_ln61, i6 2" [../src/ban.cpp:696]   --->   Operation 40 'add' 'add_ln696_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln696_1 = zext i6 %add_ln696_1" [../src/ban.cpp:696]   --->   Operation 41 'zext' 'zext_ln696_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%this_1_addr_2 = getelementptr i32 %this_1, i64 0, i64 %zext_ln696_1" [../src/ban.cpp:696]   --->   Operation 42 'getelementptr' 'this_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %this_p_read_1, i32 0" [../src/ban.cpp:61]   --->   Operation 43 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.critedge, void" [../src/ban.cpp:61]   --->   Operation 44 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:61]   --->   Operation 45 'load' 'this_1_load' <Predicate = (icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:61]   --->   Operation 46 'load' 'this_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %this_1_load" [../src/ban.cpp:61]   --->   Operation 47 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 48 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 49 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.84ns)   --->   "%icmp_ln61_3 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:61]   --->   Operation 50 'icmp' 'icmp_ln61_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.05ns)   --->   "%icmp_ln61_4 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 51 'icmp' 'icmp_ln61_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_oeq  i32 %this_1_load, i32 0" [../src/ban.cpp:61]   --->   Operation 52 'fcmp' 'tmp_34' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.59>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_4, i1 %icmp_ln61_3" [../src/ban.cpp:61]   --->   Operation 53 'or' 'or_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_oeq  i32 %this_1_load, i32 0" [../src/ban.cpp:61]   --->   Operation 54 'fcmp' 'tmp_34' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_34" [../src/ban.cpp:61]   --->   Operation 55 'and' 'and_ln61' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.52ns)   --->   "%br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:61]   --->   Operation 56 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.52>
ST_3 : Operation 57 [2/2] (1.23ns)   --->   "%this_1_load_1 = load i6 %this_1_addr" [../src/ban.cpp:696]   --->   Operation 57 'load' 'this_1_load_1' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 58 [1/2] (1.23ns)   --->   "%this_1_load_1 = load i6 %this_1_addr" [../src/ban.cpp:696]   --->   Operation 58 'load' 'this_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 59 [2/2] (1.23ns)   --->   "%this_1_load_2 = load i6 %this_1_addr_1" [../src/ban.cpp:696]   --->   Operation 59 'load' 'this_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 60 [2/2] (1.23ns)   --->   "%this_1_load_3 = load i6 %this_1_addr_2" [../src/ban.cpp:696]   --->   Operation 60 'load' 'this_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 61 [1/2] (1.23ns)   --->   "%this_1_load_2 = load i6 %this_1_addr_1" [../src/ban.cpp:696]   --->   Operation 61 'load' 'this_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 62 [1/2] (1.23ns)   --->   "%this_1_load_3 = load i6 %this_1_addr_2" [../src/ban.cpp:696]   --->   Operation 62 'load' 'this_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 63 [9/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 63 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 64 [8/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 64 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [9/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 65 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [9/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 66 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 67 [7/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 67 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [8/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 68 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [8/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 69 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 70 [6/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 70 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [7/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 71 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [7/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 72 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 73 [5/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 73 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [6/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 74 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [6/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 75 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 76 [4/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 76 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [5/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 77 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [5/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 78 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 79 [3/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 79 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [4/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 80 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [4/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 81 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 82 [2/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 82 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [3/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 83 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [3/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 84 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 85 [1/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 85 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [2/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 86 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [2/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 87 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 88 [1/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 88 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 89 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [2/2] (2.78ns)   --->   "%tmp_38 = fcmp_oeq  i32 %tmp, i32 0" [../src/ban.cpp:77]   --->   Operation 90 'fcmp' 'tmp_38' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.59>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %tmp" [../src/ban.cpp:77]   --->   Operation 91 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 92 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 93 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_37, i8 255" [../src/ban.cpp:77]   --->   Operation 94 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (1.05ns)   --->   "%icmp_ln77_2 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 95 'icmp' 'icmp_ln77_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_2, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 96 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/2] (2.78ns)   --->   "%tmp_38 = fcmp_oeq  i32 %tmp, i32 0" [../src/ban.cpp:77]   --->   Operation 97 'fcmp' 'tmp_38' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_38" [../src/ban.cpp:77]   --->   Operation 98 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (0.52ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZNK3BaneqEf.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 99 'br' 'br_ln77' <Predicate = true> <Delay = 0.52>
ST_15 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp, i32 %tmp_50, i32 %tmp_51, i32 %idx_tmp_loc" [../src/ban.cpp:700]   --->   Operation 100 'call' 'call_ln700' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.44>
ST_16 : Operation 101 [1/2] (0.44ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp, i32 %tmp_50, i32 %tmp_51, i32 %idx_tmp_loc" [../src/ban.cpp:700]   --->   Operation 101 'call' 'call_ln700' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.41>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 102 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 103 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 104 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 105 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_17 : Operation 106 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 106 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [2/2] (0.42ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_51, i32 %tmp_50, i32 %tmp, i2 %empty, i2 %xor_ln92, i32 %res_num_load_217_loc, i32 %res_num_load_111_loc, i32 %res_num_load5_loc" [../src/ban.cpp:700]   --->   Operation 107 'call' 'call_ln700' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.44>
ST_18 : Operation 108 [1/2] (0.44ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_51, i32 %tmp_50, i32 %tmp, i2 %empty, i2 %xor_ln92, i32 %res_num_load_217_loc, i32 %res_num_load_111_loc, i32 %res_num_load5_loc" [../src/ban.cpp:700]   --->   Operation 108 'call' 'call_ln700' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%res_num_load = load i32 %res_num_load_217_loc"   --->   Operation 109 'load' 'res_num_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%res_num_load_3 = load i32 %res_num_load_111_loc"   --->   Operation 110 'load' 'res_num_load_3' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%res_num_load_4 = load i32 %res_num_load5_loc"   --->   Operation 111 'load' 'res_num_load_4' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 112 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 113 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 114 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 115 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_52 = add i32 %sext_ln100, i32 %this_p_read_1" [../src/ban.cpp:100]   --->   Operation 116 'add' 'tmp_52' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 117 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (0.52ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:104]   --->   Operation 118 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.52>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%res_num_load_215 = phi i32 %tmp_51, void %.preheader.preheader, i32 %res_num_load, void %.lr.ph7.i"   --->   Operation 119 'phi' 'res_num_load_215' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%res_num_load_19 = phi i32 %tmp_50, void %.preheader.preheader, i32 %res_num_load_3, void %.lr.ph7.i"   --->   Operation 120 'phi' 'res_num_load_19' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%res_num_load3 = phi i32 %tmp, void %.preheader.preheader, i32 %res_num_load_4, void %.lr.ph7.i"   --->   Operation 121 'phi' 'res_num_load3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%base_0_lcssa_i1517 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 122 'phi' 'base_0_lcssa_i1517' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i1517" [../src/ban.cpp:104]   --->   Operation 123 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.44ns)   --->   "%icmp_ln104_2 = icmp_ne  i2 %base_0_lcssa_i1517, i2 3" [../src/ban.cpp:104]   --->   Operation 124 'icmp' 'icmp_ln104_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 125 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_2, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 126 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 127 [2/2] (0.42ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_215, i32 %res_num_load_19, i32 %res_num_load3, i2 %base_0_lcssa_i1517, i3 %select_ln104, i32 %res_num_load_214_loc, i32 %res_num_load_18_loc, i32 %res_num_load2_loc" [../src/ban.cpp:700]   --->   Operation 127 'call' 'call_ln700' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.13>
ST_20 : Operation 128 [1/2] (1.13ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_215, i32 %res_num_load_19, i32 %res_num_load3, i2 %base_0_lcssa_i1517, i3 %select_ln104, i32 %res_num_load_214_loc, i32 %res_num_load_18_loc, i32 %res_num_load2_loc" [../src/ban.cpp:700]   --->   Operation 128 'call' 'call_ln700' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.52>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%empty_36 = phi i32 0, void %.preheader.preheader, i32 %tmp_52, void %.lr.ph7.i"   --->   Operation 129 'phi' 'empty_36' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%res_num_load_5 = load i32 %res_num_load_214_loc"   --->   Operation 130 'load' 'res_num_load_5' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%res_num_load_6 = load i32 %res_num_load_18_loc"   --->   Operation 131 'load' 'res_num_load_6' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%res_num_load_7 = load i32 %res_num_load2_loc"   --->   Operation 132 'load' 'res_num_load_7' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.52>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %res_num_load_7, void %.lr.ph.i, i32 0, void, i32 %tmp, void %.critedge, i32 %res_num_load_4, void %.lr.ph7.i"   --->   Operation 134 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %res_num_load_6, void %.lr.ph.i, i32 0, void, i32 %tmp_50, void %.critedge, i32 %res_num_load_3, void %.lr.ph7.i"   --->   Operation 135 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %res_num_load_5, void %.lr.ph.i, i32 0, void, i32 %tmp_51, void %.critedge, i32 %res_num_load, void %.lr.ph7.i"   --->   Operation 136 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %empty_36, void %.lr.ph.i, i32 0, void, i32 %this_p_read_1, void %.critedge, i32 %tmp_52, void %.lr.ph7.i"   --->   Operation 137 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban.cpp:707]   --->   Operation 138 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban.cpp:707]   --->   Operation 139 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban.cpp:707]   --->   Operation 140 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban.cpp:707]   --->   Operation 141 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%ret_ln707 = ret i128 %mrv_3" [../src/ban.cpp:707]   --->   Operation 142 'ret' 'ret_ln707' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	wire read operation ('this_1_offset_read') on port 'this_1_offset' [6]  (0 ns)
	'sub' operation ('sub_ln61', ../src/ban.cpp:61) [17]  (0.781 ns)
	'getelementptr' operation ('this_1_addr', ../src/ban.cpp:61) [19]  (0 ns)
	'load' operation ('this_1_load', ../src/ban.cpp:61) on array 'this_1' [29]  (1.24 ns)

 <State 2>: 4.02ns
The critical path consists of the following:
	'load' operation ('this_1_load', ../src/ban.cpp:61) on array 'this_1' [29]  (1.24 ns)
	'fcmp' operation ('tmp_34', ../src/ban.cpp:61) [36]  (2.78 ns)

 <State 3>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', ../src/ban.cpp:61) [36]  (2.78 ns)
	'and' operation ('and_ln61', ../src/ban.cpp:61) [37]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:700) ('res_num_load_4') ('res_num_load_7') [90]  (0.525 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'load' operation ('this_1_load_1', ../src/ban.cpp:696) on array 'this_1' [40]  (1.24 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:700) [43]  (7.06 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:700) [43]  (7.06 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:700) [43]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:700) [43]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:700) [43]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:700) [43]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:700) [43]  (7.06 ns)

 <State 12>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:700) [43]  (7.06 ns)

 <State 13>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:700) [43]  (7.06 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:700) [44]  (7.06 ns)

 <State 15>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_38', ../src/ban.cpp:77) [52]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [53]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:700) ('res_num_load_4') ('res_num_load_7') [90]  (0.525 ns)

 <State 16>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln700', ../src/ban.cpp:700) to 'operator/.1.2_Pipeline_VITIS_LOOP_84_1' [56]  (0.446 ns)

 <State 17>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [57]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [59]  (0.991 ns)
	multiplexor before 'phi' operation ('res.num[2]') with incoming values : ('tmp', ../src/ban.cpp:700) ('res_num_load') [75]  (0.427 ns)

 <State 18>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln700', ../src/ban.cpp:700) to 'operator/.1.2_Pipeline_VITIS_LOOP_92_2' [63]  (0.446 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [67]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [68]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [72]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [79]  (0.525 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [79]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [82]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [83]  (0.208 ns)
	'call' operation ('call_ln700', ../src/ban.cpp:700) to 'operator/.1.2_Pipeline_VITIS_LOOP_104_3' [84]  (0.427 ns)

 <State 20>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln700', ../src/ban.cpp:700) to 'operator/.1.2_Pipeline_VITIS_LOOP_104_3' [84]  (1.13 ns)

 <State 21>: 0.525ns
The critical path consists of the following:
	'load' operation ('res_num_load_7') on local variable 'res_num_load2_loc' [87]  (0 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:700) ('res_num_load_4') ('res_num_load_7') [90]  (0.525 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:700) ('res_num_load_4') ('res_num_load_7') [90]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
