
The SYNCORE AddnSub compiler helps designers create Adder/Subtractor models for their designs.
These AddnSub models are written out in HDL and can be synthesized as well as simulated.
A testbench is provided for the AddnSub models created by the SYNCORE AddnSub compiler.

For detailed information on the SYNCORE AddnSub compiler and its various options, click 
the ADDnSUB Info button at the bottom of this window. 


If you have any questions or issues, please contact support at www.solvnet.com



