
stm32f7-Flight-Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013edc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000808  080140c0  080140c0  000150c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080148c8  080148c8  000162d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080148c8  080148c8  000158c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080148d0  080148d0  000162d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080148d0  080148d0  000158d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080148d4  080148d4  000158d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d4  20000000  080148d8  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002128  200002d4  08014bac  000162d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200023fc  08014bac  000163fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000162d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024d31  00000000  00000000  00016304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000053d5  00000000  00000000  0003b035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001db0  00000000  00000000  00040410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016f1  00000000  00000000  000421c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029a15  00000000  00000000  000438b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029cc2  00000000  00000000  0006d2c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ebec6  00000000  00000000  00096f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182e4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000090bc  00000000  00000000  00182e94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0018bf50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002d4 	.word	0x200002d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	080140a4 	.word	0x080140a4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002d8 	.word	0x200002d8
 800021c:	080140a4 	.word	0x080140a4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b988 	b.w	8001000 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9d08      	ldr	r5, [sp, #32]
 8000d0e:	468e      	mov	lr, r1
 8000d10:	4604      	mov	r4, r0
 8000d12:	4688      	mov	r8, r1
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d14a      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d18:	428a      	cmp	r2, r1
 8000d1a:	4617      	mov	r7, r2
 8000d1c:	d962      	bls.n	8000de4 <__udivmoddi4+0xdc>
 8000d1e:	fab2 f682 	clz	r6, r2
 8000d22:	b14e      	cbz	r6, 8000d38 <__udivmoddi4+0x30>
 8000d24:	f1c6 0320 	rsb	r3, r6, #32
 8000d28:	fa01 f806 	lsl.w	r8, r1, r6
 8000d2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d30:	40b7      	lsls	r7, r6
 8000d32:	ea43 0808 	orr.w	r8, r3, r8
 8000d36:	40b4      	lsls	r4, r6
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	fa1f fc87 	uxth.w	ip, r7
 8000d40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d44:	0c23      	lsrs	r3, r4, #16
 8000d46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0x62>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d5c:	f080 80ea 	bcs.w	8000f34 <__udivmoddi4+0x22c>
 8000d60:	429a      	cmp	r2, r3
 8000d62:	f240 80e7 	bls.w	8000f34 <__udivmoddi4+0x22c>
 8000d66:	3902      	subs	r1, #2
 8000d68:	443b      	add	r3, r7
 8000d6a:	1a9a      	subs	r2, r3, r2
 8000d6c:	b2a3      	uxth	r3, r4
 8000d6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d7e:	459c      	cmp	ip, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x8e>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d88:	f080 80d6 	bcs.w	8000f38 <__udivmoddi4+0x230>
 8000d8c:	459c      	cmp	ip, r3
 8000d8e:	f240 80d3 	bls.w	8000f38 <__udivmoddi4+0x230>
 8000d92:	443b      	add	r3, r7
 8000d94:	3802      	subs	r0, #2
 8000d96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d9a:	eba3 030c 	sub.w	r3, r3, ip
 8000d9e:	2100      	movs	r1, #0
 8000da0:	b11d      	cbz	r5, 8000daa <__udivmoddi4+0xa2>
 8000da2:	40f3      	lsrs	r3, r6
 8000da4:	2200      	movs	r2, #0
 8000da6:	e9c5 3200 	strd	r3, r2, [r5]
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d905      	bls.n	8000dbe <__udivmoddi4+0xb6>
 8000db2:	b10d      	cbz	r5, 8000db8 <__udivmoddi4+0xb0>
 8000db4:	e9c5 0100 	strd	r0, r1, [r5]
 8000db8:	2100      	movs	r1, #0
 8000dba:	4608      	mov	r0, r1
 8000dbc:	e7f5      	b.n	8000daa <__udivmoddi4+0xa2>
 8000dbe:	fab3 f183 	clz	r1, r3
 8000dc2:	2900      	cmp	r1, #0
 8000dc4:	d146      	bne.n	8000e54 <__udivmoddi4+0x14c>
 8000dc6:	4573      	cmp	r3, lr
 8000dc8:	d302      	bcc.n	8000dd0 <__udivmoddi4+0xc8>
 8000dca:	4282      	cmp	r2, r0
 8000dcc:	f200 8105 	bhi.w	8000fda <__udivmoddi4+0x2d2>
 8000dd0:	1a84      	subs	r4, r0, r2
 8000dd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dd6:	2001      	movs	r0, #1
 8000dd8:	4690      	mov	r8, r2
 8000dda:	2d00      	cmp	r5, #0
 8000ddc:	d0e5      	beq.n	8000daa <__udivmoddi4+0xa2>
 8000dde:	e9c5 4800 	strd	r4, r8, [r5]
 8000de2:	e7e2      	b.n	8000daa <__udivmoddi4+0xa2>
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f000 8090 	beq.w	8000f0a <__udivmoddi4+0x202>
 8000dea:	fab2 f682 	clz	r6, r2
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	f040 80a4 	bne.w	8000f3c <__udivmoddi4+0x234>
 8000df4:	1a8a      	subs	r2, r1, r2
 8000df6:	0c03      	lsrs	r3, r0, #16
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	b280      	uxth	r0, r0
 8000dfe:	b2bc      	uxth	r4, r7
 8000e00:	2101      	movs	r1, #1
 8000e02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d907      	bls.n	8000e26 <__udivmoddi4+0x11e>
 8000e16:	18fb      	adds	r3, r7, r3
 8000e18:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e1c:	d202      	bcs.n	8000e24 <__udivmoddi4+0x11c>
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	f200 80e0 	bhi.w	8000fe4 <__udivmoddi4+0x2dc>
 8000e24:	46c4      	mov	ip, r8
 8000e26:	1a9b      	subs	r3, r3, r2
 8000e28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e34:	fb02 f404 	mul.w	r4, r2, r4
 8000e38:	429c      	cmp	r4, r3
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x144>
 8000e3c:	18fb      	adds	r3, r7, r3
 8000e3e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e42:	d202      	bcs.n	8000e4a <__udivmoddi4+0x142>
 8000e44:	429c      	cmp	r4, r3
 8000e46:	f200 80ca 	bhi.w	8000fde <__udivmoddi4+0x2d6>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	1b1b      	subs	r3, r3, r4
 8000e4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e52:	e7a5      	b.n	8000da0 <__udivmoddi4+0x98>
 8000e54:	f1c1 0620 	rsb	r6, r1, #32
 8000e58:	408b      	lsls	r3, r1
 8000e5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e5e:	431f      	orrs	r7, r3
 8000e60:	fa0e f401 	lsl.w	r4, lr, r1
 8000e64:	fa20 f306 	lsr.w	r3, r0, r6
 8000e68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e70:	4323      	orrs	r3, r4
 8000e72:	fa00 f801 	lsl.w	r8, r0, r1
 8000e76:	fa1f fc87 	uxth.w	ip, r7
 8000e7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e7e:	0c1c      	lsrs	r4, r3, #16
 8000e80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e92:	d909      	bls.n	8000ea8 <__udivmoddi4+0x1a0>
 8000e94:	193c      	adds	r4, r7, r4
 8000e96:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e9a:	f080 809c 	bcs.w	8000fd6 <__udivmoddi4+0x2ce>
 8000e9e:	45a6      	cmp	lr, r4
 8000ea0:	f240 8099 	bls.w	8000fd6 <__udivmoddi4+0x2ce>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	eba4 040e 	sub.w	r4, r4, lr
 8000eac:	fa1f fe83 	uxth.w	lr, r3
 8000eb0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eb4:	fb09 4413 	mls	r4, r9, r3, r4
 8000eb8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ebc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ec0:	45a4      	cmp	ip, r4
 8000ec2:	d908      	bls.n	8000ed6 <__udivmoddi4+0x1ce>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eca:	f080 8082 	bcs.w	8000fd2 <__udivmoddi4+0x2ca>
 8000ece:	45a4      	cmp	ip, r4
 8000ed0:	d97f      	bls.n	8000fd2 <__udivmoddi4+0x2ca>
 8000ed2:	3b02      	subs	r3, #2
 8000ed4:	443c      	add	r4, r7
 8000ed6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eda:	eba4 040c 	sub.w	r4, r4, ip
 8000ede:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ee2:	4564      	cmp	r4, ip
 8000ee4:	4673      	mov	r3, lr
 8000ee6:	46e1      	mov	r9, ip
 8000ee8:	d362      	bcc.n	8000fb0 <__udivmoddi4+0x2a8>
 8000eea:	d05f      	beq.n	8000fac <__udivmoddi4+0x2a4>
 8000eec:	b15d      	cbz	r5, 8000f06 <__udivmoddi4+0x1fe>
 8000eee:	ebb8 0203 	subs.w	r2, r8, r3
 8000ef2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ef6:	fa04 f606 	lsl.w	r6, r4, r6
 8000efa:	fa22 f301 	lsr.w	r3, r2, r1
 8000efe:	431e      	orrs	r6, r3
 8000f00:	40cc      	lsrs	r4, r1
 8000f02:	e9c5 6400 	strd	r6, r4, [r5]
 8000f06:	2100      	movs	r1, #0
 8000f08:	e74f      	b.n	8000daa <__udivmoddi4+0xa2>
 8000f0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f0e:	0c01      	lsrs	r1, r0, #16
 8000f10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f14:	b280      	uxth	r0, r0
 8000f16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	4638      	mov	r0, r7
 8000f1e:	463c      	mov	r4, r7
 8000f20:	46b8      	mov	r8, r7
 8000f22:	46be      	mov	lr, r7
 8000f24:	2620      	movs	r6, #32
 8000f26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f2a:	eba2 0208 	sub.w	r2, r2, r8
 8000f2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f32:	e766      	b.n	8000e02 <__udivmoddi4+0xfa>
 8000f34:	4601      	mov	r1, r0
 8000f36:	e718      	b.n	8000d6a <__udivmoddi4+0x62>
 8000f38:	4610      	mov	r0, r2
 8000f3a:	e72c      	b.n	8000d96 <__udivmoddi4+0x8e>
 8000f3c:	f1c6 0220 	rsb	r2, r6, #32
 8000f40:	fa2e f302 	lsr.w	r3, lr, r2
 8000f44:	40b7      	lsls	r7, r6
 8000f46:	40b1      	lsls	r1, r6
 8000f48:	fa20 f202 	lsr.w	r2, r0, r2
 8000f4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f50:	430a      	orrs	r2, r1
 8000f52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f56:	b2bc      	uxth	r4, r7
 8000f58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f5c:	0c11      	lsrs	r1, r2, #16
 8000f5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f62:	fb08 f904 	mul.w	r9, r8, r4
 8000f66:	40b0      	lsls	r0, r6
 8000f68:	4589      	cmp	r9, r1
 8000f6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f6e:	b280      	uxth	r0, r0
 8000f70:	d93e      	bls.n	8000ff0 <__udivmoddi4+0x2e8>
 8000f72:	1879      	adds	r1, r7, r1
 8000f74:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f78:	d201      	bcs.n	8000f7e <__udivmoddi4+0x276>
 8000f7a:	4589      	cmp	r9, r1
 8000f7c:	d81f      	bhi.n	8000fbe <__udivmoddi4+0x2b6>
 8000f7e:	eba1 0109 	sub.w	r1, r1, r9
 8000f82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f86:	fb09 f804 	mul.w	r8, r9, r4
 8000f8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f94:	4542      	cmp	r2, r8
 8000f96:	d229      	bcs.n	8000fec <__udivmoddi4+0x2e4>
 8000f98:	18ba      	adds	r2, r7, r2
 8000f9a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f9e:	d2c4      	bcs.n	8000f2a <__udivmoddi4+0x222>
 8000fa0:	4542      	cmp	r2, r8
 8000fa2:	d2c2      	bcs.n	8000f2a <__udivmoddi4+0x222>
 8000fa4:	f1a9 0102 	sub.w	r1, r9, #2
 8000fa8:	443a      	add	r2, r7
 8000faa:	e7be      	b.n	8000f2a <__udivmoddi4+0x222>
 8000fac:	45f0      	cmp	r8, lr
 8000fae:	d29d      	bcs.n	8000eec <__udivmoddi4+0x1e4>
 8000fb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fb8:	3801      	subs	r0, #1
 8000fba:	46e1      	mov	r9, ip
 8000fbc:	e796      	b.n	8000eec <__udivmoddi4+0x1e4>
 8000fbe:	eba7 0909 	sub.w	r9, r7, r9
 8000fc2:	4449      	add	r1, r9
 8000fc4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fc8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fcc:	fb09 f804 	mul.w	r8, r9, r4
 8000fd0:	e7db      	b.n	8000f8a <__udivmoddi4+0x282>
 8000fd2:	4673      	mov	r3, lr
 8000fd4:	e77f      	b.n	8000ed6 <__udivmoddi4+0x1ce>
 8000fd6:	4650      	mov	r0, sl
 8000fd8:	e766      	b.n	8000ea8 <__udivmoddi4+0x1a0>
 8000fda:	4608      	mov	r0, r1
 8000fdc:	e6fd      	b.n	8000dda <__udivmoddi4+0xd2>
 8000fde:	443b      	add	r3, r7
 8000fe0:	3a02      	subs	r2, #2
 8000fe2:	e733      	b.n	8000e4c <__udivmoddi4+0x144>
 8000fe4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fe8:	443b      	add	r3, r7
 8000fea:	e71c      	b.n	8000e26 <__udivmoddi4+0x11e>
 8000fec:	4649      	mov	r1, r9
 8000fee:	e79c      	b.n	8000f2a <__udivmoddi4+0x222>
 8000ff0:	eba1 0109 	sub.w	r1, r1, r9
 8000ff4:	46c4      	mov	ip, r8
 8000ff6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ffa:	fb09 f804 	mul.w	r8, r9, r4
 8000ffe:	e7c4      	b.n	8000f8a <__udivmoddi4+0x282>

08001000 <__aeabi_idiv0>:
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	0000      	movs	r0, r0
	...

08001008 <AHRS_Update_Gyro>:

#include "AHRS.h"

Vec3 attitude_gyro, euler_rates_gyro, attitude_acc, attitude = {0.0f, 0.0f, 0.0f};

void AHRS_Update_Gyro(Vec3 gyro, float dt){
 8001008:	b580      	push	{r7, lr}
 800100a:	ed2d 8b02 	vpush	{d8}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	eef0 6a40 	vmov.f32	s13, s0
 8001016:	eeb0 7a60 	vmov.f32	s14, s1
 800101a:	eef0 7a41 	vmov.f32	s15, s2
 800101e:	edc7 1a00 	vstr	s3, [r7]
 8001022:	edc7 6a01 	vstr	s13, [r7, #4]
 8001026:	ed87 7a02 	vstr	s14, [r7, #8]
 800102a:	edc7 7a03 	vstr	s15, [r7, #12]

	euler_rates_gyro.x = gyro.x + gyro.y*sinf(attitude.x)*tanf(attitude.y) + gyro.z*cosf(attitude.x)*tanf(attitude.y);
 800102e:	ed97 8a01 	vldr	s16, [r7, #4]
 8001032:	edd7 8a02 	vldr	s17, [r7, #8]
 8001036:	4b96      	ldr	r3, [pc, #600]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 8001038:	edd3 7a00 	vldr	s15, [r3]
 800103c:	eeb0 0a67 	vmov.f32	s0, s15
 8001040:	f011 ffb2 	bl	8012fa8 <sinf>
 8001044:	eef0 7a40 	vmov.f32	s15, s0
 8001048:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800104c:	4b90      	ldr	r3, [pc, #576]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 800104e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001052:	eeb0 0a67 	vmov.f32	s0, s15
 8001056:	f011 ffed 	bl	8013034 <tanf>
 800105a:	eef0 7a40 	vmov.f32	s15, s0
 800105e:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001062:	ee38 8a27 	vadd.f32	s16, s16, s15
 8001066:	edd7 8a03 	vldr	s17, [r7, #12]
 800106a:	4b89      	ldr	r3, [pc, #548]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 800106c:	edd3 7a00 	vldr	s15, [r3]
 8001070:	eeb0 0a67 	vmov.f32	s0, s15
 8001074:	f011 ff4c 	bl	8012f10 <cosf>
 8001078:	eef0 7a40 	vmov.f32	s15, s0
 800107c:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8001080:	4b83      	ldr	r3, [pc, #524]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 8001082:	edd3 7a01 	vldr	s15, [r3, #4]
 8001086:	eeb0 0a67 	vmov.f32	s0, s15
 800108a:	f011 ffd3 	bl	8013034 <tanf>
 800108e:	eef0 7a40 	vmov.f32	s15, s0
 8001092:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001096:	ee78 7a27 	vadd.f32	s15, s16, s15
 800109a:	4b7e      	ldr	r3, [pc, #504]	@ (8001294 <AHRS_Update_Gyro+0x28c>)
 800109c:	edc3 7a00 	vstr	s15, [r3]
	euler_rates_gyro.y = gyro.y*cosf(attitude.x) - gyro.z*sinf(attitude.x);
 80010a0:	ed97 8a02 	vldr	s16, [r7, #8]
 80010a4:	4b7a      	ldr	r3, [pc, #488]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 80010a6:	edd3 7a00 	vldr	s15, [r3]
 80010aa:	eeb0 0a67 	vmov.f32	s0, s15
 80010ae:	f011 ff2f 	bl	8012f10 <cosf>
 80010b2:	eef0 7a40 	vmov.f32	s15, s0
 80010b6:	ee28 8a27 	vmul.f32	s16, s16, s15
 80010ba:	edd7 8a03 	vldr	s17, [r7, #12]
 80010be:	4b74      	ldr	r3, [pc, #464]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 80010c0:	edd3 7a00 	vldr	s15, [r3]
 80010c4:	eeb0 0a67 	vmov.f32	s0, s15
 80010c8:	f011 ff6e 	bl	8012fa8 <sinf>
 80010cc:	eef0 7a40 	vmov.f32	s15, s0
 80010d0:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80010d4:	ee78 7a67 	vsub.f32	s15, s16, s15
 80010d8:	4b6e      	ldr	r3, [pc, #440]	@ (8001294 <AHRS_Update_Gyro+0x28c>)
 80010da:	edc3 7a01 	vstr	s15, [r3, #4]
	euler_rates_gyro.z = gyro.y*sinf(attitude.x)/cosf(attitude.y) + gyro.z*cosf(attitude.x)/cosf(attitude.y);
 80010de:	ed97 8a02 	vldr	s16, [r7, #8]
 80010e2:	4b6b      	ldr	r3, [pc, #428]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 80010e4:	edd3 7a00 	vldr	s15, [r3]
 80010e8:	eeb0 0a67 	vmov.f32	s0, s15
 80010ec:	f011 ff5c 	bl	8012fa8 <sinf>
 80010f0:	eef0 7a40 	vmov.f32	s15, s0
 80010f4:	ee68 8a27 	vmul.f32	s17, s16, s15
 80010f8:	4b65      	ldr	r3, [pc, #404]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 80010fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80010fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001102:	f011 ff05 	bl	8012f10 <cosf>
 8001106:	eef0 7a40 	vmov.f32	s15, s0
 800110a:	ee88 8aa7 	vdiv.f32	s16, s17, s15
 800110e:	edd7 8a03 	vldr	s17, [r7, #12]
 8001112:	4b5f      	ldr	r3, [pc, #380]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 8001114:	edd3 7a00 	vldr	s15, [r3]
 8001118:	eeb0 0a67 	vmov.f32	s0, s15
 800111c:	f011 fef8 	bl	8012f10 <cosf>
 8001120:	eef0 7a40 	vmov.f32	s15, s0
 8001124:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8001128:	4b59      	ldr	r3, [pc, #356]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 800112a:	edd3 7a01 	vldr	s15, [r3, #4]
 800112e:	eeb0 0a67 	vmov.f32	s0, s15
 8001132:	f011 feed 	bl	8012f10 <cosf>
 8001136:	eeb0 7a40 	vmov.f32	s14, s0
 800113a:	eec8 7a87 	vdiv.f32	s15, s17, s14
 800113e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001142:	4b54      	ldr	r3, [pc, #336]	@ (8001294 <AHRS_Update_Gyro+0x28c>)
 8001144:	edc3 7a02 	vstr	s15, [r3, #8]

	attitude_gyro.x = attitude.x + euler_rates_gyro.x * dt;
 8001148:	4b51      	ldr	r3, [pc, #324]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 800114a:	ed93 7a00 	vldr	s14, [r3]
 800114e:	4b51      	ldr	r3, [pc, #324]	@ (8001294 <AHRS_Update_Gyro+0x28c>)
 8001150:	edd3 6a00 	vldr	s13, [r3]
 8001154:	edd7 7a00 	vldr	s15, [r7]
 8001158:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800115c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001160:	4b4d      	ldr	r3, [pc, #308]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 8001162:	edc3 7a00 	vstr	s15, [r3]
	attitude_gyro.y = attitude.y + euler_rates_gyro.y * dt;
 8001166:	4b4a      	ldr	r3, [pc, #296]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 8001168:	ed93 7a01 	vldr	s14, [r3, #4]
 800116c:	4b49      	ldr	r3, [pc, #292]	@ (8001294 <AHRS_Update_Gyro+0x28c>)
 800116e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001172:	edd7 7a00 	vldr	s15, [r7]
 8001176:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800117a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800117e:	4b46      	ldr	r3, [pc, #280]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 8001180:	edc3 7a01 	vstr	s15, [r3, #4]
	attitude_gyro.z = attitude.z + euler_rates_gyro.z * dt;
 8001184:	4b42      	ldr	r3, [pc, #264]	@ (8001290 <AHRS_Update_Gyro+0x288>)
 8001186:	ed93 7a02 	vldr	s14, [r3, #8]
 800118a:	4b42      	ldr	r3, [pc, #264]	@ (8001294 <AHRS_Update_Gyro+0x28c>)
 800118c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001190:	edd7 7a00 	vldr	s15, [r7]
 8001194:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001198:	ee77 7a27 	vadd.f32	s15, s14, s15
 800119c:	4b3e      	ldr	r3, [pc, #248]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 800119e:	edc3 7a02 	vstr	s15, [r3, #8]

	if(attitude_gyro.x > M_PI || attitude_gyro.x <= -M_PI) attitude_gyro.x = -attitude_gyro.x;
 80011a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff f9f6 	bl	8000598 <__aeabi_f2d>
 80011ac:	a334      	add	r3, pc, #208	@ (adr r3, 8001280 <AHRS_Update_Gyro+0x278>)
 80011ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b2:	f7ff fcd9 	bl	8000b68 <__aeabi_dcmpgt>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d10c      	bne.n	80011d6 <AHRS_Update_Gyro+0x1ce>
 80011bc:	4b36      	ldr	r3, [pc, #216]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f9e9 	bl	8000598 <__aeabi_f2d>
 80011c6:	a330      	add	r3, pc, #192	@ (adr r3, 8001288 <AHRS_Update_Gyro+0x280>)
 80011c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011cc:	f7ff fcb8 	bl	8000b40 <__aeabi_dcmple>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d007      	beq.n	80011e6 <AHRS_Update_Gyro+0x1de>
 80011d6:	4b30      	ldr	r3, [pc, #192]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 80011d8:	edd3 7a00 	vldr	s15, [r3]
 80011dc:	eef1 7a67 	vneg.f32	s15, s15
 80011e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 80011e2:	edc3 7a00 	vstr	s15, [r3]
	if(attitude_gyro.y > M_PI || attitude_gyro.y <= -M_PI) attitude_gyro.y = -attitude_gyro.y;
 80011e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff f9d4 	bl	8000598 <__aeabi_f2d>
 80011f0:	a323      	add	r3, pc, #140	@ (adr r3, 8001280 <AHRS_Update_Gyro+0x278>)
 80011f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f6:	f7ff fcb7 	bl	8000b68 <__aeabi_dcmpgt>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d10c      	bne.n	800121a <AHRS_Update_Gyro+0x212>
 8001200:	4b25      	ldr	r3, [pc, #148]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff f9c7 	bl	8000598 <__aeabi_f2d>
 800120a:	a31f      	add	r3, pc, #124	@ (adr r3, 8001288 <AHRS_Update_Gyro+0x280>)
 800120c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001210:	f7ff fc96 	bl	8000b40 <__aeabi_dcmple>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d007      	beq.n	800122a <AHRS_Update_Gyro+0x222>
 800121a:	4b1f      	ldr	r3, [pc, #124]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 800121c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001220:	eef1 7a67 	vneg.f32	s15, s15
 8001224:	4b1c      	ldr	r3, [pc, #112]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 8001226:	edc3 7a01 	vstr	s15, [r3, #4]
	if(attitude_gyro.z > M_PI || attitude_gyro.z <= -M_PI) attitude_gyro.z = -attitude_gyro.z;
 800122a:	4b1b      	ldr	r3, [pc, #108]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff f9b2 	bl	8000598 <__aeabi_f2d>
 8001234:	a312      	add	r3, pc, #72	@ (adr r3, 8001280 <AHRS_Update_Gyro+0x278>)
 8001236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123a:	f7ff fc95 	bl	8000b68 <__aeabi_dcmpgt>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d10d      	bne.n	8001260 <AHRS_Update_Gyro+0x258>
 8001244:	4b14      	ldr	r3, [pc, #80]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff f9a5 	bl	8000598 <__aeabi_f2d>
 800124e:	a30e      	add	r3, pc, #56	@ (adr r3, 8001288 <AHRS_Update_Gyro+0x280>)
 8001250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001254:	f7ff fc74 	bl	8000b40 <__aeabi_dcmple>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d100      	bne.n	8001260 <AHRS_Update_Gyro+0x258>

}
 800125e:	e007      	b.n	8001270 <AHRS_Update_Gyro+0x268>
	if(attitude_gyro.z > M_PI || attitude_gyro.z <= -M_PI) attitude_gyro.z = -attitude_gyro.z;
 8001260:	4b0d      	ldr	r3, [pc, #52]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 8001262:	edd3 7a02 	vldr	s15, [r3, #8]
 8001266:	eef1 7a67 	vneg.f32	s15, s15
 800126a:	4b0b      	ldr	r3, [pc, #44]	@ (8001298 <AHRS_Update_Gyro+0x290>)
 800126c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001270:	bf00      	nop
 8001272:	3710      	adds	r7, #16
 8001274:	46bd      	mov	sp, r7
 8001276:	ecbd 8b02 	vpop	{d8}
 800127a:	bd80      	pop	{r7, pc}
 800127c:	f3af 8000 	nop.w
 8001280:	54442d18 	.word	0x54442d18
 8001284:	400921fb 	.word	0x400921fb
 8001288:	54442d18 	.word	0x54442d18
 800128c:	c00921fb 	.word	0xc00921fb
 8001290:	20000314 	.word	0x20000314
 8001294:	200002fc 	.word	0x200002fc
 8001298:	200002f0 	.word	0x200002f0

0800129c <AHRS_Update_Acc>:



void AHRS_Update_Acc(Vec3 accel){
 800129c:	b580      	push	{r7, lr}
 800129e:	ed2d 8b02 	vpush	{d8}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	eef0 6a40 	vmov.f32	s13, s0
 80012aa:	eeb0 7a60 	vmov.f32	s14, s1
 80012ae:	eef0 7a41 	vmov.f32	s15, s2
 80012b2:	edc7 6a01 	vstr	s13, [r7, #4]
 80012b6:	ed87 7a02 	vstr	s14, [r7, #8]
 80012ba:	edc7 7a03 	vstr	s15, [r7, #12]

	attitude_acc.x = atan2f(accel.y, accel.z);
 80012be:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c2:	ed97 7a03 	vldr	s14, [r7, #12]
 80012c6:	eef0 0a47 	vmov.f32	s1, s14
 80012ca:	eeb0 0a67 	vmov.f32	s0, s15
 80012ce:	f011 fe1d 	bl	8012f0c <atan2f>
 80012d2:	eef0 7a40 	vmov.f32	s15, s0
 80012d6:	4b1d      	ldr	r3, [pc, #116]	@ (800134c <AHRS_Update_Acc+0xb0>)
 80012d8:	edc3 7a00 	vstr	s15, [r3]
	attitude_acc.y = atan2f(-accel.x, sqrt(accel.y*accel.y + accel.z*accel.z));
 80012dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80012e0:	eeb1 8a67 	vneg.f32	s16, s15
 80012e4:	ed97 7a02 	vldr	s14, [r7, #8]
 80012e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80012ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012f0:	edd7 6a03 	vldr	s13, [r7, #12]
 80012f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80012f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001300:	ee17 0a90 	vmov	r0, s15
 8001304:	f7ff f948 	bl	8000598 <__aeabi_f2d>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	ec43 2b10 	vmov	d0, r2, r3
 8001310:	f011 fdd0 	bl	8012eb4 <sqrt>
 8001314:	ec53 2b10 	vmov	r2, r3, d0
 8001318:	4610      	mov	r0, r2
 800131a:	4619      	mov	r1, r3
 800131c:	f7ff fc8c 	bl	8000c38 <__aeabi_d2f>
 8001320:	4603      	mov	r3, r0
 8001322:	ee00 3a90 	vmov	s1, r3
 8001326:	eeb0 0a48 	vmov.f32	s0, s16
 800132a:	f011 fdef 	bl	8012f0c <atan2f>
 800132e:	eef0 7a40 	vmov.f32	s15, s0
 8001332:	4b06      	ldr	r3, [pc, #24]	@ (800134c <AHRS_Update_Acc+0xb0>)
 8001334:	edc3 7a01 	vstr	s15, [r3, #4]
	attitude_acc.z = attitude_gyro.z;
 8001338:	4b05      	ldr	r3, [pc, #20]	@ (8001350 <AHRS_Update_Acc+0xb4>)
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	4a03      	ldr	r2, [pc, #12]	@ (800134c <AHRS_Update_Acc+0xb0>)
 800133e:	6093      	str	r3, [r2, #8]

}
 8001340:	bf00      	nop
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	ecbd 8b02 	vpop	{d8}
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000308 	.word	0x20000308
 8001350:	200002f0 	.word	0x200002f0
 8001354:	00000000 	.word	0x00000000

08001358 <AHRS_Update_Complementary_Filter>:

//fc: Cutoff frequency for complementary filter (Hz)
void AHRS_Update_Complementary_Filter(Vec3 gyro, Vec3 acc, float fc, float dt){
 8001358:	b580      	push	{r7, lr}
 800135a:	b08a      	sub	sp, #40	@ 0x28
 800135c:	af00      	add	r7, sp, #0
 800135e:	eeb0 5a40 	vmov.f32	s10, s0
 8001362:	eef0 5a60 	vmov.f32	s11, s1
 8001366:	eeb0 6a41 	vmov.f32	s12, s2
 800136a:	eef0 6a61 	vmov.f32	s13, s3
 800136e:	eeb0 7a42 	vmov.f32	s14, s4
 8001372:	eef0 7a62 	vmov.f32	s15, s5
 8001376:	ed87 3a01 	vstr	s6, [r7, #4]
 800137a:	edc7 3a00 	vstr	s7, [r7]
 800137e:	ed87 5a05 	vstr	s10, [r7, #20]
 8001382:	edc7 5a06 	vstr	s11, [r7, #24]
 8001386:	ed87 6a07 	vstr	s12, [r7, #28]
 800138a:	edc7 6a02 	vstr	s13, [r7, #8]
 800138e:	ed87 7a03 	vstr	s14, [r7, #12]
 8001392:	edc7 7a04 	vstr	s15, [r7, #16]

	AHRS_Update_Gyro(gyro, dt);
 8001396:	edd7 6a05 	vldr	s13, [r7, #20]
 800139a:	ed97 7a06 	vldr	s14, [r7, #24]
 800139e:	edd7 7a07 	vldr	s15, [r7, #28]
 80013a2:	edd7 1a00 	vldr	s3, [r7]
 80013a6:	eeb0 0a66 	vmov.f32	s0, s13
 80013aa:	eef0 0a47 	vmov.f32	s1, s14
 80013ae:	eeb0 1a67 	vmov.f32	s2, s15
 80013b2:	f7ff fe29 	bl	8001008 <AHRS_Update_Gyro>
	AHRS_Update_Acc(acc);
 80013b6:	edd7 6a02 	vldr	s13, [r7, #8]
 80013ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80013be:	edd7 7a04 	vldr	s15, [r7, #16]
 80013c2:	eeb0 0a66 	vmov.f32	s0, s13
 80013c6:	eef0 0a47 	vmov.f32	s1, s14
 80013ca:	eeb0 1a67 	vmov.f32	s2, s15
 80013ce:	f7ff ff65 	bl	800129c <AHRS_Update_Acc>

	float tau = 1/(2*M_PI*fc);
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7ff f8e0 	bl	8000598 <__aeabi_f2d>
 80013d8:	a339      	add	r3, pc, #228	@ (adr r3, 80014c0 <AHRS_Update_Complementary_Filter+0x168>)
 80013da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013de:	f7ff f933 	bl	8000648 <__aeabi_dmul>
 80013e2:	4602      	mov	r2, r0
 80013e4:	460b      	mov	r3, r1
 80013e6:	f04f 0000 	mov.w	r0, #0
 80013ea:	4931      	ldr	r1, [pc, #196]	@ (80014b0 <AHRS_Update_Complementary_Filter+0x158>)
 80013ec:	f7ff fa56 	bl	800089c <__aeabi_ddiv>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	4610      	mov	r0, r2
 80013f6:	4619      	mov	r1, r3
 80013f8:	f7ff fc1e 	bl	8000c38 <__aeabi_d2f>
 80013fc:	4603      	mov	r3, r0
 80013fe:	627b      	str	r3, [r7, #36]	@ 0x24
	float gain = tau/(tau+dt); //Gain depends on dt
 8001400:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001404:	edd7 7a00 	vldr	s15, [r7]
 8001408:	ee37 7a27 	vadd.f32	s14, s14, s15
 800140c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001410:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001414:	edc7 7a08 	vstr	s15, [r7, #32]

	attitude.x = gain*attitude_gyro.x + (1-gain)*attitude_acc.x;
 8001418:	4b26      	ldr	r3, [pc, #152]	@ (80014b4 <AHRS_Update_Complementary_Filter+0x15c>)
 800141a:	ed93 7a00 	vldr	s14, [r3]
 800141e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001422:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001426:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800142a:	edd7 7a08 	vldr	s15, [r7, #32]
 800142e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001432:	4b21      	ldr	r3, [pc, #132]	@ (80014b8 <AHRS_Update_Complementary_Filter+0x160>)
 8001434:	edd3 7a00 	vldr	s15, [r3]
 8001438:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800143c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001440:	4b1e      	ldr	r3, [pc, #120]	@ (80014bc <AHRS_Update_Complementary_Filter+0x164>)
 8001442:	edc3 7a00 	vstr	s15, [r3]
	attitude.y = gain*attitude_gyro.y + (1-gain)*attitude_acc.y;
 8001446:	4b1b      	ldr	r3, [pc, #108]	@ (80014b4 <AHRS_Update_Complementary_Filter+0x15c>)
 8001448:	ed93 7a01 	vldr	s14, [r3, #4]
 800144c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001450:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001454:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001458:	edd7 7a08 	vldr	s15, [r7, #32]
 800145c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001460:	4b15      	ldr	r3, [pc, #84]	@ (80014b8 <AHRS_Update_Complementary_Filter+0x160>)
 8001462:	edd3 7a01 	vldr	s15, [r3, #4]
 8001466:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800146a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800146e:	4b13      	ldr	r3, [pc, #76]	@ (80014bc <AHRS_Update_Complementary_Filter+0x164>)
 8001470:	edc3 7a01 	vstr	s15, [r3, #4]
	attitude.z = gain*attitude_gyro.z + (1-gain)*attitude_acc.z;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <AHRS_Update_Complementary_Filter+0x15c>)
 8001476:	ed93 7a02 	vldr	s14, [r3, #8]
 800147a:	edd7 7a08 	vldr	s15, [r7, #32]
 800147e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001482:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001486:	edd7 7a08 	vldr	s15, [r7, #32]
 800148a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800148e:	4b0a      	ldr	r3, [pc, #40]	@ (80014b8 <AHRS_Update_Complementary_Filter+0x160>)
 8001490:	edd3 7a02 	vldr	s15, [r3, #8]
 8001494:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001498:	ee77 7a27 	vadd.f32	s15, s14, s15
 800149c:	4b07      	ldr	r3, [pc, #28]	@ (80014bc <AHRS_Update_Complementary_Filter+0x164>)
 800149e:	edc3 7a02 	vstr	s15, [r3, #8]

}
 80014a2:	bf00      	nop
 80014a4:	3728      	adds	r7, #40	@ 0x28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	f3af 8000 	nop.w
 80014b0:	3ff00000 	.word	0x3ff00000
 80014b4:	200002f0 	.word	0x200002f0
 80014b8:	20000308 	.word	0x20000308
 80014bc:	20000314 	.word	0x20000314
 80014c0:	54442d18 	.word	0x54442d18
 80014c4:	401921fb 	.word	0x401921fb

080014c8 <Battery_Begin>:

#include "Battery.h"

Battery battery;

HAL_StatusTypeDef Battery_Begin(ADC_HandleTypeDef *hadc){
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = HAL_ADC_Start_DMA(hadc, &battery.battery_raw, 1);
 80014d0:	2201      	movs	r2, #1
 80014d2:	4908      	ldr	r1, [pc, #32]	@ (80014f4 <Battery_Begin+0x2c>)
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f003 f815 	bl	8004504 <HAL_ADC_Start_DMA>
 80014da:	4603      	mov	r3, r0
 80014dc:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 80014de:	7bfb      	ldrb	r3, [r7, #15]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <Battery_Begin+0x20>
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	e000      	b.n	80014ea <Battery_Begin+0x22>

	return status;
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000320 	.word	0x20000320

080014f8 <Battery_Update>:

void Battery_Update(){
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
	battery.vbat = 0.00886230468f * battery.battery_raw; // 3.3/4096*11
 80014fc:	4b08      	ldr	r3, [pc, #32]	@ (8001520 <Battery_Update+0x28>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	ee07 3a90 	vmov	s15, r3
 8001504:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001508:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001524 <Battery_Update+0x2c>
 800150c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001510:	4b03      	ldr	r3, [pc, #12]	@ (8001520 <Battery_Update+0x28>)
 8001512:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001516:	bf00      	nop
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr
 8001520:	20000320 	.word	0x20000320
 8001524:	3c113333 	.word	0x3c113333

08001528 <Stabilized_Mode>:
extern Vec3 attitude, integral;
extern float functions[10];
extern ICM42688 imu;


void Stabilized_Mode(Sbus receiver, float dt){
 8001528:	b084      	sub	sp, #16
 800152a:	b580      	push	{r7, lr}
 800152c:	b082      	sub	sp, #8
 800152e:	af00      	add	r7, sp, #0
 8001530:	f107 0c10 	add.w	ip, r7, #16
 8001534:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8001538:	ed87 0a01 	vstr	s0, [r7, #4]
	//In Stabilized Mode Reference is the angle (radians)
	ref.x = (receiver.channels[ROLL_CHANNEL]-1500) * 0.002f * STABILIZED_MAX_ROLL * DEG_TO_RAD;
 800153c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800153e:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8001542:	ee07 3a90 	vmov	s15, r3
 8001546:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800154a:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001658 <Stabilized_Mode+0x130>
 800154e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001552:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800165c <Stabilized_Mode+0x134>
 8001556:	ee67 7a87 	vmul.f32	s15, s15, s14
 800155a:	ee17 0a90 	vmov	r0, s15
 800155e:	f7ff f81b 	bl	8000598 <__aeabi_f2d>
 8001562:	a33b      	add	r3, pc, #236	@ (adr r3, 8001650 <Stabilized_Mode+0x128>)
 8001564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001568:	f7ff f86e 	bl	8000648 <__aeabi_dmul>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	4610      	mov	r0, r2
 8001572:	4619      	mov	r1, r3
 8001574:	f7ff fb60 	bl	8000c38 <__aeabi_d2f>
 8001578:	4603      	mov	r3, r0
 800157a:	4a39      	ldr	r2, [pc, #228]	@ (8001660 <Stabilized_Mode+0x138>)
 800157c:	6013      	str	r3, [r2, #0]
	ref.y = (receiver.channels[PITCH_CHANNEL]-1500) * 0.002f * STABILIZED_MAX_PITCH * DEG_TO_RAD;
 800157e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001580:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8001584:	ee07 3a90 	vmov	s15, r3
 8001588:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800158c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001658 <Stabilized_Mode+0x130>
 8001590:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001594:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800165c <Stabilized_Mode+0x134>
 8001598:	ee67 7a87 	vmul.f32	s15, s15, s14
 800159c:	ee17 0a90 	vmov	r0, s15
 80015a0:	f7fe fffa 	bl	8000598 <__aeabi_f2d>
 80015a4:	a32a      	add	r3, pc, #168	@ (adr r3, 8001650 <Stabilized_Mode+0x128>)
 80015a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015aa:	f7ff f84d 	bl	8000648 <__aeabi_dmul>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4610      	mov	r0, r2
 80015b4:	4619      	mov	r1, r3
 80015b6:	f7ff fb3f 	bl	8000c38 <__aeabi_d2f>
 80015ba:	4603      	mov	r3, r0
 80015bc:	4a28      	ldr	r2, [pc, #160]	@ (8001660 <Stabilized_Mode+0x138>)
 80015be:	6053      	str	r3, [r2, #4]

	PID_Stabilized_Update(ref, attitude, dt);
 80015c0:	4b28      	ldr	r3, [pc, #160]	@ (8001664 <Stabilized_Mode+0x13c>)
 80015c2:	ed93 5a00 	vldr	s10, [r3]
 80015c6:	edd3 5a01 	vldr	s11, [r3, #4]
 80015ca:	ed93 6a02 	vldr	s12, [r3, #8]
 80015ce:	4b24      	ldr	r3, [pc, #144]	@ (8001660 <Stabilized_Mode+0x138>)
 80015d0:	edd3 6a00 	vldr	s13, [r3]
 80015d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80015d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80015dc:	ed97 3a01 	vldr	s6, [r7, #4]
 80015e0:	eef0 1a45 	vmov.f32	s3, s10
 80015e4:	eeb0 2a65 	vmov.f32	s4, s11
 80015e8:	eef0 2a46 	vmov.f32	s5, s12
 80015ec:	eeb0 0a66 	vmov.f32	s0, s13
 80015f0:	eef0 0a47 	vmov.f32	s1, s14
 80015f4:	eeb0 1a67 	vmov.f32	s2, s15
 80015f8:	f000 ff3a 	bl	8002470 <PID_Stabilized_Update>

	functions[RUDDER] = (receiver.channels[YAW_CHANNEL]-1500.0f)/500.0f;
 80015fc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80015fe:	ee07 3a90 	vmov	s15, r3
 8001602:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001606:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001668 <Stabilized_Mode+0x140>
 800160a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800160e:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800166c <Stabilized_Mode+0x144>
 8001612:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001616:	4b16      	ldr	r3, [pc, #88]	@ (8001670 <Stabilized_Mode+0x148>)
 8001618:	edc3 7a04 	vstr	s15, [r3, #16]
	functions[THROTTLE] = (receiver.channels[THROTTLE_CHANNEL]-1500.0f)/500.0f;
 800161c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800161e:	ee07 3a90 	vmov	s15, r3
 8001622:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001626:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001668 <Stabilized_Mode+0x140>
 800162a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800162e:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 800166c <Stabilized_Mode+0x144>
 8001632:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001636:	4b0e      	ldr	r3, [pc, #56]	@ (8001670 <Stabilized_Mode+0x148>)
 8001638:	edc3 7a03 	vstr	s15, [r3, #12]

}
 800163c:	bf00      	nop
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001646:	b004      	add	sp, #16
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	f3af 8000 	nop.w
 8001650:	a252dd11 	.word	0xa252dd11
 8001654:	3f91df46 	.word	0x3f91df46
 8001658:	3b03126f 	.word	0x3b03126f
 800165c:	42340000 	.word	0x42340000
 8001660:	20000328 	.word	0x20000328
 8001664:	20000314 	.word	0x20000314
 8001668:	44bb8000 	.word	0x44bb8000
 800166c:	43fa0000 	.word	0x43fa0000
 8001670:	20000348 	.word	0x20000348
 8001674:	00000000 	.word	0x00000000

08001678 <Acro_Mode>:

void Acro_Mode(Sbus receiver, float dt){
 8001678:	b084      	sub	sp, #16
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
 8001680:	f107 0c10 	add.w	ip, r7, #16
 8001684:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8001688:	ed87 0a01 	vstr	s0, [r7, #4]
	//In Stabilized Mode Reference is the angular velocity (radians/second)
	ref.x = (receiver.channels[ROLL_CHANNEL]-1500) * 0.002f * ACRO_ROLL_RATE * DEG_TO_RAD;
 800168c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800168e:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8001692:	ee07 3a90 	vmov	s15, r3
 8001696:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800169a:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80017c8 <Acro_Mode+0x150>
 800169e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016a2:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80017cc <Acro_Mode+0x154>
 80016a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016aa:	ee17 0a90 	vmov	r0, s15
 80016ae:	f7fe ff73 	bl	8000598 <__aeabi_f2d>
 80016b2:	a343      	add	r3, pc, #268	@ (adr r3, 80017c0 <Acro_Mode+0x148>)
 80016b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b8:	f7fe ffc6 	bl	8000648 <__aeabi_dmul>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	4610      	mov	r0, r2
 80016c2:	4619      	mov	r1, r3
 80016c4:	f7ff fab8 	bl	8000c38 <__aeabi_d2f>
 80016c8:	4603      	mov	r3, r0
 80016ca:	4a41      	ldr	r2, [pc, #260]	@ (80017d0 <Acro_Mode+0x158>)
 80016cc:	6013      	str	r3, [r2, #0]
	ref.y = (receiver.channels[PITCH_CHANNEL]-1500) * 0.002f * ACRO_PITCH_RATE * DEG_TO_RAD;
 80016ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80016d0:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80016d4:	ee07 3a90 	vmov	s15, r3
 80016d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016dc:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80017c8 <Acro_Mode+0x150>
 80016e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016e4:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80017cc <Acro_Mode+0x154>
 80016e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016ec:	ee17 0a90 	vmov	r0, s15
 80016f0:	f7fe ff52 	bl	8000598 <__aeabi_f2d>
 80016f4:	a332      	add	r3, pc, #200	@ (adr r3, 80017c0 <Acro_Mode+0x148>)
 80016f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fa:	f7fe ffa5 	bl	8000648 <__aeabi_dmul>
 80016fe:	4602      	mov	r2, r0
 8001700:	460b      	mov	r3, r1
 8001702:	4610      	mov	r0, r2
 8001704:	4619      	mov	r1, r3
 8001706:	f7ff fa97 	bl	8000c38 <__aeabi_d2f>
 800170a:	4603      	mov	r3, r0
 800170c:	4a30      	ldr	r2, [pc, #192]	@ (80017d0 <Acro_Mode+0x158>)
 800170e:	6053      	str	r3, [r2, #4]
	ref.z = (receiver.channels[YAW_CHANNEL]-1500) * 0.002f * ACRO_YAW_RATE * DEG_TO_RAD;
 8001710:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001712:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8001716:	ee07 3a90 	vmov	s15, r3
 800171a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800171e:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80017c8 <Acro_Mode+0x150>
 8001722:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001726:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80017cc <Acro_Mode+0x154>
 800172a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800172e:	ee17 0a90 	vmov	r0, s15
 8001732:	f7fe ff31 	bl	8000598 <__aeabi_f2d>
 8001736:	a322      	add	r3, pc, #136	@ (adr r3, 80017c0 <Acro_Mode+0x148>)
 8001738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173c:	f7fe ff84 	bl	8000648 <__aeabi_dmul>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4610      	mov	r0, r2
 8001746:	4619      	mov	r1, r3
 8001748:	f7ff fa76 	bl	8000c38 <__aeabi_d2f>
 800174c:	4603      	mov	r3, r0
 800174e:	4a20      	ldr	r2, [pc, #128]	@ (80017d0 <Acro_Mode+0x158>)
 8001750:	6093      	str	r3, [r2, #8]

	PID_Acro_Update(ref, imu.gyro, dt);
 8001752:	4b20      	ldr	r3, [pc, #128]	@ (80017d4 <Acro_Mode+0x15c>)
 8001754:	ed93 5a04 	vldr	s10, [r3, #16]
 8001758:	edd3 5a05 	vldr	s11, [r3, #20]
 800175c:	ed93 6a06 	vldr	s12, [r3, #24]
 8001760:	4b1b      	ldr	r3, [pc, #108]	@ (80017d0 <Acro_Mode+0x158>)
 8001762:	edd3 6a00 	vldr	s13, [r3]
 8001766:	ed93 7a01 	vldr	s14, [r3, #4]
 800176a:	edd3 7a02 	vldr	s15, [r3, #8]
 800176e:	ed97 3a01 	vldr	s6, [r7, #4]
 8001772:	eef0 1a45 	vmov.f32	s3, s10
 8001776:	eeb0 2a65 	vmov.f32	s4, s11
 800177a:	eef0 2a46 	vmov.f32	s5, s12
 800177e:	eeb0 0a66 	vmov.f32	s0, s13
 8001782:	eef0 0a47 	vmov.f32	s1, s14
 8001786:	eeb0 1a67 	vmov.f32	s2, s15
 800178a:	f000 ffb9 	bl	8002700 <PID_Acro_Update>

	functions[THROTTLE] = (receiver.channels[THROTTLE_CHANNEL]-1500.0f)/500.0f;
 800178e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001790:	ee07 3a90 	vmov	s15, r3
 8001794:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001798:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80017d8 <Acro_Mode+0x160>
 800179c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80017a0:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80017dc <Acro_Mode+0x164>
 80017a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017a8:	4b0d      	ldr	r3, [pc, #52]	@ (80017e0 <Acro_Mode+0x168>)
 80017aa:	edc3 7a03 	vstr	s15, [r3, #12]

}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80017b8:	b004      	add	sp, #16
 80017ba:	4770      	bx	lr
 80017bc:	f3af 8000 	nop.w
 80017c0:	a252dd11 	.word	0xa252dd11
 80017c4:	3f91df46 	.word	0x3f91df46
 80017c8:	3b03126f 	.word	0x3b03126f
 80017cc:	43340000 	.word	0x43340000
 80017d0:	20000328 	.word	0x20000328
 80017d4:	20000878 	.word	0x20000878
 80017d8:	44bb8000 	.word	0x44bb8000
 80017dc:	43fa0000 	.word	0x43fa0000
 80017e0:	20000348 	.word	0x20000348

080017e4 <Manual_Mode>:

void Manual_Mode(Sbus receiver){
 80017e4:	b084      	sub	sp, #16
 80017e6:	b490      	push	{r4, r7}
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	f107 0408 	add.w	r4, r7, #8
 80017ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	functions[THROTTLE] = (receiver.channels[THROTTLE_CHANNEL]-1500.0f)/500.0f;
 80017f2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80017f4:	ee07 3a90 	vmov	s15, r3
 80017f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017fc:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800187c <Manual_Mode+0x98>
 8001800:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001804:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8001880 <Manual_Mode+0x9c>
 8001808:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800180c:	4b1d      	ldr	r3, [pc, #116]	@ (8001884 <Manual_Mode+0xa0>)
 800180e:	edc3 7a03 	vstr	s15, [r3, #12]
	functions[AILERONS] = (receiver.channels[ROLL_CHANNEL]-1500.0f)/500.0f;
 8001812:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001814:	ee07 3a90 	vmov	s15, r3
 8001818:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800181c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800187c <Manual_Mode+0x98>
 8001820:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001824:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8001880 <Manual_Mode+0x9c>
 8001828:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800182c:	4b15      	ldr	r3, [pc, #84]	@ (8001884 <Manual_Mode+0xa0>)
 800182e:	edc3 7a01 	vstr	s15, [r3, #4]
	functions[ELEVATOR] = (receiver.channels[PITCH_CHANNEL]-1500.0f)/500.0f;
 8001832:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001834:	ee07 3a90 	vmov	s15, r3
 8001838:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800183c:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800187c <Manual_Mode+0x98>
 8001840:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001844:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001880 <Manual_Mode+0x9c>
 8001848:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800184c:	4b0d      	ldr	r3, [pc, #52]	@ (8001884 <Manual_Mode+0xa0>)
 800184e:	edc3 7a02 	vstr	s15, [r3, #8]
	functions[RUDDER] = (receiver.channels[YAW_CHANNEL]-1500.0f)/500.0f;
 8001852:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001854:	ee07 3a90 	vmov	s15, r3
 8001858:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800185c:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800187c <Manual_Mode+0x98>
 8001860:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001864:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001880 <Manual_Mode+0x9c>
 8001868:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800186c:	4b05      	ldr	r3, [pc, #20]	@ (8001884 <Manual_Mode+0xa0>)
 800186e:	edc3 7a04 	vstr	s15, [r3, #16]

}
 8001872:	bf00      	nop
 8001874:	46bd      	mov	sp, r7
 8001876:	bc90      	pop	{r4, r7}
 8001878:	b004      	add	sp, #16
 800187a:	4770      	bx	lr
 800187c:	44bb8000 	.word	0x44bb8000
 8001880:	43fa0000 	.word	0x43fa0000
 8001884:	20000348 	.word	0x20000348

08001888 <Process_Input>:

void Process_Input(Sbus receiver){
 8001888:	b084      	sub	sp, #16
 800188a:	b480      	push	{r7}
 800188c:	b085      	sub	sp, #20
 800188e:	af00      	add	r7, sp, #0
 8001890:	f107 0c18 	add.w	ip, r7, #24
 8001894:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	//Configure MODES
	if(receiver.channels[FLIGHT_MODE_CHANNEL] < 1200){
 8001898:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800189a:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800189e:	d203      	bcs.n	80018a8 <Process_Input+0x20>
		flight_mode = MANUAL_MODE;
 80018a0:	4b34      	ldr	r3, [pc, #208]	@ (8001974 <Process_Input+0xec>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	701a      	strb	r2, [r3, #0]
 80018a6:	e00e      	b.n	80018c6 <Process_Input+0x3e>
	}
	else if (receiver.channels[FLIGHT_MODE_CHANNEL] >= 1200 &&
 80018a8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80018aa:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80018ae:	d307      	bcc.n	80018c0 <Process_Input+0x38>
			receiver.channels[FLIGHT_MODE_CHANNEL] < 1800){
 80018b0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
	else if (receiver.channels[FLIGHT_MODE_CHANNEL] >= 1200 &&
 80018b2:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 80018b6:	d203      	bcs.n	80018c0 <Process_Input+0x38>
		flight_mode = STABILIZED_MODE;
 80018b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001974 <Process_Input+0xec>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	701a      	strb	r2, [r3, #0]
 80018be:	e002      	b.n	80018c6 <Process_Input+0x3e>
	}
	else{
		flight_mode = ACRO_MODE;
 80018c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001974 <Process_Input+0xec>)
 80018c2:	2202      	movs	r2, #2
 80018c4:	701a      	strb	r2, [r3, #0]
	}

	//DISARM ON FAILSAFE
	if(receiver.failsafe_status == SBUS_SIGNAL_FAILSAFE){
 80018c6:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 80018ca:	2b03      	cmp	r3, #3
 80018cc:	d108      	bne.n	80018e0 <Process_Input+0x58>
		flight_mode = STABILIZED_MODE;
 80018ce:	4b29      	ldr	r3, [pc, #164]	@ (8001974 <Process_Input+0xec>)
 80018d0:	2201      	movs	r2, #1
 80018d2:	701a      	strb	r2, [r3, #0]
		arming = DISARMED;
 80018d4:	4b28      	ldr	r3, [pc, #160]	@ (8001978 <Process_Input+0xf0>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
		functions[THROTTLE] = -1.0f;
 80018da:	4b28      	ldr	r3, [pc, #160]	@ (800197c <Process_Input+0xf4>)
 80018dc:	4a28      	ldr	r2, [pc, #160]	@ (8001980 <Process_Input+0xf8>)
 80018de:	60da      	str	r2, [r3, #12]
	}

	if(prev_flight_mode != flight_mode) { //Change in flight mode
 80018e0:	4b28      	ldr	r3, [pc, #160]	@ (8001984 <Process_Input+0xfc>)
 80018e2:	781a      	ldrb	r2, [r3, #0]
 80018e4:	4b23      	ldr	r3, [pc, #140]	@ (8001974 <Process_Input+0xec>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d00b      	beq.n	8001904 <Process_Input+0x7c>
		integral = (Vec3){0.0f, 0.0f, 0.0f}; //Reset integral part of PID
 80018ec:	4b26      	ldr	r3, [pc, #152]	@ (8001988 <Process_Input+0x100>)
 80018ee:	f04f 0200 	mov.w	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	4b24      	ldr	r3, [pc, #144]	@ (8001988 <Process_Input+0x100>)
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	605a      	str	r2, [r3, #4]
 80018fc:	4b22      	ldr	r3, [pc, #136]	@ (8001988 <Process_Input+0x100>)
 80018fe:	f04f 0200 	mov.w	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
	}


	//Set Arming

	if(arming == DISARMED &&
 8001904:	4b1c      	ldr	r3, [pc, #112]	@ (8001978 <Process_Input+0xf0>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d110      	bne.n	800192e <Process_Input+0xa6>
		receiver.channels[ARMING_CHANNEL] > 1500 &&
 800190c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
	if(arming == DISARMED &&
 800190e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001912:	4293      	cmp	r3, r2
 8001914:	d90b      	bls.n	800192e <Process_Input+0xa6>
		arming_edge_detect == 1 &&
 8001916:	4b1d      	ldr	r3, [pc, #116]	@ (800198c <Process_Input+0x104>)
 8001918:	781b      	ldrb	r3, [r3, #0]
		receiver.channels[ARMING_CHANNEL] > 1500 &&
 800191a:	2b01      	cmp	r3, #1
 800191c:	d107      	bne.n	800192e <Process_Input+0xa6>
		receiver.channels[THROTTLE_CHANNEL] < 1050 ) arming = ARMED;
 800191e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
		arming_edge_detect == 1 &&
 8001920:	f240 4219 	movw	r2, #1049	@ 0x419
 8001924:	4293      	cmp	r3, r2
 8001926:	d802      	bhi.n	800192e <Process_Input+0xa6>
		receiver.channels[THROTTLE_CHANNEL] < 1050 ) arming = ARMED;
 8001928:	4b13      	ldr	r3, [pc, #76]	@ (8001978 <Process_Input+0xf0>)
 800192a:	2201      	movs	r2, #1
 800192c:	701a      	strb	r2, [r3, #0]
	if(arming == ARMED && receiver.channels[ARMING_CHANNEL] <= 1500) arming = DISARMED;
 800192e:	4b12      	ldr	r3, [pc, #72]	@ (8001978 <Process_Input+0xf0>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b01      	cmp	r3, #1
 8001934:	d107      	bne.n	8001946 <Process_Input+0xbe>
 8001936:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001938:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800193c:	4293      	cmp	r3, r2
 800193e:	d802      	bhi.n	8001946 <Process_Input+0xbe>
 8001940:	4b0d      	ldr	r3, [pc, #52]	@ (8001978 <Process_Input+0xf0>)
 8001942:	2200      	movs	r2, #0
 8001944:	701a      	strb	r2, [r3, #0]


	arming_edge_detect = (receiver.channels[ARMING_CHANNEL] <= 1500)? 1:0;
 8001946:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001948:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800194c:	4293      	cmp	r3, r2
 800194e:	bf94      	ite	ls
 8001950:	2301      	movls	r3, #1
 8001952:	2300      	movhi	r3, #0
 8001954:	b2db      	uxtb	r3, r3
 8001956:	461a      	mov	r2, r3
 8001958:	4b0c      	ldr	r3, [pc, #48]	@ (800198c <Process_Input+0x104>)
 800195a:	701a      	strb	r2, [r3, #0]
	prev_flight_mode = flight_mode;
 800195c:	4b05      	ldr	r3, [pc, #20]	@ (8001974 <Process_Input+0xec>)
 800195e:	781a      	ldrb	r2, [r3, #0]
 8001960:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <Process_Input+0xfc>)
 8001962:	701a      	strb	r2, [r3, #0]
}
 8001964:	bf00      	nop
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	b004      	add	sp, #16
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	20000334 	.word	0x20000334
 8001978:	20000336 	.word	0x20000336
 800197c:	20000348 	.word	0x20000348
 8001980:	bf800000 	.word	0xbf800000
 8001984:	20000335 	.word	0x20000335
 8001988:	2000037c 	.word	0x2000037c
 800198c:	20000337 	.word	0x20000337

08001990 <ICM42688_Begin>:


#include "ICM42688P.h"
#include "main.h"

HAL_StatusTypeDef ICM42688_Begin(ICM42688 *device, SPI_HandleTypeDef *spiHandle){
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	6039      	str	r1, [r7, #0]
	device->spiHandle = spiHandle;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	601a      	str	r2, [r3, #0]

	device->accel.x = 0.0f;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f04f 0200 	mov.w	r2, #0
 80019a6:	605a      	str	r2, [r3, #4]
	device->accel.y = 0.0f;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f04f 0200 	mov.w	r2, #0
 80019ae:	609a      	str	r2, [r3, #8]
	device->accel.z = 0.0f;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f04f 0200 	mov.w	r2, #0
 80019b6:	60da      	str	r2, [r3, #12]

	device->gyro.x = 0.0f;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f04f 0200 	mov.w	r2, #0
 80019be:	611a      	str	r2, [r3, #16]
	device->gyro.y = 0.0f;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	615a      	str	r2, [r3, #20]
	device->gyro.z = 0.0f;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f04f 0200 	mov.w	r2, #0
 80019ce:	619a      	str	r2, [r3, #24]

	device->ready = 0;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
	device->dataRdy = 0;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2200      	movs	r2, #0
 80019dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

	HAL_Delay(10);
 80019e0:	200a      	movs	r0, #10
 80019e2:	f002 fd27 	bl	8004434 <HAL_Delay>
	HAL_StatusTypeDef status;
	uint8_t data;

	status = ICM42688_Read(device, WHO_AM_I, &data);
 80019e6:	f107 030e 	add.w	r3, r7, #14
 80019ea:	461a      	mov	r2, r3
 80019ec:	2175      	movs	r1, #117	@ 0x75
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f000 fa64 	bl	8001ebc <ICM42688_Read>
 80019f4:	4603      	mov	r3, r0
 80019f6:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <ICM42688_Begin+0x72>
 80019fe:	7bfb      	ldrb	r3, [r7, #15]
 8001a00:	e05d      	b.n	8001abe <ICM42688_Begin+0x12e>
	if(data != 0x47) return HAL_ERROR;
 8001a02:	7bbb      	ldrb	r3, [r7, #14]
 8001a04:	2b47      	cmp	r3, #71	@ 0x47
 8001a06:	d001      	beq.n	8001a0c <ICM42688_Begin+0x7c>
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e058      	b.n	8001abe <ICM42688_Begin+0x12e>

	data = (GYRO_FS_SEL_1000_DPS << 5) | GYRO_ODR_1_KHZ;
 8001a0c:	2326      	movs	r3, #38	@ 0x26
 8001a0e:	73bb      	strb	r3, [r7, #14]
	status = ICM42688_Write(device, GYRO_CONFIG0, &data);
 8001a10:	f107 030e 	add.w	r3, r7, #14
 8001a14:	461a      	mov	r2, r3
 8001a16:	214f      	movs	r1, #79	@ 0x4f
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f000 fa27 	bl	8001e6c <ICM42688_Write>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001a22:	7bfb      	ldrb	r3, [r7, #15]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <ICM42688_Begin+0x9c>
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
 8001a2a:	e048      	b.n	8001abe <ICM42688_Begin+0x12e>
	device->gyro_fs = GYRO_FS_SEL_1000_DPS;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 2020 	strb.w	r2, [r3, #32]
	device->gyro_odr = GYRO_ODR_1_KHZ;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2206      	movs	r2, #6
 8001a38:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	data = (ACCEL_FS_SEL_4_G << 5) | ACCEL_ODR_1_KHZ;
 8001a3c:	2346      	movs	r3, #70	@ 0x46
 8001a3e:	73bb      	strb	r3, [r7, #14]
	status = ICM42688_Write(device, ACCEL_CONFIG0, &data);
 8001a40:	f107 030e 	add.w	r3, r7, #14
 8001a44:	461a      	mov	r2, r3
 8001a46:	2150      	movs	r1, #80	@ 0x50
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f000 fa0f 	bl	8001e6c <ICM42688_Write>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001a52:	7bfb      	ldrb	r3, [r7, #15]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <ICM42688_Begin+0xcc>
 8001a58:	7bfb      	ldrb	r3, [r7, #15]
 8001a5a:	e030      	b.n	8001abe <ICM42688_Begin+0x12e>
	device->accel_fs = ACCEL_FS_SEL_4_G;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2202      	movs	r2, #2
 8001a60:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	device->accel_odr = ACCEL_ODR_1_KHZ;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2206      	movs	r2, #6
 8001a68:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

	status = ICM42688_Set_Interrupts(device);
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f000 f863 	bl	8001b38 <ICM42688_Set_Interrupts>
 8001a72:	4603      	mov	r3, r0
 8001a74:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001a76:	7bfb      	ldrb	r3, [r7, #15]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <ICM42688_Begin+0xf0>
 8001a7c:	7bfb      	ldrb	r3, [r7, #15]
 8001a7e:	e01e      	b.n	8001abe <ICM42688_Begin+0x12e>

	status = ICM42688_Set_Filters(device);
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f000 f820 	bl	8001ac6 <ICM42688_Set_Filters>
 8001a86:	4603      	mov	r3, r0
 8001a88:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <ICM42688_Begin+0x104>
 8001a90:	7bfb      	ldrb	r3, [r7, #15]
 8001a92:	e014      	b.n	8001abe <ICM42688_Begin+0x12e>

	data = 0x0F; //0b00001111 Gyro & Acc in Low Noise Mode
 8001a94:	230f      	movs	r3, #15
 8001a96:	73bb      	strb	r3, [r7, #14]
	status = ICM42688_Write(device, PWR_MGMT0, &data);
 8001a98:	f107 030e 	add.w	r3, r7, #14
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	214e      	movs	r1, #78	@ 0x4e
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f000 f9e3 	bl	8001e6c <ICM42688_Write>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <ICM42688_Begin+0x124>
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
 8001ab2:	e004      	b.n	8001abe <ICM42688_Begin+0x12e>
	//if(status != HAL_OK) return status;

	//status = ICM42688_Calibrate_Accel(device);
	//if(status != HAL_OK) return status;

	device->ready = 1;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

	return status;
 8001abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <ICM42688_Set_Filters>:
	device->accel_odr = rate;

	return status;
}

HAL_StatusTypeDef ICM42688_Set_Filters(ICM42688 *device){
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b084      	sub	sp, #16
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
	//Antialiasing and Notch Filters enabled by default

	uint8_t data = (UI_FILT_ORD_1_ORD << 2); //Temperature filter: 4000Hz (Default), 1st order Gyro Low Pass Filter
 8001ace:	2300      	movs	r3, #0
 8001ad0:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef status = ICM42688_Write(device, GYRO_CONFIG1, &data);
 8001ad2:	f107 030e 	add.w	r3, r7, #14
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	2151      	movs	r1, #81	@ 0x51
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f000 f9c6 	bl	8001e6c <ICM42688_Write>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001ae4:	7bfb      	ldrb	r3, [r7, #15]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <ICM42688_Set_Filters+0x28>
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	e020      	b.n	8001b30 <ICM42688_Set_Filters+0x6a>

	data = (UI_FILT_ORD_1_ORD << 3); //Accelerometer Low Pass Filter 1st order
 8001aee:	2300      	movs	r3, #0
 8001af0:	73bb      	strb	r3, [r7, #14]
	status = ICM42688_Write(device, ACCEL_CONFIG1, &data);
 8001af2:	f107 030e 	add.w	r3, r7, #14
 8001af6:	461a      	mov	r2, r3
 8001af8:	2153      	movs	r1, #83	@ 0x53
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f000 f9b6 	bl	8001e6c <ICM42688_Write>
 8001b00:	4603      	mov	r3, r0
 8001b02:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001b04:	7bfb      	ldrb	r3, [r7, #15]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <ICM42688_Set_Filters+0x48>
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	e010      	b.n	8001b30 <ICM42688_Set_Filters+0x6a>

	data = (UI_FILT_BW_125_HZ << 4) | UI_FILT_BW_125_HZ; //Accelerometer BW (Left) & Gyro BW (Right)
 8001b0e:	2333      	movs	r3, #51	@ 0x33
 8001b10:	73bb      	strb	r3, [r7, #14]
	status = ICM42688_Write(device, GYRO_ACCEL_CONFIG0, &data);
 8001b12:	f107 030e 	add.w	r3, r7, #14
 8001b16:	461a      	mov	r2, r3
 8001b18:	2152      	movs	r1, #82	@ 0x52
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f000 f9a6 	bl	8001e6c <ICM42688_Write>
 8001b20:	4603      	mov	r3, r0
 8001b22:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <ICM42688_Set_Filters+0x68>
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	e000      	b.n	8001b30 <ICM42688_Set_Filters+0x6a>

	return status;
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <ICM42688_Set_Interrupts>:

HAL_StatusTypeDef ICM42688_Set_Interrupts(ICM42688 *device){
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
	uint8_t data = 0x03; //0b00000011 INT1: Active High, Push pull, Pulsed mode
 8001b40:	2303      	movs	r3, #3
 8001b42:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef status = ICM42688_Write(device, INT_CONFIG, &data);
 8001b44:	f107 030e 	add.w	r3, r7, #14
 8001b48:	461a      	mov	r2, r3
 8001b4a:	2114      	movs	r1, #20
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f000 f98d 	bl	8001e6c <ICM42688_Write>
 8001b52:	4603      	mov	r3, r0
 8001b54:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001b56:	7bfb      	ldrb	r3, [r7, #15]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <ICM42688_Set_Interrupts+0x28>
 8001b5c:	7bfb      	ldrb	r3, [r7, #15]
 8001b5e:	e031      	b.n	8001bc4 <ICM42688_Set_Interrupts+0x8c>

	// need to clear bit 4 to allow proper INT1 and INT2 operation
	status = ICM42688_Read(device, INT_CONFIG1, &data);
 8001b60:	f107 030e 	add.w	r3, r7, #14
 8001b64:	461a      	mov	r2, r3
 8001b66:	2164      	movs	r1, #100	@ 0x64
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 f9a7 	bl	8001ebc <ICM42688_Read>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <ICM42688_Set_Interrupts+0x44>
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	e023      	b.n	8001bc4 <ICM42688_Set_Interrupts+0x8c>
	data &= ~0x10;
 8001b7c:	7bbb      	ldrb	r3, [r7, #14]
 8001b7e:	f023 0310 	bic.w	r3, r3, #16
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	73bb      	strb	r3, [r7, #14]
	status = ICM42688_Write(device, INT_CONFIG1, &data);
 8001b86:	f107 030e 	add.w	r3, r7, #14
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	2164      	movs	r1, #100	@ 0x64
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f000 f96c 	bl	8001e6c <ICM42688_Write>
 8001b94:	4603      	mov	r3, r0
 8001b96:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <ICM42688_Set_Interrupts+0x6a>
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	e010      	b.n	8001bc4 <ICM42688_Set_Interrupts+0x8c>

	// route UI data ready interrupt to INT1
	data = 0x08; //0b00001000: UI data ready interrupt routed to INT1
 8001ba2:	2308      	movs	r3, #8
 8001ba4:	73bb      	strb	r3, [r7, #14]
	status = ICM42688_Write(device, INT_SOURCE0, &data);
 8001ba6:	f107 030e 	add.w	r3, r7, #14
 8001baa:	461a      	mov	r2, r3
 8001bac:	2165      	movs	r1, #101	@ 0x65
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f000 f95c 	bl	8001e6c <ICM42688_Write>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <ICM42688_Set_Interrupts+0x8a>
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
 8001bc0:	e000      	b.n	8001bc4 <ICM42688_Set_Interrupts+0x8c>

	return status;
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	0000      	movs	r0, r0
	...

08001bd0 <ICM42688_Process_Buffer>:
	device->temp = (float) tempRaw / 132.48f + 25.0f;

	return status;
}

void ICM42688_Process_Buffer(ICM42688 *device){
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]

	uint16_t tempRaw = (int16_t)((device->buffer[1] << 8) | device->buffer[2]);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001bde:	b21b      	sxth	r3, r3
 8001be0:	021b      	lsls	r3, r3, #8
 8001be2:	b21a      	sxth	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001bea:	b21b      	sxth	r3, r3
 8001bec:	4313      	orrs	r3, r2
 8001bee:	b21b      	sxth	r3, r3
 8001bf0:	82fb      	strh	r3, [r7, #22]
	int16_t acc[3];
	int16_t gyro[3];

	device->temp = (float) tempRaw / 132.48f + 25.0f;
 8001bf2:	8afb      	ldrh	r3, [r7, #22]
 8001bf4:	ee07 3a90 	vmov	s15, r3
 8001bf8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001bfc:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8001e60 <ICM42688_Process_Buffer+0x290>
 8001c00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c04:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001c08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	edc3 7a07 	vstr	s15, [r3, #28]

	acc[0] = (int16_t)((device->buffer[3] << 8) | device->buffer[4]);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8001c18:	b21b      	sxth	r3, r3
 8001c1a:	021b      	lsls	r3, r3, #8
 8001c1c:	b21a      	sxth	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001c24:	b21b      	sxth	r3, r3
 8001c26:	4313      	orrs	r3, r2
 8001c28:	b21b      	sxth	r3, r3
 8001c2a:	823b      	strh	r3, [r7, #16]
	acc[1] = (int16_t)((device->buffer[5] << 8) | device->buffer[6]);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8001c32:	b21b      	sxth	r3, r3
 8001c34:	021b      	lsls	r3, r3, #8
 8001c36:	b21a      	sxth	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001c3e:	b21b      	sxth	r3, r3
 8001c40:	4313      	orrs	r3, r2
 8001c42:	b21b      	sxth	r3, r3
 8001c44:	827b      	strh	r3, [r7, #18]
	acc[2] = (int16_t)((device->buffer[7] << 8) | device->buffer[8]);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001c4c:	b21b      	sxth	r3, r3
 8001c4e:	021b      	lsls	r3, r3, #8
 8001c50:	b21a      	sxth	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001c58:	b21b      	sxth	r3, r3
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	b21b      	sxth	r3, r3
 8001c5e:	82bb      	strh	r3, [r7, #20]

	device->accel.x = (float) acc[1] / 8192.0f; //ACCEL_FS_SEL_4_G
 8001c60:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001c64:	ee07 3a90 	vmov	s15, r3
 8001c68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c6c:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8001e64 <ICM42688_Process_Buffer+0x294>
 8001c70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	edc3 7a01 	vstr	s15, [r3, #4]
	device->accel.y = -(float) acc[0] / 8192.0f; //Axis remapping
 8001c7a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001c7e:	ee07 3a90 	vmov	s15, r3
 8001c82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c86:	eeb1 7a67 	vneg.f32	s14, s15
 8001c8a:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8001e64 <ICM42688_Process_Buffer+0x294>
 8001c8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	edc3 7a02 	vstr	s15, [r3, #8]
	device->accel.z = (float) acc[2] / 8192.0f;
 8001c98:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c9c:	ee07 3a90 	vmov	s15, r3
 8001ca0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ca4:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8001e64 <ICM42688_Process_Buffer+0x294>
 8001ca8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	edc3 7a03 	vstr	s15, [r3, #12]

	gyro[0] = (int16_t)((device->buffer[9] << 8) | device->buffer[10]);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001cb8:	b21b      	sxth	r3, r3
 8001cba:	021b      	lsls	r3, r3, #8
 8001cbc:	b21a      	sxth	r2, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8001cc4:	b21b      	sxth	r3, r3
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	b21b      	sxth	r3, r3
 8001cca:	813b      	strh	r3, [r7, #8]
	gyro[1] = (int16_t)((device->buffer[11] << 8) | device->buffer[12]);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8001cd2:	b21b      	sxth	r3, r3
 8001cd4:	021b      	lsls	r3, r3, #8
 8001cd6:	b21a      	sxth	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001cde:	b21b      	sxth	r3, r3
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	b21b      	sxth	r3, r3
 8001ce4:	817b      	strh	r3, [r7, #10]
	gyro[2] = (int16_t)((device->buffer[13] << 8) | device->buffer[14]);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001cec:	b21b      	sxth	r3, r3
 8001cee:	021b      	lsls	r3, r3, #8
 8001cf0:	b21a      	sxth	r2, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001cf8:	b21b      	sxth	r3, r3
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	b21b      	sxth	r3, r3
 8001cfe:	81bb      	strh	r3, [r7, #12]

	device->gyro.x = (float) gyro[1] / 32.8f; //GYRO_FS_SEL_1000_DPS
 8001d00:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001d04:	ee07 3a90 	vmov	s15, r3
 8001d08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d0c:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8001e68 <ICM42688_Process_Buffer+0x298>
 8001d10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	edc3 7a04 	vstr	s15, [r3, #16]
	device->gyro.y = -(float) gyro[0] / 32.8f; //Axis remapping
 8001d1a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001d1e:	ee07 3a90 	vmov	s15, r3
 8001d22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d26:	eeb1 7a67 	vneg.f32	s14, s15
 8001d2a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8001e68 <ICM42688_Process_Buffer+0x298>
 8001d2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	edc3 7a05 	vstr	s15, [r3, #20]
	device->gyro.z = (float) gyro[2] / 32.8f;
 8001d38:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001d3c:	ee07 3a90 	vmov	s15, r3
 8001d40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d44:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8001e68 <ICM42688_Process_Buffer+0x298>
 8001d48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	edc3 7a06 	vstr	s15, [r3, #24]

	device->gyro.x -= -3.13812327; //Calibration
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fc1e 	bl	8000598 <__aeabi_f2d>
 8001d5c:	a338      	add	r3, pc, #224	@ (adr r3, 8001e40 <ICM42688_Process_Buffer+0x270>)
 8001d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d62:	f7fe fabb 	bl	80002dc <__adddf3>
 8001d66:	4602      	mov	r2, r0
 8001d68:	460b      	mov	r3, r1
 8001d6a:	4610      	mov	r0, r2
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f7fe ff63 	bl	8000c38 <__aeabi_d2f>
 8001d72:	4602      	mov	r2, r0
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	611a      	str	r2, [r3, #16]
	device->gyro.y -= 0.0449692011;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	695b      	ldr	r3, [r3, #20]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7fe fc0b 	bl	8000598 <__aeabi_f2d>
 8001d82:	a331      	add	r3, pc, #196	@ (adr r3, 8001e48 <ICM42688_Process_Buffer+0x278>)
 8001d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d88:	f7fe faa6 	bl	80002d8 <__aeabi_dsub>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	4610      	mov	r0, r2
 8001d92:	4619      	mov	r1, r3
 8001d94:	f7fe ff50 	bl	8000c38 <__aeabi_d2f>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	615a      	str	r2, [r3, #20]
	device->gyro.z -= 0.46484378;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7fe fbf8 	bl	8000598 <__aeabi_f2d>
 8001da8:	a329      	add	r3, pc, #164	@ (adr r3, 8001e50 <ICM42688_Process_Buffer+0x280>)
 8001daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dae:	f7fe fa93 	bl	80002d8 <__aeabi_dsub>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	4610      	mov	r0, r2
 8001db8:	4619      	mov	r1, r3
 8001dba:	f7fe ff3d 	bl	8000c38 <__aeabi_d2f>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	619a      	str	r2, [r3, #24]

	device->gyro.x *= DEG_TO_RAD;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	691b      	ldr	r3, [r3, #16]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fbe5 	bl	8000598 <__aeabi_f2d>
 8001dce:	a322      	add	r3, pc, #136	@ (adr r3, 8001e58 <ICM42688_Process_Buffer+0x288>)
 8001dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd4:	f7fe fc38 	bl	8000648 <__aeabi_dmul>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4619      	mov	r1, r3
 8001de0:	f7fe ff2a 	bl	8000c38 <__aeabi_d2f>
 8001de4:	4602      	mov	r2, r0
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	611a      	str	r2, [r3, #16]
	device->gyro.y *= DEG_TO_RAD;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	695b      	ldr	r3, [r3, #20]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7fe fbd2 	bl	8000598 <__aeabi_f2d>
 8001df4:	a318      	add	r3, pc, #96	@ (adr r3, 8001e58 <ICM42688_Process_Buffer+0x288>)
 8001df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dfa:	f7fe fc25 	bl	8000648 <__aeabi_dmul>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	4610      	mov	r0, r2
 8001e04:	4619      	mov	r1, r3
 8001e06:	f7fe ff17 	bl	8000c38 <__aeabi_d2f>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	615a      	str	r2, [r3, #20]
	device->gyro.z *= DEG_TO_RAD;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7fe fbbf 	bl	8000598 <__aeabi_f2d>
 8001e1a:	a30f      	add	r3, pc, #60	@ (adr r3, 8001e58 <ICM42688_Process_Buffer+0x288>)
 8001e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e20:	f7fe fc12 	bl	8000648 <__aeabi_dmul>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	4610      	mov	r0, r2
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	f7fe ff04 	bl	8000c38 <__aeabi_d2f>
 8001e30:	4602      	mov	r2, r0
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	619a      	str	r2, [r3, #24]

}
 8001e36:	bf00      	nop
 8001e38:	3718      	adds	r7, #24
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	5f7bbb8d 	.word	0x5f7bbb8d
 8001e44:	40091ae0 	.word	0x40091ae0
 8001e48:	001a7e9d 	.word	0x001a7e9d
 8001e4c:	3fa70634 	.word	0x3fa70634
 8001e50:	20365653 	.word	0x20365653
 8001e54:	3fddc000 	.word	0x3fddc000
 8001e58:	a252dd11 	.word	0xa252dd11
 8001e5c:	3f91df46 	.word	0x3f91df46
 8001e60:	43047ae1 	.word	0x43047ae1
 8001e64:	46000000 	.word	0x46000000
 8001e68:	42033333 	.word	0x42033333

08001e6c <ICM42688_Write>:
}


//===============================    LOW LEVEL FUNCTIONS ===================================

HAL_StatusTypeDef ICM42688_Write(ICM42688 *device, uint8_t address, uint8_t *data){
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	460b      	mov	r3, r1
 8001e76:	607a      	str	r2, [r7, #4]
 8001e78:	72fb      	strb	r3, [r7, #11]

	uint8_t tx_Buff[2] = {address, *data};
 8001e7a:	7afb      	ldrb	r3, [r7, #11]
 8001e7c:	753b      	strb	r3, [r7, #20]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	757b      	strb	r3, [r7, #21]
	HAL_StatusTypeDef status;

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001e84:	2200      	movs	r2, #0
 8001e86:	2110      	movs	r1, #16
 8001e88:	480b      	ldr	r0, [pc, #44]	@ (8001eb8 <ICM42688_Write+0x4c>)
 8001e8a:	f003 fe69 	bl	8005b60 <HAL_GPIO_WritePin>

	status = HAL_SPI_Transmit(device->spiHandle, tx_Buff, 2, HAL_MAX_DELAY);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6818      	ldr	r0, [r3, #0]
 8001e92:	f107 0114 	add.w	r1, r7, #20
 8001e96:	f04f 33ff 	mov.w	r3, #4294967295
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	f006 fb79 	bl	8008592 <HAL_SPI_Transmit>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	2110      	movs	r1, #16
 8001ea8:	4803      	ldr	r0, [pc, #12]	@ (8001eb8 <ICM42688_Write+0x4c>)
 8001eaa:	f003 fe59 	bl	8005b60 <HAL_GPIO_WritePin>

	return status;
 8001eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3718      	adds	r7, #24
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	40020000 	.word	0x40020000

08001ebc <ICM42688_Read>:

	return status;
}


HAL_StatusTypeDef ICM42688_Read(ICM42688 *device, uint8_t address, uint8_t *data){
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	607a      	str	r2, [r7, #4]
 8001ec8:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuff = (address | 0x80);
 8001eca:	7afb      	ldrb	r3, [r7, #11]
 8001ecc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	75bb      	strb	r3, [r7, #22]
	HAL_StatusTypeDef status;

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	2110      	movs	r1, #16
 8001ed8:	4815      	ldr	r0, [pc, #84]	@ (8001f30 <ICM42688_Read+0x74>)
 8001eda:	f003 fe41 	bl	8005b60 <HAL_GPIO_WritePin>

	status = HAL_SPI_Transmit(device->spiHandle, &txBuff, 1, HAL_MAX_DELAY);
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	6818      	ldr	r0, [r3, #0]
 8001ee2:	f107 0116 	add.w	r1, r7, #22
 8001ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eea:	2201      	movs	r2, #1
 8001eec:	f006 fb51 	bl	8008592 <HAL_SPI_Transmit>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	75fb      	strb	r3, [r7, #23]
	if(status != HAL_OK) return status;
 8001ef4:	7dfb      	ldrb	r3, [r7, #23]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <ICM42688_Read+0x42>
 8001efa:	7dfb      	ldrb	r3, [r7, #23]
 8001efc:	e014      	b.n	8001f28 <ICM42688_Read+0x6c>

	status = HAL_SPI_Receive(device->spiHandle, data, 1, HAL_MAX_DELAY);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	6818      	ldr	r0, [r3, #0]
 8001f02:	f04f 33ff 	mov.w	r3, #4294967295
 8001f06:	2201      	movs	r2, #1
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	f006 fcb8 	bl	800887e <HAL_SPI_Receive>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	75fb      	strb	r3, [r7, #23]
	if(status != HAL_OK) return status;
 8001f12:	7dfb      	ldrb	r3, [r7, #23]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <ICM42688_Read+0x60>
 8001f18:	7dfb      	ldrb	r3, [r7, #23]
 8001f1a:	e005      	b.n	8001f28 <ICM42688_Read+0x6c>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	2110      	movs	r1, #16
 8001f20:	4803      	ldr	r0, [pc, #12]	@ (8001f30 <ICM42688_Read+0x74>)
 8001f22:	f003 fe1d 	bl	8005b60 <HAL_GPIO_WritePin>

	return status;
 8001f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3718      	adds	r7, #24
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40020000 	.word	0x40020000

08001f34 <ICM42688_Read_DMA>:

	return status;

}

HAL_StatusTypeDef ICM42688_Read_DMA(ICM42688 *device){
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

	uint8_t txBuff[15];
	txBuff[0] = (TEMP_DATA1 | 0x80);
 8001f3c:	239d      	movs	r3, #157	@ 0x9d
 8001f3e:	723b      	strb	r3, [r7, #8]
	HAL_StatusTypeDef status;

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001f40:	2200      	movs	r2, #0
 8001f42:	2110      	movs	r1, #16
 8001f44:	480c      	ldr	r0, [pc, #48]	@ (8001f78 <ICM42688_Read_DMA+0x44>)
 8001f46:	f003 fe0b 	bl	8005b60 <HAL_GPIO_WritePin>

	status = HAL_SPI_TransmitReceive_DMA(device->spiHandle, txBuff, device->buffer, 15);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6818      	ldr	r0, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8001f54:	f107 0108 	add.w	r1, r7, #8
 8001f58:	230f      	movs	r3, #15
 8001f5a:	f006 ffe7 	bl	8008f2c <HAL_SPI_TransmitReceive_DMA>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	75fb      	strb	r3, [r7, #23]
	if(status != HAL_OK) return status;
 8001f62:	7dfb      	ldrb	r3, [r7, #23]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <ICM42688_Read_DMA+0x38>
 8001f68:	7dfb      	ldrb	r3, [r7, #23]
 8001f6a:	e000      	b.n	8001f6e <ICM42688_Read_DMA+0x3a>

	//HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);

	return status;
 8001f6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40020000 	.word	0x40020000

08001f7c <Output_Begin>:

uint16_t outputs[8];
float functions[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
extern Arming arming;

HAL_StatusTypeDef Output_Begin(TIM_HandleTypeDef *htim2, TIM_HandleTypeDef *htim3){
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;

	status = HAL_TIM_PWM_Start(htim2, TIM_CHANNEL_1);
 8001f86:	2100      	movs	r1, #0
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f007 fe29 	bl	8009be0 <HAL_TIM_PWM_Start>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <Output_Begin+0x20>
 8001f98:	7bfb      	ldrb	r3, [r7, #15]
 8001f9a:	e04d      	b.n	8002038 <Output_Begin+0xbc>
	status = HAL_TIM_PWM_Start(htim2, TIM_CHANNEL_2);
 8001f9c:	2104      	movs	r1, #4
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f007 fe1e 	bl	8009be0 <HAL_TIM_PWM_Start>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <Output_Begin+0x36>
 8001fae:	7bfb      	ldrb	r3, [r7, #15]
 8001fb0:	e042      	b.n	8002038 <Output_Begin+0xbc>
	status = HAL_TIM_PWM_Start(htim2, TIM_CHANNEL_3);
 8001fb2:	2108      	movs	r1, #8
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f007 fe13 	bl	8009be0 <HAL_TIM_PWM_Start>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <Output_Begin+0x4c>
 8001fc4:	7bfb      	ldrb	r3, [r7, #15]
 8001fc6:	e037      	b.n	8002038 <Output_Begin+0xbc>
	status = HAL_TIM_PWM_Start(htim2, TIM_CHANNEL_4);
 8001fc8:	210c      	movs	r1, #12
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f007 fe08 	bl	8009be0 <HAL_TIM_PWM_Start>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <Output_Begin+0x62>
 8001fda:	7bfb      	ldrb	r3, [r7, #15]
 8001fdc:	e02c      	b.n	8002038 <Output_Begin+0xbc>

	status = HAL_TIM_PWM_Start(htim3, TIM_CHANNEL_1);
 8001fde:	2100      	movs	r1, #0
 8001fe0:	6838      	ldr	r0, [r7, #0]
 8001fe2:	f007 fdfd 	bl	8009be0 <HAL_TIM_PWM_Start>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <Output_Begin+0x78>
 8001ff0:	7bfb      	ldrb	r3, [r7, #15]
 8001ff2:	e021      	b.n	8002038 <Output_Begin+0xbc>
	status = HAL_TIM_PWM_Start(htim3, TIM_CHANNEL_2);
 8001ff4:	2104      	movs	r1, #4
 8001ff6:	6838      	ldr	r0, [r7, #0]
 8001ff8:	f007 fdf2 	bl	8009be0 <HAL_TIM_PWM_Start>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8002000:	7bfb      	ldrb	r3, [r7, #15]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <Output_Begin+0x8e>
 8002006:	7bfb      	ldrb	r3, [r7, #15]
 8002008:	e016      	b.n	8002038 <Output_Begin+0xbc>
	status = HAL_TIM_PWM_Start(htim3, TIM_CHANNEL_3);
 800200a:	2108      	movs	r1, #8
 800200c:	6838      	ldr	r0, [r7, #0]
 800200e:	f007 fde7 	bl	8009be0 <HAL_TIM_PWM_Start>
 8002012:	4603      	mov	r3, r0
 8002014:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 8002016:	7bfb      	ldrb	r3, [r7, #15]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <Output_Begin+0xa4>
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	e00b      	b.n	8002038 <Output_Begin+0xbc>
	status = HAL_TIM_PWM_Start(htim3, TIM_CHANNEL_4);
 8002020:	210c      	movs	r1, #12
 8002022:	6838      	ldr	r0, [r7, #0]
 8002024:	f007 fddc 	bl	8009be0 <HAL_TIM_PWM_Start>
 8002028:	4603      	mov	r3, r0
 800202a:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) return status;
 800202c:	7bfb      	ldrb	r3, [r7, #15]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <Output_Begin+0xba>
 8002032:	7bfb      	ldrb	r3, [r7, #15]
 8002034:	e000      	b.n	8002038 <Output_Begin+0xbc>

	return status;
 8002036:	7bfb      	ldrb	r3, [r7, #15]
}
 8002038:	4618      	mov	r0, r3
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}

08002040 <Servo_Move>:

void Servo_Move(TIM_HandleTypeDef *timerHandle, int channel, float pulse_width_us){
 8002040:	b480      	push	{r7}
 8002042:	b087      	sub	sp, #28
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t compare = pulse_width_us * 1.8f;
 800204e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002052:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80020c8 <Servo_Move+0x88>
 8002056:	ee67 7a87 	vmul.f32	s15, s15, s14
 800205a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800205e:	ee17 3a90 	vmov	r3, s15
 8002062:	82fb      	strh	r3, [r7, #22]
	__HAL_TIM_SET_COMPARE(timerHandle, channel, compare);
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d104      	bne.n	8002074 <Servo_Move+0x34>
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	8afa      	ldrh	r2, [r7, #22]
 8002070:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8002072:	e023      	b.n	80020bc <Servo_Move+0x7c>
	__HAL_TIM_SET_COMPARE(timerHandle, channel, compare);
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	2b04      	cmp	r3, #4
 8002078:	d104      	bne.n	8002084 <Servo_Move+0x44>
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	8afb      	ldrh	r3, [r7, #22]
 8002080:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002082:	e01b      	b.n	80020bc <Servo_Move+0x7c>
	__HAL_TIM_SET_COMPARE(timerHandle, channel, compare);
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	2b08      	cmp	r3, #8
 8002088:	d104      	bne.n	8002094 <Servo_Move+0x54>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	8afb      	ldrh	r3, [r7, #22]
 8002090:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002092:	e013      	b.n	80020bc <Servo_Move+0x7c>
	__HAL_TIM_SET_COMPARE(timerHandle, channel, compare);
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	2b0c      	cmp	r3, #12
 8002098:	d104      	bne.n	80020a4 <Servo_Move+0x64>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	8afb      	ldrh	r3, [r7, #22]
 80020a0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80020a2:	e00b      	b.n	80020bc <Servo_Move+0x7c>
	__HAL_TIM_SET_COMPARE(timerHandle, channel, compare);
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2b10      	cmp	r3, #16
 80020a8:	d104      	bne.n	80020b4 <Servo_Move+0x74>
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	8afb      	ldrh	r3, [r7, #22]
 80020b0:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80020b2:	e003      	b.n	80020bc <Servo_Move+0x7c>
	__HAL_TIM_SET_COMPARE(timerHandle, channel, compare);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	8afb      	ldrh	r3, [r7, #22]
 80020ba:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 80020bc:	bf00      	nop
 80020be:	371c      	adds	r7, #28
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr
 80020c8:	3fe66666 	.word	0x3fe66666
 80020cc:	00000000 	.word	0x00000000

080020d0 <Output_Update>:

void Output_Update(TIM_HandleTypeDef *htim2, TIM_HandleTypeDef *htim3){
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]

	if(arming == DISARMED) functions[THROTTLE] = -1.0f;
 80020da:	4b05      	ldr	r3, [pc, #20]	@ (80020f0 <Output_Update+0x20>)
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d102      	bne.n	80020e8 <Output_Update+0x18>
 80020e2:	4b04      	ldr	r3, [pc, #16]	@ (80020f4 <Output_Update+0x24>)
 80020e4:	4a04      	ldr	r2, [pc, #16]	@ (80020f8 <Output_Update+0x28>)
 80020e6:	60da      	str	r2, [r3, #12]

	//Clamp to [-1,1] range
	for(int i = 0; i < 10; i++) {
 80020e8:	2300      	movs	r3, #0
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	e030      	b.n	8002150 <Output_Update+0x80>
 80020ee:	bf00      	nop
 80020f0:	20000336 	.word	0x20000336
 80020f4:	20000348 	.word	0x20000348
 80020f8:	bf800000 	.word	0xbf800000
		if(functions[i]<-1.0f) functions[i] = -1.0f;
 80020fc:	4ad0      	ldr	r2, [pc, #832]	@ (8002440 <Output_Update+0x370>)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4413      	add	r3, r2
 8002104:	edd3 7a00 	vldr	s15, [r3]
 8002108:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800210c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002114:	d505      	bpl.n	8002122 <Output_Update+0x52>
 8002116:	4aca      	ldr	r2, [pc, #808]	@ (8002440 <Output_Update+0x370>)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	4413      	add	r3, r2
 800211e:	4ac9      	ldr	r2, [pc, #804]	@ (8002444 <Output_Update+0x374>)
 8002120:	601a      	str	r2, [r3, #0]
		if(functions[i]>1.0f) functions[i] = 1.0f;
 8002122:	4ac7      	ldr	r2, [pc, #796]	@ (8002440 <Output_Update+0x370>)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	edd3 7a00 	vldr	s15, [r3]
 800212e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002132:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213a:	dd06      	ble.n	800214a <Output_Update+0x7a>
 800213c:	4ac0      	ldr	r2, [pc, #768]	@ (8002440 <Output_Update+0x370>)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4413      	add	r3, r2
 8002144:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002148:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 10; i++) {
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	3301      	adds	r3, #1
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2b09      	cmp	r3, #9
 8002154:	ddd2      	ble.n	80020fc <Output_Update+0x2c>
	}

	outputs[0] = functions[OUT1_FUNCTION] * (OUT1_MAX - OUT1_MIN)*(-OUT1_REVERSE+0.5) + OUT1_TRIM;
 8002156:	4bba      	ldr	r3, [pc, #744]	@ (8002440 <Output_Update+0x370>)
 8002158:	edd3 7a03 	vldr	s15, [r3, #12]
 800215c:	ed9f 7aba 	vldr	s14, [pc, #744]	@ 8002448 <Output_Update+0x378>
 8002160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002164:	ee17 0a90 	vmov	r0, s15
 8002168:	f7fe fa16 	bl	8000598 <__aeabi_f2d>
 800216c:	f04f 0200 	mov.w	r2, #0
 8002170:	4bb6      	ldr	r3, [pc, #728]	@ (800244c <Output_Update+0x37c>)
 8002172:	f7fe fa69 	bl	8000648 <__aeabi_dmul>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	4610      	mov	r0, r2
 800217c:	4619      	mov	r1, r3
 800217e:	a3ae      	add	r3, pc, #696	@ (adr r3, 8002438 <Output_Update+0x368>)
 8002180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002184:	f7fe f8aa 	bl	80002dc <__adddf3>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	4610      	mov	r0, r2
 800218e:	4619      	mov	r1, r3
 8002190:	f7fe fd32 	bl	8000bf8 <__aeabi_d2uiz>
 8002194:	4603      	mov	r3, r0
 8002196:	b29a      	uxth	r2, r3
 8002198:	4bad      	ldr	r3, [pc, #692]	@ (8002450 <Output_Update+0x380>)
 800219a:	801a      	strh	r2, [r3, #0]
	outputs[1] = functions[OUT2_FUNCTION] * (OUT2_MAX - OUT2_MIN)*(-OUT2_REVERSE+0.5) + OUT2_TRIM;
 800219c:	4ba8      	ldr	r3, [pc, #672]	@ (8002440 <Output_Update+0x370>)
 800219e:	edd3 7a02 	vldr	s15, [r3, #8]
 80021a2:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 8002448 <Output_Update+0x378>
 80021a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021aa:	ee17 0a90 	vmov	r0, s15
 80021ae:	f7fe f9f3 	bl	8000598 <__aeabi_f2d>
 80021b2:	f04f 0200 	mov.w	r2, #0
 80021b6:	4ba5      	ldr	r3, [pc, #660]	@ (800244c <Output_Update+0x37c>)
 80021b8:	f7fe fa46 	bl	8000648 <__aeabi_dmul>
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	4610      	mov	r0, r2
 80021c2:	4619      	mov	r1, r3
 80021c4:	a39c      	add	r3, pc, #624	@ (adr r3, 8002438 <Output_Update+0x368>)
 80021c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ca:	f7fe f887 	bl	80002dc <__adddf3>
 80021ce:	4602      	mov	r2, r0
 80021d0:	460b      	mov	r3, r1
 80021d2:	4610      	mov	r0, r2
 80021d4:	4619      	mov	r1, r3
 80021d6:	f7fe fd0f 	bl	8000bf8 <__aeabi_d2uiz>
 80021da:	4603      	mov	r3, r0
 80021dc:	b29a      	uxth	r2, r3
 80021de:	4b9c      	ldr	r3, [pc, #624]	@ (8002450 <Output_Update+0x380>)
 80021e0:	805a      	strh	r2, [r3, #2]
	outputs[2] = functions[OUT3_FUNCTION] * (OUT3_MAX - OUT3_MIN)*(-OUT3_REVERSE+0.5) + OUT3_TRIM;
 80021e2:	4b97      	ldr	r3, [pc, #604]	@ (8002440 <Output_Update+0x370>)
 80021e4:	edd3 7a04 	vldr	s15, [r3, #16]
 80021e8:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8002448 <Output_Update+0x378>
 80021ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021f0:	ee17 0a90 	vmov	r0, s15
 80021f4:	f7fe f9d0 	bl	8000598 <__aeabi_f2d>
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	4b93      	ldr	r3, [pc, #588]	@ (800244c <Output_Update+0x37c>)
 80021fe:	f7fe fa23 	bl	8000648 <__aeabi_dmul>
 8002202:	4602      	mov	r2, r0
 8002204:	460b      	mov	r3, r1
 8002206:	4610      	mov	r0, r2
 8002208:	4619      	mov	r1, r3
 800220a:	a38b      	add	r3, pc, #556	@ (adr r3, 8002438 <Output_Update+0x368>)
 800220c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002210:	f7fe f864 	bl	80002dc <__adddf3>
 8002214:	4602      	mov	r2, r0
 8002216:	460b      	mov	r3, r1
 8002218:	4610      	mov	r0, r2
 800221a:	4619      	mov	r1, r3
 800221c:	f7fe fcec 	bl	8000bf8 <__aeabi_d2uiz>
 8002220:	4603      	mov	r3, r0
 8002222:	b29a      	uxth	r2, r3
 8002224:	4b8a      	ldr	r3, [pc, #552]	@ (8002450 <Output_Update+0x380>)
 8002226:	809a      	strh	r2, [r3, #4]
	outputs[3] = functions[OUT4_FUNCTION] * (OUT4_MAX - OUT4_MIN)*(-OUT4_REVERSE+0.5) + OUT4_TRIM;
 8002228:	4b85      	ldr	r3, [pc, #532]	@ (8002440 <Output_Update+0x370>)
 800222a:	edd3 7a00 	vldr	s15, [r3]
 800222e:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8002448 <Output_Update+0x378>
 8002232:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002236:	ee17 0a90 	vmov	r0, s15
 800223a:	f7fe f9ad 	bl	8000598 <__aeabi_f2d>
 800223e:	f04f 0200 	mov.w	r2, #0
 8002242:	4b82      	ldr	r3, [pc, #520]	@ (800244c <Output_Update+0x37c>)
 8002244:	f7fe fa00 	bl	8000648 <__aeabi_dmul>
 8002248:	4602      	mov	r2, r0
 800224a:	460b      	mov	r3, r1
 800224c:	4610      	mov	r0, r2
 800224e:	4619      	mov	r1, r3
 8002250:	a379      	add	r3, pc, #484	@ (adr r3, 8002438 <Output_Update+0x368>)
 8002252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002256:	f7fe f841 	bl	80002dc <__adddf3>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	4610      	mov	r0, r2
 8002260:	4619      	mov	r1, r3
 8002262:	f7fe fcc9 	bl	8000bf8 <__aeabi_d2uiz>
 8002266:	4603      	mov	r3, r0
 8002268:	b29a      	uxth	r2, r3
 800226a:	4b79      	ldr	r3, [pc, #484]	@ (8002450 <Output_Update+0x380>)
 800226c:	80da      	strh	r2, [r3, #6]
	outputs[4] = functions[OUT5_FUNCTION] * (OUT5_MAX - OUT5_MIN)*(-OUT5_REVERSE+0.5) + OUT5_TRIM;
 800226e:	4b74      	ldr	r3, [pc, #464]	@ (8002440 <Output_Update+0x370>)
 8002270:	edd3 7a00 	vldr	s15, [r3]
 8002274:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8002448 <Output_Update+0x378>
 8002278:	ee67 7a87 	vmul.f32	s15, s15, s14
 800227c:	ee17 0a90 	vmov	r0, s15
 8002280:	f7fe f98a 	bl	8000598 <__aeabi_f2d>
 8002284:	f04f 0200 	mov.w	r2, #0
 8002288:	4b70      	ldr	r3, [pc, #448]	@ (800244c <Output_Update+0x37c>)
 800228a:	f7fe f9dd 	bl	8000648 <__aeabi_dmul>
 800228e:	4602      	mov	r2, r0
 8002290:	460b      	mov	r3, r1
 8002292:	4610      	mov	r0, r2
 8002294:	4619      	mov	r1, r3
 8002296:	a368      	add	r3, pc, #416	@ (adr r3, 8002438 <Output_Update+0x368>)
 8002298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229c:	f7fe f81e 	bl	80002dc <__adddf3>
 80022a0:	4602      	mov	r2, r0
 80022a2:	460b      	mov	r3, r1
 80022a4:	4610      	mov	r0, r2
 80022a6:	4619      	mov	r1, r3
 80022a8:	f7fe fca6 	bl	8000bf8 <__aeabi_d2uiz>
 80022ac:	4603      	mov	r3, r0
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	4b67      	ldr	r3, [pc, #412]	@ (8002450 <Output_Update+0x380>)
 80022b2:	811a      	strh	r2, [r3, #8]
	outputs[5] = functions[OUT6_FUNCTION] * (OUT6_MAX - OUT6_MIN)*(-OUT6_REVERSE+0.5) + OUT6_TRIM;
 80022b4:	4b62      	ldr	r3, [pc, #392]	@ (8002440 <Output_Update+0x370>)
 80022b6:	edd3 7a00 	vldr	s15, [r3]
 80022ba:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8002448 <Output_Update+0x378>
 80022be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022c2:	ee17 0a90 	vmov	r0, s15
 80022c6:	f7fe f967 	bl	8000598 <__aeabi_f2d>
 80022ca:	f04f 0200 	mov.w	r2, #0
 80022ce:	4b5f      	ldr	r3, [pc, #380]	@ (800244c <Output_Update+0x37c>)
 80022d0:	f7fe f9ba 	bl	8000648 <__aeabi_dmul>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	4610      	mov	r0, r2
 80022da:	4619      	mov	r1, r3
 80022dc:	a356      	add	r3, pc, #344	@ (adr r3, 8002438 <Output_Update+0x368>)
 80022de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e2:	f7fd fffb 	bl	80002dc <__adddf3>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4610      	mov	r0, r2
 80022ec:	4619      	mov	r1, r3
 80022ee:	f7fe fc83 	bl	8000bf8 <__aeabi_d2uiz>
 80022f2:	4603      	mov	r3, r0
 80022f4:	b29a      	uxth	r2, r3
 80022f6:	4b56      	ldr	r3, [pc, #344]	@ (8002450 <Output_Update+0x380>)
 80022f8:	815a      	strh	r2, [r3, #10]
	outputs[6] = functions[OUT7_FUNCTION] * (OUT7_MAX - OUT7_MIN)*(-OUT7_REVERSE+0.5) + OUT7_TRIM;
 80022fa:	4b51      	ldr	r3, [pc, #324]	@ (8002440 <Output_Update+0x370>)
 80022fc:	edd3 7a00 	vldr	s15, [r3]
 8002300:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8002448 <Output_Update+0x378>
 8002304:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002308:	ee17 0a90 	vmov	r0, s15
 800230c:	f7fe f944 	bl	8000598 <__aeabi_f2d>
 8002310:	f04f 0200 	mov.w	r2, #0
 8002314:	4b4d      	ldr	r3, [pc, #308]	@ (800244c <Output_Update+0x37c>)
 8002316:	f7fe f997 	bl	8000648 <__aeabi_dmul>
 800231a:	4602      	mov	r2, r0
 800231c:	460b      	mov	r3, r1
 800231e:	4610      	mov	r0, r2
 8002320:	4619      	mov	r1, r3
 8002322:	a345      	add	r3, pc, #276	@ (adr r3, 8002438 <Output_Update+0x368>)
 8002324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002328:	f7fd ffd8 	bl	80002dc <__adddf3>
 800232c:	4602      	mov	r2, r0
 800232e:	460b      	mov	r3, r1
 8002330:	4610      	mov	r0, r2
 8002332:	4619      	mov	r1, r3
 8002334:	f7fe fc60 	bl	8000bf8 <__aeabi_d2uiz>
 8002338:	4603      	mov	r3, r0
 800233a:	b29a      	uxth	r2, r3
 800233c:	4b44      	ldr	r3, [pc, #272]	@ (8002450 <Output_Update+0x380>)
 800233e:	819a      	strh	r2, [r3, #12]
	outputs[7] = functions[OUT8_FUNCTION] * (OUT8_MAX - OUT8_MIN)*(-OUT8_REVERSE+0.5) + OUT8_TRIM;
 8002340:	4b3f      	ldr	r3, [pc, #252]	@ (8002440 <Output_Update+0x370>)
 8002342:	edd3 7a03 	vldr	s15, [r3, #12]
 8002346:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002448 <Output_Update+0x378>
 800234a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800234e:	ee17 0a90 	vmov	r0, s15
 8002352:	f7fe f921 	bl	8000598 <__aeabi_f2d>
 8002356:	f04f 0200 	mov.w	r2, #0
 800235a:	4b3c      	ldr	r3, [pc, #240]	@ (800244c <Output_Update+0x37c>)
 800235c:	f7fe f974 	bl	8000648 <__aeabi_dmul>
 8002360:	4602      	mov	r2, r0
 8002362:	460b      	mov	r3, r1
 8002364:	4610      	mov	r0, r2
 8002366:	4619      	mov	r1, r3
 8002368:	a333      	add	r3, pc, #204	@ (adr r3, 8002438 <Output_Update+0x368>)
 800236a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800236e:	f7fd ffb5 	bl	80002dc <__adddf3>
 8002372:	4602      	mov	r2, r0
 8002374:	460b      	mov	r3, r1
 8002376:	4610      	mov	r0, r2
 8002378:	4619      	mov	r1, r3
 800237a:	f7fe fc3d 	bl	8000bf8 <__aeabi_d2uiz>
 800237e:	4603      	mov	r3, r0
 8002380:	b29a      	uxth	r2, r3
 8002382:	4b33      	ldr	r3, [pc, #204]	@ (8002450 <Output_Update+0x380>)
 8002384:	81da      	strh	r2, [r3, #14]


	Servo_Move(htim2, TIM_CHANNEL_1, outputs[0]);
 8002386:	4b32      	ldr	r3, [pc, #200]	@ (8002450 <Output_Update+0x380>)
 8002388:	881b      	ldrh	r3, [r3, #0]
 800238a:	ee07 3a90 	vmov	s15, r3
 800238e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002392:	eeb0 0a67 	vmov.f32	s0, s15
 8002396:	2100      	movs	r1, #0
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7ff fe51 	bl	8002040 <Servo_Move>
	Servo_Move(htim2, TIM_CHANNEL_2, outputs[1]);
 800239e:	4b2c      	ldr	r3, [pc, #176]	@ (8002450 <Output_Update+0x380>)
 80023a0:	885b      	ldrh	r3, [r3, #2]
 80023a2:	ee07 3a90 	vmov	s15, r3
 80023a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023aa:	eeb0 0a67 	vmov.f32	s0, s15
 80023ae:	2104      	movs	r1, #4
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f7ff fe45 	bl	8002040 <Servo_Move>
	Servo_Move(htim2, TIM_CHANNEL_3, outputs[2]);
 80023b6:	4b26      	ldr	r3, [pc, #152]	@ (8002450 <Output_Update+0x380>)
 80023b8:	889b      	ldrh	r3, [r3, #4]
 80023ba:	ee07 3a90 	vmov	s15, r3
 80023be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023c2:	eeb0 0a67 	vmov.f32	s0, s15
 80023c6:	2108      	movs	r1, #8
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f7ff fe39 	bl	8002040 <Servo_Move>
	Servo_Move(htim2, TIM_CHANNEL_4, outputs[3]);
 80023ce:	4b20      	ldr	r3, [pc, #128]	@ (8002450 <Output_Update+0x380>)
 80023d0:	88db      	ldrh	r3, [r3, #6]
 80023d2:	ee07 3a90 	vmov	s15, r3
 80023d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023da:	eeb0 0a67 	vmov.f32	s0, s15
 80023de:	210c      	movs	r1, #12
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff fe2d 	bl	8002040 <Servo_Move>

	Servo_Move(htim3, TIM_CHANNEL_1, outputs[4]);
 80023e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002450 <Output_Update+0x380>)
 80023e8:	891b      	ldrh	r3, [r3, #8]
 80023ea:	ee07 3a90 	vmov	s15, r3
 80023ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023f2:	eeb0 0a67 	vmov.f32	s0, s15
 80023f6:	2100      	movs	r1, #0
 80023f8:	6838      	ldr	r0, [r7, #0]
 80023fa:	f7ff fe21 	bl	8002040 <Servo_Move>
	Servo_Move(htim3, TIM_CHANNEL_2, outputs[5]);
 80023fe:	4b14      	ldr	r3, [pc, #80]	@ (8002450 <Output_Update+0x380>)
 8002400:	895b      	ldrh	r3, [r3, #10]
 8002402:	ee07 3a90 	vmov	s15, r3
 8002406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800240a:	eeb0 0a67 	vmov.f32	s0, s15
 800240e:	2104      	movs	r1, #4
 8002410:	6838      	ldr	r0, [r7, #0]
 8002412:	f7ff fe15 	bl	8002040 <Servo_Move>
	Servo_Move(htim3, TIM_CHANNEL_3, outputs[6]);
 8002416:	4b0e      	ldr	r3, [pc, #56]	@ (8002450 <Output_Update+0x380>)
 8002418:	899b      	ldrh	r3, [r3, #12]
 800241a:	ee07 3a90 	vmov	s15, r3
 800241e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002422:	eeb0 0a67 	vmov.f32	s0, s15
 8002426:	2108      	movs	r1, #8
 8002428:	6838      	ldr	r0, [r7, #0]
 800242a:	f7ff fe09 	bl	8002040 <Servo_Move>
	Servo_Move(htim3, TIM_CHANNEL_4, outputs[7]);
 800242e:	4b08      	ldr	r3, [pc, #32]	@ (8002450 <Output_Update+0x380>)
 8002430:	89db      	ldrh	r3, [r3, #14]
 8002432:	e00f      	b.n	8002454 <Output_Update+0x384>
 8002434:	f3af 8000 	nop.w
 8002438:	00000000 	.word	0x00000000
 800243c:	40977000 	.word	0x40977000
 8002440:	20000348 	.word	0x20000348
 8002444:	bf800000 	.word	0xbf800000
 8002448:	447a0000 	.word	0x447a0000
 800244c:	3fe00000 	.word	0x3fe00000
 8002450:	20000338 	.word	0x20000338
 8002454:	ee07 3a90 	vmov	s15, r3
 8002458:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800245c:	eeb0 0a67 	vmov.f32	s0, s15
 8002460:	210c      	movs	r1, #12
 8002462:	6838      	ldr	r0, [r7, #0]
 8002464:	f7ff fdec 	bl	8002040 <Servo_Move>
}
 8002468:	bf00      	nop
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <PID_Stabilized_Update>:

extern float functions[10];

Vec3 ref_prev, error_prev, integral = {0.0f, 0.0f, 0.0f};

void PID_Stabilized_Update(Vec3 ref, Vec3 attitude, float dt){
 8002470:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002474:	b08e      	sub	sp, #56	@ 0x38
 8002476:	af00      	add	r7, sp, #0
 8002478:	eeb0 5a40 	vmov.f32	s10, s0
 800247c:	eef0 5a60 	vmov.f32	s11, s1
 8002480:	eeb0 6a41 	vmov.f32	s12, s2
 8002484:	eef0 6a61 	vmov.f32	s13, s3
 8002488:	eeb0 7a42 	vmov.f32	s14, s4
 800248c:	eef0 7a62 	vmov.f32	s15, s5
 8002490:	ed87 3a01 	vstr	s6, [r7, #4]
 8002494:	ed87 5a05 	vstr	s10, [r7, #20]
 8002498:	edc7 5a06 	vstr	s11, [r7, #24]
 800249c:	ed87 6a07 	vstr	s12, [r7, #28]
 80024a0:	edc7 6a02 	vstr	s13, [r7, #8]
 80024a4:	ed87 7a03 	vstr	s14, [r7, #12]
 80024a8:	edc7 7a04 	vstr	s15, [r7, #16]

	Vec3 error = {(ref.x - attitude.x), (ref.y - attitude.y), (ref.z - attitude.z)};
 80024ac:	ed97 7a05 	vldr	s14, [r7, #20]
 80024b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80024b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024b8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 80024bc:	ed97 7a06 	vldr	s14, [r7, #24]
 80024c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80024c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024c8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 80024cc:	ed97 7a07 	vldr	s14, [r7, #28]
 80024d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80024d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024d8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	integral.x += error.x * dt;
 80024dc:	4b84      	ldr	r3, [pc, #528]	@ (80026f0 <PID_Stabilized_Update+0x280>)
 80024de:	ed93 7a00 	vldr	s14, [r3]
 80024e2:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 80024e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80024ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024f2:	4b7f      	ldr	r3, [pc, #508]	@ (80026f0 <PID_Stabilized_Update+0x280>)
 80024f4:	edc3 7a00 	vstr	s15, [r3]
	integral.y += error.y * dt;
 80024f8:	4b7d      	ldr	r3, [pc, #500]	@ (80026f0 <PID_Stabilized_Update+0x280>)
 80024fa:	ed93 7a01 	vldr	s14, [r3, #4]
 80024fe:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8002502:	edd7 7a01 	vldr	s15, [r7, #4]
 8002506:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800250a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800250e:	4b78      	ldr	r3, [pc, #480]	@ (80026f0 <PID_Stabilized_Update+0x280>)
 8002510:	edc3 7a01 	vstr	s15, [r3, #4]
	integral.z += error.z * dt;
 8002514:	4b76      	ldr	r3, [pc, #472]	@ (80026f0 <PID_Stabilized_Update+0x280>)
 8002516:	ed93 7a02 	vldr	s14, [r3, #8]
 800251a:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800251e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002522:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002526:	ee77 7a27 	vadd.f32	s15, s14, s15
 800252a:	4b71      	ldr	r3, [pc, #452]	@ (80026f0 <PID_Stabilized_Update+0x280>)
 800252c:	edc3 7a02 	vstr	s15, [r3, #8]


	functions[AILERONS] = ROLL_KP_STABILIZED*error.x + ROLL_KD_STABILIZED*(error.x-error_prev.x)/dt + ROLL_KI_STABILIZED*integral.x;
 8002530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe f830 	bl	8000598 <__aeabi_f2d>
 8002538:	a365      	add	r3, pc, #404	@ (adr r3, 80026d0 <PID_Stabilized_Update+0x260>)
 800253a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800253e:	f7fe f883 	bl	8000648 <__aeabi_dmul>
 8002542:	4602      	mov	r2, r0
 8002544:	460b      	mov	r3, r1
 8002546:	4614      	mov	r4, r2
 8002548:	461d      	mov	r5, r3
 800254a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800254e:	4b69      	ldr	r3, [pc, #420]	@ (80026f4 <PID_Stabilized_Update+0x284>)
 8002550:	edd3 7a00 	vldr	s15, [r3]
 8002554:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002558:	ee17 0a90 	vmov	r0, s15
 800255c:	f7fe f81c 	bl	8000598 <__aeabi_f2d>
 8002560:	a35d      	add	r3, pc, #372	@ (adr r3, 80026d8 <PID_Stabilized_Update+0x268>)
 8002562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002566:	f7fe f86f 	bl	8000648 <__aeabi_dmul>
 800256a:	4602      	mov	r2, r0
 800256c:	460b      	mov	r3, r1
 800256e:	4690      	mov	r8, r2
 8002570:	4699      	mov	r9, r3
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f7fe f810 	bl	8000598 <__aeabi_f2d>
 8002578:	4602      	mov	r2, r0
 800257a:	460b      	mov	r3, r1
 800257c:	4640      	mov	r0, r8
 800257e:	4649      	mov	r1, r9
 8002580:	f7fe f98c 	bl	800089c <__aeabi_ddiv>
 8002584:	4602      	mov	r2, r0
 8002586:	460b      	mov	r3, r1
 8002588:	4620      	mov	r0, r4
 800258a:	4629      	mov	r1, r5
 800258c:	f7fd fea6 	bl	80002dc <__adddf3>
 8002590:	4602      	mov	r2, r0
 8002592:	460b      	mov	r3, r1
 8002594:	4614      	mov	r4, r2
 8002596:	461d      	mov	r5, r3
 8002598:	4b55      	ldr	r3, [pc, #340]	@ (80026f0 <PID_Stabilized_Update+0x280>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	f7fd fffb 	bl	8000598 <__aeabi_f2d>
 80025a2:	a34f      	add	r3, pc, #316	@ (adr r3, 80026e0 <PID_Stabilized_Update+0x270>)
 80025a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a8:	f7fe f84e 	bl	8000648 <__aeabi_dmul>
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	4620      	mov	r0, r4
 80025b2:	4629      	mov	r1, r5
 80025b4:	f7fd fe92 	bl	80002dc <__adddf3>
 80025b8:	4602      	mov	r2, r0
 80025ba:	460b      	mov	r3, r1
 80025bc:	4610      	mov	r0, r2
 80025be:	4619      	mov	r1, r3
 80025c0:	f7fe fb3a 	bl	8000c38 <__aeabi_d2f>
 80025c4:	4603      	mov	r3, r0
 80025c6:	4a4c      	ldr	r2, [pc, #304]	@ (80026f8 <PID_Stabilized_Update+0x288>)
 80025c8:	6053      	str	r3, [r2, #4]
	functions[ELEVATOR] = PITCH_KP_STABILIZED*error.y + PITCH_KD_STABILIZED*(error.y-error_prev.y)/dt + PITCH_KI_STABILIZED*integral.y;
 80025ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fd ffe3 	bl	8000598 <__aeabi_f2d>
 80025d2:	a33f      	add	r3, pc, #252	@ (adr r3, 80026d0 <PID_Stabilized_Update+0x260>)
 80025d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d8:	f7fe f836 	bl	8000648 <__aeabi_dmul>
 80025dc:	4602      	mov	r2, r0
 80025de:	460b      	mov	r3, r1
 80025e0:	4614      	mov	r4, r2
 80025e2:	461d      	mov	r5, r3
 80025e4:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80025e8:	4b42      	ldr	r3, [pc, #264]	@ (80026f4 <PID_Stabilized_Update+0x284>)
 80025ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80025ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025f2:	ee17 0a90 	vmov	r0, s15
 80025f6:	f7fd ffcf 	bl	8000598 <__aeabi_f2d>
 80025fa:	a337      	add	r3, pc, #220	@ (adr r3, 80026d8 <PID_Stabilized_Update+0x268>)
 80025fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002600:	f7fe f822 	bl	8000648 <__aeabi_dmul>
 8002604:	4602      	mov	r2, r0
 8002606:	460b      	mov	r3, r1
 8002608:	4690      	mov	r8, r2
 800260a:	4699      	mov	r9, r3
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f7fd ffc3 	bl	8000598 <__aeabi_f2d>
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	4640      	mov	r0, r8
 8002618:	4649      	mov	r1, r9
 800261a:	f7fe f93f 	bl	800089c <__aeabi_ddiv>
 800261e:	4602      	mov	r2, r0
 8002620:	460b      	mov	r3, r1
 8002622:	4620      	mov	r0, r4
 8002624:	4629      	mov	r1, r5
 8002626:	f7fd fe59 	bl	80002dc <__adddf3>
 800262a:	4602      	mov	r2, r0
 800262c:	460b      	mov	r3, r1
 800262e:	4614      	mov	r4, r2
 8002630:	461d      	mov	r5, r3
 8002632:	4b2f      	ldr	r3, [pc, #188]	@ (80026f0 <PID_Stabilized_Update+0x280>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	4618      	mov	r0, r3
 8002638:	f7fd ffae 	bl	8000598 <__aeabi_f2d>
 800263c:	a328      	add	r3, pc, #160	@ (adr r3, 80026e0 <PID_Stabilized_Update+0x270>)
 800263e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002642:	f7fe f801 	bl	8000648 <__aeabi_dmul>
 8002646:	4602      	mov	r2, r0
 8002648:	460b      	mov	r3, r1
 800264a:	4620      	mov	r0, r4
 800264c:	4629      	mov	r1, r5
 800264e:	f7fd fe45 	bl	80002dc <__adddf3>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	4610      	mov	r0, r2
 8002658:	4619      	mov	r1, r3
 800265a:	f7fe faed 	bl	8000c38 <__aeabi_d2f>
 800265e:	4603      	mov	r3, r0
 8002660:	4a25      	ldr	r2, [pc, #148]	@ (80026f8 <PID_Stabilized_Update+0x288>)
 8002662:	6093      	str	r3, [r2, #8]

	functions[AILERONS] /= M_PI_2;
 8002664:	4b24      	ldr	r3, [pc, #144]	@ (80026f8 <PID_Stabilized_Update+0x288>)
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	4618      	mov	r0, r3
 800266a:	f7fd ff95 	bl	8000598 <__aeabi_f2d>
 800266e:	a31e      	add	r3, pc, #120	@ (adr r3, 80026e8 <PID_Stabilized_Update+0x278>)
 8002670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002674:	f7fe f912 	bl	800089c <__aeabi_ddiv>
 8002678:	4602      	mov	r2, r0
 800267a:	460b      	mov	r3, r1
 800267c:	4610      	mov	r0, r2
 800267e:	4619      	mov	r1, r3
 8002680:	f7fe fada 	bl	8000c38 <__aeabi_d2f>
 8002684:	4603      	mov	r3, r0
 8002686:	4a1c      	ldr	r2, [pc, #112]	@ (80026f8 <PID_Stabilized_Update+0x288>)
 8002688:	6053      	str	r3, [r2, #4]
	functions[ELEVATOR] /= M_PI_2;
 800268a:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <PID_Stabilized_Update+0x288>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	4618      	mov	r0, r3
 8002690:	f7fd ff82 	bl	8000598 <__aeabi_f2d>
 8002694:	a314      	add	r3, pc, #80	@ (adr r3, 80026e8 <PID_Stabilized_Update+0x278>)
 8002696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269a:	f7fe f8ff 	bl	800089c <__aeabi_ddiv>
 800269e:	4602      	mov	r2, r0
 80026a0:	460b      	mov	r3, r1
 80026a2:	4610      	mov	r0, r2
 80026a4:	4619      	mov	r1, r3
 80026a6:	f7fe fac7 	bl	8000c38 <__aeabi_d2f>
 80026aa:	4603      	mov	r3, r0
 80026ac:	4a12      	ldr	r2, [pc, #72]	@ (80026f8 <PID_Stabilized_Update+0x288>)
 80026ae:	6093      	str	r3, [r2, #8]

	error_prev = (Vec3) {.x = error.x, .y = error.y, .z = error.z};
 80026b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80026b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026b6:	480f      	ldr	r0, [pc, #60]	@ (80026f4 <PID_Stabilized_Update+0x284>)
 80026b8:	6001      	str	r1, [r0, #0]
 80026ba:	490e      	ldr	r1, [pc, #56]	@ (80026f4 <PID_Stabilized_Update+0x284>)
 80026bc:	604a      	str	r2, [r1, #4]
 80026be:	4a0d      	ldr	r2, [pc, #52]	@ (80026f4 <PID_Stabilized_Update+0x284>)
 80026c0:	6093      	str	r3, [r2, #8]
}
 80026c2:	bf00      	nop
 80026c4:	3738      	adds	r7, #56	@ 0x38
 80026c6:	46bd      	mov	sp, r7
 80026c8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80026cc:	f3af 8000 	nop.w
 80026d0:	cccccccd 	.word	0xcccccccd
 80026d4:	3ffccccc 	.word	0x3ffccccc
 80026d8:	33333333 	.word	0x33333333
 80026dc:	3fe33333 	.word	0x3fe33333
 80026e0:	9999999a 	.word	0x9999999a
 80026e4:	3fe99999 	.word	0x3fe99999
 80026e8:	54442d18 	.word	0x54442d18
 80026ec:	3ff921fb 	.word	0x3ff921fb
 80026f0:	2000037c 	.word	0x2000037c
 80026f4:	20000370 	.word	0x20000370
 80026f8:	20000348 	.word	0x20000348
 80026fc:	00000000 	.word	0x00000000

08002700 <PID_Acro_Update>:

void PID_Acro_Update(Vec3 ref, Vec3 rates, float dt){
 8002700:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002704:	b08e      	sub	sp, #56	@ 0x38
 8002706:	af00      	add	r7, sp, #0
 8002708:	eeb0 5a40 	vmov.f32	s10, s0
 800270c:	eef0 5a60 	vmov.f32	s11, s1
 8002710:	eeb0 6a41 	vmov.f32	s12, s2
 8002714:	eef0 6a61 	vmov.f32	s13, s3
 8002718:	eeb0 7a42 	vmov.f32	s14, s4
 800271c:	eef0 7a62 	vmov.f32	s15, s5
 8002720:	ed87 3a01 	vstr	s6, [r7, #4]
 8002724:	ed87 5a05 	vstr	s10, [r7, #20]
 8002728:	edc7 5a06 	vstr	s11, [r7, #24]
 800272c:	ed87 6a07 	vstr	s12, [r7, #28]
 8002730:	edc7 6a02 	vstr	s13, [r7, #8]
 8002734:	ed87 7a03 	vstr	s14, [r7, #12]
 8002738:	edc7 7a04 	vstr	s15, [r7, #16]

	Vec3 error = {(ref.x - rates.x), (ref.y - rates.y), (ref.z + rates.z)};
 800273c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002740:	edd7 7a02 	vldr	s15, [r7, #8]
 8002744:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002748:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 800274c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002750:	edd7 7a03 	vldr	s15, [r7, #12]
 8002754:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002758:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 800275c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002760:	edd7 7a04 	vldr	s15, [r7, #16]
 8002764:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002768:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	integral.x += error.x * dt;
 800276c:	4baa      	ldr	r3, [pc, #680]	@ (8002a18 <PID_Acro_Update+0x318>)
 800276e:	ed93 7a00 	vldr	s14, [r3]
 8002772:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8002776:	edd7 7a01 	vldr	s15, [r7, #4]
 800277a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800277e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002782:	4ba5      	ldr	r3, [pc, #660]	@ (8002a18 <PID_Acro_Update+0x318>)
 8002784:	edc3 7a00 	vstr	s15, [r3]
	integral.y += error.y * dt;
 8002788:	4ba3      	ldr	r3, [pc, #652]	@ (8002a18 <PID_Acro_Update+0x318>)
 800278a:	ed93 7a01 	vldr	s14, [r3, #4]
 800278e:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8002792:	edd7 7a01 	vldr	s15, [r7, #4]
 8002796:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800279a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800279e:	4b9e      	ldr	r3, [pc, #632]	@ (8002a18 <PID_Acro_Update+0x318>)
 80027a0:	edc3 7a01 	vstr	s15, [r3, #4]
	integral.z += error.z * dt;
 80027a4:	4b9c      	ldr	r3, [pc, #624]	@ (8002a18 <PID_Acro_Update+0x318>)
 80027a6:	ed93 7a02 	vldr	s14, [r3, #8]
 80027aa:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 80027ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80027b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027ba:	4b97      	ldr	r3, [pc, #604]	@ (8002a18 <PID_Acro_Update+0x318>)
 80027bc:	edc3 7a02 	vstr	s15, [r3, #8]


	functions[AILERONS] = ROLL_KP_ACRO*error.x + ROLL_KD_ACRO*(error.x-error_prev.x)/dt + ROLL_KI_ACRO*integral.x;
 80027c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7fd fee8 	bl	8000598 <__aeabi_f2d>
 80027c8:	a38d      	add	r3, pc, #564	@ (adr r3, 8002a00 <PID_Acro_Update+0x300>)
 80027ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ce:	f7fd ff3b 	bl	8000648 <__aeabi_dmul>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	4614      	mov	r4, r2
 80027d8:	461d      	mov	r5, r3
 80027da:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80027de:	4b8f      	ldr	r3, [pc, #572]	@ (8002a1c <PID_Acro_Update+0x31c>)
 80027e0:	edd3 7a00 	vldr	s15, [r3]
 80027e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027e8:	ee17 0a90 	vmov	r0, s15
 80027ec:	f7fd fed4 	bl	8000598 <__aeabi_f2d>
 80027f0:	f04f 0200 	mov.w	r2, #0
 80027f4:	f04f 0300 	mov.w	r3, #0
 80027f8:	f7fd ff26 	bl	8000648 <__aeabi_dmul>
 80027fc:	4602      	mov	r2, r0
 80027fe:	460b      	mov	r3, r1
 8002800:	4690      	mov	r8, r2
 8002802:	4699      	mov	r9, r3
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f7fd fec7 	bl	8000598 <__aeabi_f2d>
 800280a:	4602      	mov	r2, r0
 800280c:	460b      	mov	r3, r1
 800280e:	4640      	mov	r0, r8
 8002810:	4649      	mov	r1, r9
 8002812:	f7fe f843 	bl	800089c <__aeabi_ddiv>
 8002816:	4602      	mov	r2, r0
 8002818:	460b      	mov	r3, r1
 800281a:	4620      	mov	r0, r4
 800281c:	4629      	mov	r1, r5
 800281e:	f7fd fd5d 	bl	80002dc <__adddf3>
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	4614      	mov	r4, r2
 8002828:	461d      	mov	r5, r3
 800282a:	4b7b      	ldr	r3, [pc, #492]	@ (8002a18 <PID_Acro_Update+0x318>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4618      	mov	r0, r3
 8002830:	f7fd feb2 	bl	8000598 <__aeabi_f2d>
 8002834:	a374      	add	r3, pc, #464	@ (adr r3, 8002a08 <PID_Acro_Update+0x308>)
 8002836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283a:	f7fd ff05 	bl	8000648 <__aeabi_dmul>
 800283e:	4602      	mov	r2, r0
 8002840:	460b      	mov	r3, r1
 8002842:	4620      	mov	r0, r4
 8002844:	4629      	mov	r1, r5
 8002846:	f7fd fd49 	bl	80002dc <__adddf3>
 800284a:	4602      	mov	r2, r0
 800284c:	460b      	mov	r3, r1
 800284e:	4610      	mov	r0, r2
 8002850:	4619      	mov	r1, r3
 8002852:	f7fe f9f1 	bl	8000c38 <__aeabi_d2f>
 8002856:	4603      	mov	r3, r0
 8002858:	4a71      	ldr	r2, [pc, #452]	@ (8002a20 <PID_Acro_Update+0x320>)
 800285a:	6053      	str	r3, [r2, #4]
	functions[ELEVATOR] = PITCH_KP_ACRO*error.y + PITCH_KD_ACRO*(error.y-error_prev.y)/dt + PITCH_KI_ACRO*integral.y;
 800285c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800285e:	4618      	mov	r0, r3
 8002860:	f7fd fe9a 	bl	8000598 <__aeabi_f2d>
 8002864:	a366      	add	r3, pc, #408	@ (adr r3, 8002a00 <PID_Acro_Update+0x300>)
 8002866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800286a:	f7fd feed 	bl	8000648 <__aeabi_dmul>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	4614      	mov	r4, r2
 8002874:	461d      	mov	r5, r3
 8002876:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800287a:	4b68      	ldr	r3, [pc, #416]	@ (8002a1c <PID_Acro_Update+0x31c>)
 800287c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002880:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002884:	ee17 0a90 	vmov	r0, s15
 8002888:	f7fd fe86 	bl	8000598 <__aeabi_f2d>
 800288c:	f04f 0200 	mov.w	r2, #0
 8002890:	f04f 0300 	mov.w	r3, #0
 8002894:	f7fd fed8 	bl	8000648 <__aeabi_dmul>
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	4690      	mov	r8, r2
 800289e:	4699      	mov	r9, r3
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f7fd fe79 	bl	8000598 <__aeabi_f2d>
 80028a6:	4602      	mov	r2, r0
 80028a8:	460b      	mov	r3, r1
 80028aa:	4640      	mov	r0, r8
 80028ac:	4649      	mov	r1, r9
 80028ae:	f7fd fff5 	bl	800089c <__aeabi_ddiv>
 80028b2:	4602      	mov	r2, r0
 80028b4:	460b      	mov	r3, r1
 80028b6:	4620      	mov	r0, r4
 80028b8:	4629      	mov	r1, r5
 80028ba:	f7fd fd0f 	bl	80002dc <__adddf3>
 80028be:	4602      	mov	r2, r0
 80028c0:	460b      	mov	r3, r1
 80028c2:	4614      	mov	r4, r2
 80028c4:	461d      	mov	r5, r3
 80028c6:	4b54      	ldr	r3, [pc, #336]	@ (8002a18 <PID_Acro_Update+0x318>)
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7fd fe64 	bl	8000598 <__aeabi_f2d>
 80028d0:	a34d      	add	r3, pc, #308	@ (adr r3, 8002a08 <PID_Acro_Update+0x308>)
 80028d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d6:	f7fd feb7 	bl	8000648 <__aeabi_dmul>
 80028da:	4602      	mov	r2, r0
 80028dc:	460b      	mov	r3, r1
 80028de:	4620      	mov	r0, r4
 80028e0:	4629      	mov	r1, r5
 80028e2:	f7fd fcfb 	bl	80002dc <__adddf3>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	4610      	mov	r0, r2
 80028ec:	4619      	mov	r1, r3
 80028ee:	f7fe f9a3 	bl	8000c38 <__aeabi_d2f>
 80028f2:	4603      	mov	r3, r0
 80028f4:	4a4a      	ldr	r2, [pc, #296]	@ (8002a20 <PID_Acro_Update+0x320>)
 80028f6:	6093      	str	r3, [r2, #8]
	functions[RUDDER] = YAW_KP_ACRO*error.z + YAW_KD_ACRO*(error.z-error_prev.z)/dt;
 80028f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7fd fe4c 	bl	8000598 <__aeabi_f2d>
 8002900:	a33f      	add	r3, pc, #252	@ (adr r3, 8002a00 <PID_Acro_Update+0x300>)
 8002902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002906:	f7fd fe9f 	bl	8000648 <__aeabi_dmul>
 800290a:	4602      	mov	r2, r0
 800290c:	460b      	mov	r3, r1
 800290e:	4614      	mov	r4, r2
 8002910:	461d      	mov	r5, r3
 8002912:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002916:	4b41      	ldr	r3, [pc, #260]	@ (8002a1c <PID_Acro_Update+0x31c>)
 8002918:	edd3 7a02 	vldr	s15, [r3, #8]
 800291c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002920:	ee17 0a90 	vmov	r0, s15
 8002924:	f7fd fe38 	bl	8000598 <__aeabi_f2d>
 8002928:	f04f 0200 	mov.w	r2, #0
 800292c:	f04f 0300 	mov.w	r3, #0
 8002930:	f7fd fe8a 	bl	8000648 <__aeabi_dmul>
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	4690      	mov	r8, r2
 800293a:	4699      	mov	r9, r3
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f7fd fe2b 	bl	8000598 <__aeabi_f2d>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4640      	mov	r0, r8
 8002948:	4649      	mov	r1, r9
 800294a:	f7fd ffa7 	bl	800089c <__aeabi_ddiv>
 800294e:	4602      	mov	r2, r0
 8002950:	460b      	mov	r3, r1
 8002952:	4620      	mov	r0, r4
 8002954:	4629      	mov	r1, r5
 8002956:	f7fd fcc1 	bl	80002dc <__adddf3>
 800295a:	4602      	mov	r2, r0
 800295c:	460b      	mov	r3, r1
 800295e:	4610      	mov	r0, r2
 8002960:	4619      	mov	r1, r3
 8002962:	f7fe f969 	bl	8000c38 <__aeabi_d2f>
 8002966:	4603      	mov	r3, r0
 8002968:	4a2d      	ldr	r2, [pc, #180]	@ (8002a20 <PID_Acro_Update+0x320>)
 800296a:	6113      	str	r3, [r2, #16]

	functions[AILERONS] /= M_PI_2;
 800296c:	4b2c      	ldr	r3, [pc, #176]	@ (8002a20 <PID_Acro_Update+0x320>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	4618      	mov	r0, r3
 8002972:	f7fd fe11 	bl	8000598 <__aeabi_f2d>
 8002976:	a326      	add	r3, pc, #152	@ (adr r3, 8002a10 <PID_Acro_Update+0x310>)
 8002978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800297c:	f7fd ff8e 	bl	800089c <__aeabi_ddiv>
 8002980:	4602      	mov	r2, r0
 8002982:	460b      	mov	r3, r1
 8002984:	4610      	mov	r0, r2
 8002986:	4619      	mov	r1, r3
 8002988:	f7fe f956 	bl	8000c38 <__aeabi_d2f>
 800298c:	4603      	mov	r3, r0
 800298e:	4a24      	ldr	r2, [pc, #144]	@ (8002a20 <PID_Acro_Update+0x320>)
 8002990:	6053      	str	r3, [r2, #4]
	functions[ELEVATOR] /= M_PI_2;
 8002992:	4b23      	ldr	r3, [pc, #140]	@ (8002a20 <PID_Acro_Update+0x320>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	4618      	mov	r0, r3
 8002998:	f7fd fdfe 	bl	8000598 <__aeabi_f2d>
 800299c:	a31c      	add	r3, pc, #112	@ (adr r3, 8002a10 <PID_Acro_Update+0x310>)
 800299e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a2:	f7fd ff7b 	bl	800089c <__aeabi_ddiv>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4610      	mov	r0, r2
 80029ac:	4619      	mov	r1, r3
 80029ae:	f7fe f943 	bl	8000c38 <__aeabi_d2f>
 80029b2:	4603      	mov	r3, r0
 80029b4:	4a1a      	ldr	r2, [pc, #104]	@ (8002a20 <PID_Acro_Update+0x320>)
 80029b6:	6093      	str	r3, [r2, #8]
	functions[RUDDER] /= M_PI_2;
 80029b8:	4b19      	ldr	r3, [pc, #100]	@ (8002a20 <PID_Acro_Update+0x320>)
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	4618      	mov	r0, r3
 80029be:	f7fd fdeb 	bl	8000598 <__aeabi_f2d>
 80029c2:	a313      	add	r3, pc, #76	@ (adr r3, 8002a10 <PID_Acro_Update+0x310>)
 80029c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c8:	f7fd ff68 	bl	800089c <__aeabi_ddiv>
 80029cc:	4602      	mov	r2, r0
 80029ce:	460b      	mov	r3, r1
 80029d0:	4610      	mov	r0, r2
 80029d2:	4619      	mov	r1, r3
 80029d4:	f7fe f930 	bl	8000c38 <__aeabi_d2f>
 80029d8:	4603      	mov	r3, r0
 80029da:	4a11      	ldr	r2, [pc, #68]	@ (8002a20 <PID_Acro_Update+0x320>)
 80029dc:	6113      	str	r3, [r2, #16]

	error_prev = (Vec3) {.x = error.x, .y = error.y, .z = error.z};
 80029de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80029e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80029e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029e4:	480d      	ldr	r0, [pc, #52]	@ (8002a1c <PID_Acro_Update+0x31c>)
 80029e6:	6001      	str	r1, [r0, #0]
 80029e8:	490c      	ldr	r1, [pc, #48]	@ (8002a1c <PID_Acro_Update+0x31c>)
 80029ea:	604a      	str	r2, [r1, #4]
 80029ec:	4a0b      	ldr	r2, [pc, #44]	@ (8002a1c <PID_Acro_Update+0x31c>)
 80029ee:	6093      	str	r3, [r2, #8]
}
 80029f0:	bf00      	nop
 80029f2:	3738      	adds	r7, #56	@ 0x38
 80029f4:	46bd      	mov	sp, r7
 80029f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80029fa:	bf00      	nop
 80029fc:	f3af 8000 	nop.w
 8002a00:	33333333 	.word	0x33333333
 8002a04:	3fe33333 	.word	0x3fe33333
 8002a08:	cccccccd 	.word	0xcccccccd
 8002a0c:	3ffccccc 	.word	0x3ffccccc
 8002a10:	54442d18 	.word	0x54442d18
 8002a14:	3ff921fb 	.word	0x3ff921fb
 8002a18:	2000037c 	.word	0x2000037c
 8002a1c:	20000370 	.word	0x20000370
 8002a20:	20000348 	.word	0x20000348

08002a24 <Sbus_Begin>:
 */


#include "Sbus.h"

HAL_StatusTypeDef Sbus_Begin(UART_HandleTypeDef *huart, Sbus *receiver){
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;

	HAL_UART_AbortReceive(huart); //Sbus is already sending before initialising, cancel reception to avoid HAL_ERROR
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f008 f84e 	bl	800aad0 <HAL_UART_AbortReceive>

	status = HAL_UARTEx_ReceiveToIdle_DMA(huart, receiver->buffer, 25);
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	2219      	movs	r2, #25
 8002a38:	4619      	mov	r1, r3
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f009 fa63 	bl	800bf06 <HAL_UARTEx_ReceiveToIdle_DMA>
 8002a40:	4603      	mov	r3, r0
 8002a42:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) {
 8002a44:	7bfb      	ldrb	r3, [r7, #15]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <Sbus_Begin+0x2a>
		return status;
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
 8002a4c:	e000      	b.n	8002a50 <Sbus_Begin+0x2c>
	}

	return status;
 8002a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3710      	adds	r7, #16
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <sbus_raw_to_us>:

int sbus_raw_to_us(uint16_t v) {
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	80fb      	strh	r3, [r7, #6]
	float us = ((v - 192) * 1000.0f / 1600.0f + 1000.0f);
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	3bc0      	subs	r3, #192	@ 0xc0
 8002a66:	ee07 3a90 	vmov	s15, r3
 8002a6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a6e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002ad0 <sbus_raw_to_us+0x78>
 8002a72:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a76:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8002ad4 <sbus_raw_to_us+0x7c>
 8002a7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a7e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002ad0 <sbus_raw_to_us+0x78>
 8002a82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a86:	edc7 7a03 	vstr	s15, [r7, #12]
	if (us < 1000.0f) us = 1000.0f;
 8002a8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a8e:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002ad0 <sbus_raw_to_us+0x78>
 8002a92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a9a:	d501      	bpl.n	8002aa0 <sbus_raw_to_us+0x48>
 8002a9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad8 <sbus_raw_to_us+0x80>)
 8002a9e:	60fb      	str	r3, [r7, #12]
	if (us > 2000.0f) us = 2000.0f;
 8002aa0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002aa4:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8002adc <sbus_raw_to_us+0x84>
 8002aa8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ab0:	dd01      	ble.n	8002ab6 <sbus_raw_to_us+0x5e>
 8002ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae0 <sbus_raw_to_us+0x88>)
 8002ab4:	60fb      	str	r3, [r7, #12]
	return us;
 8002ab6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002aba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002abe:	ee17 3a90 	vmov	r3, s15
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3714      	adds	r7, #20
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	447a0000 	.word	0x447a0000
 8002ad4:	44c80000 	.word	0x44c80000
 8002ad8:	447a0000 	.word	0x447a0000
 8002adc:	44fa0000 	.word	0x44fa0000
 8002ae0:	44fa0000 	.word	0x44fa0000

08002ae4 <Sbus_decode>:

void Sbus_decode(Sbus *receiver){
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b08c      	sub	sp, #48	@ 0x30
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]

	uint16_t raw_channels[18];

	raw_channels[0]  = ((receiver->buffer[1]    |receiver->buffer[2]<<8)                           & 0x07FF);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	785b      	ldrb	r3, [r3, #1]
 8002af0:	b21a      	sxth	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	789b      	ldrb	r3, [r3, #2]
 8002af6:	b21b      	sxth	r3, r3
 8002af8:	021b      	lsls	r3, r3, #8
 8002afa:	b21b      	sxth	r3, r3
 8002afc:	4313      	orrs	r3, r2
 8002afe:	b21b      	sxth	r3, r3
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	813b      	strh	r3, [r7, #8]
	raw_channels[1]  = ((receiver->buffer[2]>>3 |receiver->buffer[3]<<5)                           & 0x07FF);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	789b      	ldrb	r3, [r3, #2]
 8002b0e:	08db      	lsrs	r3, r3, #3
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	b21a      	sxth	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	78db      	ldrb	r3, [r3, #3]
 8002b18:	b21b      	sxth	r3, r3
 8002b1a:	015b      	lsls	r3, r3, #5
 8002b1c:	b21b      	sxth	r3, r3
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	b21b      	sxth	r3, r3
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	817b      	strh	r3, [r7, #10]
	raw_channels[2]  = ((receiver->buffer[3]>>6 |receiver->buffer[4]<<2 |receiver->buffer[5]<<10)  & 0x07FF);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	78db      	ldrb	r3, [r3, #3]
 8002b30:	099b      	lsrs	r3, r3, #6
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	b21a      	sxth	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	791b      	ldrb	r3, [r3, #4]
 8002b3a:	b21b      	sxth	r3, r3
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	b21b      	sxth	r3, r3
 8002b40:	4313      	orrs	r3, r2
 8002b42:	b21a      	sxth	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	795b      	ldrb	r3, [r3, #5]
 8002b48:	b21b      	sxth	r3, r3
 8002b4a:	029b      	lsls	r3, r3, #10
 8002b4c:	b21b      	sxth	r3, r3
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	b21b      	sxth	r3, r3
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	81bb      	strh	r3, [r7, #12]
	raw_channels[3]  = ((receiver->buffer[5]>>1 |receiver->buffer[6]<<7)                           & 0x07FF);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	795b      	ldrb	r3, [r3, #5]
 8002b60:	085b      	lsrs	r3, r3, #1
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	b21a      	sxth	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	799b      	ldrb	r3, [r3, #6]
 8002b6a:	b21b      	sxth	r3, r3
 8002b6c:	01db      	lsls	r3, r3, #7
 8002b6e:	b21b      	sxth	r3, r3
 8002b70:	4313      	orrs	r3, r2
 8002b72:	b21b      	sxth	r3, r3
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	81fb      	strh	r3, [r7, #14]
	raw_channels[4]  = ((receiver->buffer[6]>>4 |receiver->buffer[7]<<4)                           & 0x07FF);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	799b      	ldrb	r3, [r3, #6]
 8002b82:	091b      	lsrs	r3, r3, #4
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	b21a      	sxth	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	79db      	ldrb	r3, [r3, #7]
 8002b8c:	b21b      	sxth	r3, r3
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	b21b      	sxth	r3, r3
 8002b92:	4313      	orrs	r3, r2
 8002b94:	b21b      	sxth	r3, r3
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	823b      	strh	r3, [r7, #16]
	raw_channels[5]  = ((receiver->buffer[7]>>7 |receiver->buffer[8]<<1 |receiver->buffer[9]<<9)   & 0x07FF);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	79db      	ldrb	r3, [r3, #7]
 8002ba4:	09db      	lsrs	r3, r3, #7
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	b21a      	sxth	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	7a1b      	ldrb	r3, [r3, #8]
 8002bae:	b21b      	sxth	r3, r3
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	b21b      	sxth	r3, r3
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	b21a      	sxth	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	7a5b      	ldrb	r3, [r3, #9]
 8002bbc:	b21b      	sxth	r3, r3
 8002bbe:	025b      	lsls	r3, r3, #9
 8002bc0:	b21b      	sxth	r3, r3
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	b21b      	sxth	r3, r3
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	827b      	strh	r3, [r7, #18]
	raw_channels[6]  = ((receiver->buffer[9]>>2 |receiver->buffer[10]<<6)                          & 0x07FF);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	7a5b      	ldrb	r3, [r3, #9]
 8002bd4:	089b      	lsrs	r3, r3, #2
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	b21a      	sxth	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	7a9b      	ldrb	r3, [r3, #10]
 8002bde:	b21b      	sxth	r3, r3
 8002be0:	019b      	lsls	r3, r3, #6
 8002be2:	b21b      	sxth	r3, r3
 8002be4:	4313      	orrs	r3, r2
 8002be6:	b21b      	sxth	r3, r3
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	82bb      	strh	r3, [r7, #20]
	raw_channels[7]  = ((receiver->buffer[10]>>5|receiver->buffer[11]<<3)                          & 0x07FF);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	7a9b      	ldrb	r3, [r3, #10]
 8002bf6:	095b      	lsrs	r3, r3, #5
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	b21a      	sxth	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	7adb      	ldrb	r3, [r3, #11]
 8002c00:	b21b      	sxth	r3, r3
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	b21b      	sxth	r3, r3
 8002c06:	4313      	orrs	r3, r2
 8002c08:	b21b      	sxth	r3, r3
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	82fb      	strh	r3, [r7, #22]
	raw_channels[8]  = ((receiver->buffer[12]   |receiver->buffer[13]<<8)                          & 0x07FF);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	7b1b      	ldrb	r3, [r3, #12]
 8002c18:	b21a      	sxth	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	7b5b      	ldrb	r3, [r3, #13]
 8002c1e:	b21b      	sxth	r3, r3
 8002c20:	021b      	lsls	r3, r3, #8
 8002c22:	b21b      	sxth	r3, r3
 8002c24:	4313      	orrs	r3, r2
 8002c26:	b21b      	sxth	r3, r3
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	833b      	strh	r3, [r7, #24]
	raw_channels[9]  = ((receiver->buffer[13]>>3|receiver->buffer[14]<<5)                          & 0x07FF);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	7b5b      	ldrb	r3, [r3, #13]
 8002c36:	08db      	lsrs	r3, r3, #3
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	b21a      	sxth	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	7b9b      	ldrb	r3, [r3, #14]
 8002c40:	b21b      	sxth	r3, r3
 8002c42:	015b      	lsls	r3, r3, #5
 8002c44:	b21b      	sxth	r3, r3
 8002c46:	4313      	orrs	r3, r2
 8002c48:	b21b      	sxth	r3, r3
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	837b      	strh	r3, [r7, #26]
	raw_channels[10] = ((receiver->buffer[14]>>6|receiver->buffer[15]<<2|receiver->buffer[16]<<10) & 0x07FF);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	7b9b      	ldrb	r3, [r3, #14]
 8002c58:	099b      	lsrs	r3, r3, #6
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	b21a      	sxth	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	7bdb      	ldrb	r3, [r3, #15]
 8002c62:	b21b      	sxth	r3, r3
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	b21b      	sxth	r3, r3
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	b21a      	sxth	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	7c1b      	ldrb	r3, [r3, #16]
 8002c70:	b21b      	sxth	r3, r3
 8002c72:	029b      	lsls	r3, r3, #10
 8002c74:	b21b      	sxth	r3, r3
 8002c76:	4313      	orrs	r3, r2
 8002c78:	b21b      	sxth	r3, r3
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	83bb      	strh	r3, [r7, #28]
	raw_channels[11] = ((receiver->buffer[16]>>1|receiver->buffer[17]<<7)                          & 0x07FF);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	7c1b      	ldrb	r3, [r3, #16]
 8002c88:	085b      	lsrs	r3, r3, #1
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	b21a      	sxth	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	7c5b      	ldrb	r3, [r3, #17]
 8002c92:	b21b      	sxth	r3, r3
 8002c94:	01db      	lsls	r3, r3, #7
 8002c96:	b21b      	sxth	r3, r3
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	b21b      	sxth	r3, r3
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	83fb      	strh	r3, [r7, #30]
	raw_channels[12] = ((receiver->buffer[17]>>4|receiver->buffer[18]<<4)                          & 0x07FF);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	7c5b      	ldrb	r3, [r3, #17]
 8002caa:	091b      	lsrs	r3, r3, #4
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	b21a      	sxth	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	7c9b      	ldrb	r3, [r3, #18]
 8002cb4:	b21b      	sxth	r3, r3
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	b21b      	sxth	r3, r3
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	b21b      	sxth	r3, r3
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	843b      	strh	r3, [r7, #32]
	raw_channels[13] = ((receiver->buffer[18]>>7|receiver->buffer[19]<<1|receiver->buffer[20]<<9)  & 0x07FF);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	7c9b      	ldrb	r3, [r3, #18]
 8002ccc:	09db      	lsrs	r3, r3, #7
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	b21a      	sxth	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	7cdb      	ldrb	r3, [r3, #19]
 8002cd6:	b21b      	sxth	r3, r3
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	b21b      	sxth	r3, r3
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	b21a      	sxth	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	7d1b      	ldrb	r3, [r3, #20]
 8002ce4:	b21b      	sxth	r3, r3
 8002ce6:	025b      	lsls	r3, r3, #9
 8002ce8:	b21b      	sxth	r3, r3
 8002cea:	4313      	orrs	r3, r2
 8002cec:	b21b      	sxth	r3, r3
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	847b      	strh	r3, [r7, #34]	@ 0x22
	raw_channels[14] = ((receiver->buffer[20]>>2|receiver->buffer[21]<<6)                          & 0x07FF);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	7d1b      	ldrb	r3, [r3, #20]
 8002cfc:	089b      	lsrs	r3, r3, #2
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	b21a      	sxth	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	7d5b      	ldrb	r3, [r3, #21]
 8002d06:	b21b      	sxth	r3, r3
 8002d08:	019b      	lsls	r3, r3, #6
 8002d0a:	b21b      	sxth	r3, r3
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	b21b      	sxth	r3, r3
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	84bb      	strh	r3, [r7, #36]	@ 0x24
	raw_channels[15] = ((receiver->buffer[21]>>5|receiver->buffer[22]<<3)                          & 0x07FF);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	7d5b      	ldrb	r3, [r3, #21]
 8002d1e:	095b      	lsrs	r3, r3, #5
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	b21a      	sxth	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	7d9b      	ldrb	r3, [r3, #22]
 8002d28:	b21b      	sxth	r3, r3
 8002d2a:	00db      	lsls	r3, r3, #3
 8002d2c:	b21b      	sxth	r3, r3
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	b21b      	sxth	r3, r3
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (receiver->buffer[23] & (1 << 0)) {
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	7ddb      	ldrb	r3, [r3, #23]
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d002      	beq.n	8002d4e <Sbus_decode+0x26a>
    	raw_channels[16] = 1;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8002d4c:	e001      	b.n	8002d52 <Sbus_decode+0x26e>
    }
    else {
    	raw_channels[16] = 0;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    if (receiver->buffer[23] & (1 << 1)) {
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	7ddb      	ldrb	r3, [r3, #23]
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d002      	beq.n	8002d64 <Sbus_decode+0x280>
    	raw_channels[17] = 1;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8002d62:	e001      	b.n	8002d68 <Sbus_decode+0x284>
    }
    else {
    	raw_channels[17] = 0;
 8002d64:	2300      	movs	r3, #0
 8002d66:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }

    // Failsafe
	receiver->failsafe_status = SBUS_SIGNAL_OK;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	if (receiver->buffer[23] & (1 << 2)) {
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	7ddb      	ldrb	r3, [r3, #23]
 8002d74:	f003 0304 	and.w	r3, r3, #4
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d003      	beq.n	8002d84 <Sbus_decode+0x2a0>
		receiver->failsafe_status = SBUS_SIGNAL_LOST;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	}

	if (receiver->buffer[23] & (1 << 3)) {
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	7ddb      	ldrb	r3, [r3, #23]
 8002d88:	f003 0308 	and.w	r3, r3, #8
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d003      	beq.n	8002d98 <Sbus_decode+0x2b4>
		receiver->failsafe_status = SBUS_SIGNAL_FAILSAFE;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2203      	movs	r2, #3
 8002d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	}

    for(int i = 0; i < 18; i++){
 8002d98:	2300      	movs	r3, #0
 8002d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d9c:	e014      	b.n	8002dc8 <Sbus_decode+0x2e4>
    	receiver->channels[i] = sbus_raw_to_us(raw_channels[i]);
 8002d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	3330      	adds	r3, #48	@ 0x30
 8002da4:	443b      	add	r3, r7
 8002da6:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff fe54 	bl	8002a58 <sbus_raw_to_us>
 8002db0:	4603      	mov	r3, r0
 8002db2:	b299      	uxth	r1, r3
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002db8:	330c      	adds	r3, #12
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	4413      	add	r3, r2
 8002dbe:	460a      	mov	r2, r1
 8002dc0:	805a      	strh	r2, [r3, #2]
    for(int i = 0; i < 18; i++){
 8002dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dca:	2b11      	cmp	r3, #17
 8002dcc:	dde7      	ble.n	8002d9e <Sbus_decode+0x2ba>
    }
}
 8002dce:	bf00      	nop
 8002dd0:	bf00      	nop
 8002dd2:	3730      	adds	r7, #48	@ 0x30
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <HAL_UARTEx_RxEventCallback>:

uint32_t timer = 0;
extern Arming arming;


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	460b      	mov	r3, r1
 8002de2:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == huart4.Instance){
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	4b11      	ldr	r3, [pc, #68]	@ (8002e30 <HAL_UARTEx_RxEventCallback+0x58>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d11b      	bne.n	8002e28 <HAL_UARTEx_RxEventCallback+0x50>

		if(receiver.buffer[0] == 0x0F && receiver.buffer[24] == 0x00) {
 8002df0:	4b10      	ldr	r3, [pc, #64]	@ (8002e34 <HAL_UARTEx_RxEventCallback+0x5c>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b0f      	cmp	r3, #15
 8002df6:	d10b      	bne.n	8002e10 <HAL_UARTEx_RxEventCallback+0x38>
 8002df8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e34 <HAL_UARTEx_RxEventCallback+0x5c>)
 8002dfa:	7e1b      	ldrb	r3, [r3, #24]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d107      	bne.n	8002e10 <HAL_UARTEx_RxEventCallback+0x38>
			Sbus_decode(&receiver);
 8002e00:	480c      	ldr	r0, [pc, #48]	@ (8002e34 <HAL_UARTEx_RxEventCallback+0x5c>)
 8002e02:	f7ff fe6f 	bl	8002ae4 <Sbus_decode>
			receiver.dataRdy = 1;
 8002e06:	4b0b      	ldr	r3, [pc, #44]	@ (8002e34 <HAL_UARTEx_RxEventCallback+0x5c>)
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
			receiver.dataRdy = 0;
			HAL_UART_AbortReceive(&huart4);
			HAL_UARTEx_ReceiveToIdle_DMA(&huart4, receiver.buffer, 25);
		}
	}
}
 8002e0e:	e00b      	b.n	8002e28 <HAL_UARTEx_RxEventCallback+0x50>
			receiver.dataRdy = 0;
 8002e10:	4b08      	ldr	r3, [pc, #32]	@ (8002e34 <HAL_UARTEx_RxEventCallback+0x5c>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
			HAL_UART_AbortReceive(&huart4);
 8002e18:	4805      	ldr	r0, [pc, #20]	@ (8002e30 <HAL_UARTEx_RxEventCallback+0x58>)
 8002e1a:	f007 fe59 	bl	800aad0 <HAL_UART_AbortReceive>
			HAL_UARTEx_ReceiveToIdle_DMA(&huart4, receiver.buffer, 25);
 8002e1e:	2219      	movs	r2, #25
 8002e20:	4904      	ldr	r1, [pc, #16]	@ (8002e34 <HAL_UARTEx_RxEventCallback+0x5c>)
 8002e22:	4803      	ldr	r0, [pc, #12]	@ (8002e30 <HAL_UARTEx_RxEventCallback+0x58>)
 8002e24:	f009 f86f 	bl	800bf06 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002e28:	bf00      	nop
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	20000640 	.word	0x20000640
 8002e34:	20000838 	.word	0x20000838

08002e38 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == IMU_INT_Pin){
 8002e42:	88fb      	ldrh	r3, [r7, #6]
 8002e44:	2b10      	cmp	r3, #16
 8002e46:	d107      	bne.n	8002e58 <HAL_GPIO_EXTI_Callback+0x20>
		if(imu.ready){
 8002e48:	4b05      	ldr	r3, [pc, #20]	@ (8002e60 <HAL_GPIO_EXTI_Callback+0x28>)
 8002e4a:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d002      	beq.n	8002e58 <HAL_GPIO_EXTI_Callback+0x20>
			ICM42688_Read_DMA(&imu);
 8002e52:	4803      	ldr	r0, [pc, #12]	@ (8002e60 <HAL_GPIO_EXTI_Callback+0x28>)
 8002e54:	f7ff f86e 	bl	8001f34 <ICM42688_Read_DMA>
		}

	}

}
 8002e58:	bf00      	nop
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	20000878 	.word	0x20000878

08002e64 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == hspi1.Instance){
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4b09      	ldr	r3, [pc, #36]	@ (8002e98 <HAL_SPI_TxRxCpltCallback+0x34>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d10b      	bne.n	8002e90 <HAL_SPI_TxRxCpltCallback+0x2c>
		HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002e78:	2201      	movs	r2, #1
 8002e7a:	2110      	movs	r1, #16
 8002e7c:	4807      	ldr	r0, [pc, #28]	@ (8002e9c <HAL_SPI_TxRxCpltCallback+0x38>)
 8002e7e:	f002 fe6f 	bl	8005b60 <HAL_GPIO_WritePin>

		ICM42688_Process_Buffer(&imu);
 8002e82:	4807      	ldr	r0, [pc, #28]	@ (8002ea0 <HAL_SPI_TxRxCpltCallback+0x3c>)
 8002e84:	f7fe fea4 	bl	8001bd0 <ICM42688_Process_Buffer>
		imu.dataRdy = 1;
 8002e88:	4b05      	ldr	r3, [pc, #20]	@ (8002ea0 <HAL_SPI_TxRxCpltCallback+0x3c>)
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}
}
 8002e90:	bf00      	nop
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	20000484 	.word	0x20000484
 8002e9c:	40020000 	.word	0x40020000
 8002ea0:	20000878 	.word	0x20000878

08002ea4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ea6:	b08d      	sub	sp, #52	@ 0x34
 8002ea8:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002eaa:	f000 fce9 	bl	8003880 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002eae:	f001 fa64 	bl	800437a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002eb2:	f000 f913 	bl	80030dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002eb6:	f000 fc57 	bl	8003768 <MX_GPIO_Init>
  MX_DMA_Init();
 8002eba:	f000 fc13 	bl	80036e4 <MX_DMA_Init>
  MX_ADC1_Init();
 8002ebe:	f000 f979 	bl	80031b4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002ec2:	f000 f9c9 	bl	8003258 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002ec6:	f000 fa07 	bl	80032d8 <MX_SPI1_Init>
  MX_TIM2_Init();
 8002eca:	f000 fa43 	bl	8003354 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002ece:	f000 fad9 	bl	8003484 <MX_TIM3_Init>
  MX_UART4_Init();
 8002ed2:	f000 fb6f 	bl	80035b4 <MX_UART4_Init>
  MX_UART5_Init();
 8002ed6:	f000 fba5 	bl	8003624 <MX_UART5_Init>
  MX_USART6_UART_Init();
 8002eda:	f000 fbd3 	bl	8003684 <MX_USART6_UART_Init>
  MX_USB_DEVICE_Init();
 8002ede:	f00c fc0b 	bl	800f6f8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */


  //Start Sbus Reception and Sync
  if(Sbus_Begin(&huart4, &receiver) != HAL_OK) {
 8002ee2:	496f      	ldr	r1, [pc, #444]	@ (80030a0 <main+0x1fc>)
 8002ee4:	486f      	ldr	r0, [pc, #444]	@ (80030a4 <main+0x200>)
 8002ee6:	f7ff fd9d 	bl	8002a24 <Sbus_Begin>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <main+0x50>
	  Error_Handler();
 8002ef0:	f000 fcf2 	bl	80038d8 <Error_Handler>
  }

  //Start IMU, configure ranges, filters & interrupts
  if(ICM42688_Begin(&imu, &hspi1) != HAL_OK) {
 8002ef4:	496c      	ldr	r1, [pc, #432]	@ (80030a8 <main+0x204>)
 8002ef6:	486d      	ldr	r0, [pc, #436]	@ (80030ac <main+0x208>)
 8002ef8:	f7fe fd4a 	bl	8001990 <ICM42688_Begin>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <main+0x62>
	  Error_Handler();
 8002f02:	f000 fce9 	bl	80038d8 <Error_Handler>
  }

  //Start DMA Read for Vbat ADC
  if(Battery_Begin(&hadc1) != HAL_OK) {
 8002f06:	486a      	ldr	r0, [pc, #424]	@ (80030b0 <main+0x20c>)
 8002f08:	f7fe fade 	bl	80014c8 <Battery_Begin>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <main+0x72>
	  Error_Handler();
 8002f12:	f000 fce1 	bl	80038d8 <Error_Handler>
  }

  //Configure output timers
  if(Output_Begin(&htim2, &htim3) != HAL_OK) {
 8002f16:	4967      	ldr	r1, [pc, #412]	@ (80030b4 <main+0x210>)
 8002f18:	4867      	ldr	r0, [pc, #412]	@ (80030b8 <main+0x214>)
 8002f1a:	f7ff f82f 	bl	8001f7c <Output_Begin>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <main+0x84>
	  Error_Handler();
 8002f24:	f000 fcd8 	bl	80038d8 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	if ((HAL_GetTick() - timer) >= DELTA_T*1000) {
 8002f28:	f001 fa78 	bl	800441c <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	4b63      	ldr	r3, [pc, #396]	@ (80030bc <main+0x218>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d0f8      	beq.n	8002f28 <main+0x84>

		Battery_Update();
 8002f36:	f7fe fadf 	bl	80014f8 <Battery_Update>

		if(imu.dataRdy){
 8002f3a:	4b5c      	ldr	r3, [pc, #368]	@ (80030ac <main+0x208>)
 8002f3c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d03e      	beq.n	8002fc2 <main+0x11e>

			AHRS_Update_Complementary_Filter(imu.gyro, imu.accel, 0.8, DELTA_T);
 8002f44:	4b59      	ldr	r3, [pc, #356]	@ (80030ac <main+0x208>)
 8002f46:	ed93 5a01 	vldr	s10, [r3, #4]
 8002f4a:	edd3 5a02 	vldr	s11, [r3, #8]
 8002f4e:	ed93 6a03 	vldr	s12, [r3, #12]
 8002f52:	4b56      	ldr	r3, [pc, #344]	@ (80030ac <main+0x208>)
 8002f54:	edd3 6a04 	vldr	s13, [r3, #16]
 8002f58:	ed93 7a05 	vldr	s14, [r3, #20]
 8002f5c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002f60:	eddf 3a57 	vldr	s7, [pc, #348]	@ 80030c0 <main+0x21c>
 8002f64:	ed9f 3a57 	vldr	s6, [pc, #348]	@ 80030c4 <main+0x220>
 8002f68:	eef0 1a45 	vmov.f32	s3, s10
 8002f6c:	eeb0 2a65 	vmov.f32	s4, s11
 8002f70:	eef0 2a46 	vmov.f32	s5, s12
 8002f74:	eeb0 0a66 	vmov.f32	s0, s13
 8002f78:	eef0 0a47 	vmov.f32	s1, s14
 8002f7c:	eeb0 1a67 	vmov.f32	s2, s15
 8002f80:	f7fe f9ea 	bl	8001358 <AHRS_Update_Complementary_Filter>

			sprintf(usbBuffer, "%f, %f\r\n", attitude.x, attitude.y);
 8002f84:	4b50      	ldr	r3, [pc, #320]	@ (80030c8 <main+0x224>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7fd fb05 	bl	8000598 <__aeabi_f2d>
 8002f8e:	4604      	mov	r4, r0
 8002f90:	460d      	mov	r5, r1
 8002f92:	4b4d      	ldr	r3, [pc, #308]	@ (80030c8 <main+0x224>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7fd fafe 	bl	8000598 <__aeabi_f2d>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	e9cd 2300 	strd	r2, r3, [sp]
 8002fa4:	4622      	mov	r2, r4
 8002fa6:	462b      	mov	r3, r5
 8002fa8:	4948      	ldr	r1, [pc, #288]	@ (80030cc <main+0x228>)
 8002faa:	4849      	ldr	r0, [pc, #292]	@ (80030d0 <main+0x22c>)
 8002fac:	f00d ff04 	bl	8010db8 <siprintf>
			CDC_Transmit_FS((uint8_t *) usbBuffer, strlen(usbBuffer));
 8002fb0:	4847      	ldr	r0, [pc, #284]	@ (80030d0 <main+0x22c>)
 8002fb2:	f7fd f985 	bl	80002c0 <strlen>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4844      	ldr	r0, [pc, #272]	@ (80030d0 <main+0x22c>)
 8002fbe:	f00c fc59 	bl	800f874 <CDC_Transmit_FS>

		}

		if(receiver.dataRdy){
 8002fc2:	4b37      	ldr	r3, [pc, #220]	@ (80030a0 <main+0x1fc>)
 8002fc4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d051      	beq.n	8003070 <main+0x1cc>

			Process_Input(receiver);
 8002fcc:	4e34      	ldr	r6, [pc, #208]	@ (80030a0 <main+0x1fc>)
 8002fce:	466d      	mov	r5, sp
 8002fd0:	f106 0410 	add.w	r4, r6, #16
 8002fd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fdc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002fe0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002fe4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002fe8:	f7fe fc4e 	bl	8001888 <Process_Input>

			if(flight_mode == ACRO_MODE) Acro_Mode(receiver, DELTA_T);
 8002fec:	4b39      	ldr	r3, [pc, #228]	@ (80030d4 <main+0x230>)
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d112      	bne.n	800301a <main+0x176>
 8002ff4:	4e2a      	ldr	r6, [pc, #168]	@ (80030a0 <main+0x1fc>)
 8002ff6:	466d      	mov	r5, sp
 8002ff8:	f106 0410 	add.w	r4, r6, #16
 8002ffc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ffe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003000:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003002:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003004:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003008:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800300c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003010:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 80030c0 <main+0x21c>
 8003014:	f7fe fb30 	bl	8001678 <Acro_Mode>
 8003018:	e02a      	b.n	8003070 <main+0x1cc>
			else if (flight_mode == STABILIZED_MODE) Stabilized_Mode(receiver, DELTA_T);
 800301a:	4b2e      	ldr	r3, [pc, #184]	@ (80030d4 <main+0x230>)
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	2b01      	cmp	r3, #1
 8003020:	d112      	bne.n	8003048 <main+0x1a4>
 8003022:	4e1f      	ldr	r6, [pc, #124]	@ (80030a0 <main+0x1fc>)
 8003024:	466d      	mov	r5, sp
 8003026:	f106 0410 	add.w	r4, r6, #16
 800302a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800302c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800302e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003030:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003032:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003036:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800303a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800303e:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 80030c0 <main+0x21c>
 8003042:	f7fe fa71 	bl	8001528 <Stabilized_Mode>
 8003046:	e013      	b.n	8003070 <main+0x1cc>
			else if(flight_mode == MANUAL_MODE) Manual_Mode(receiver);
 8003048:	4b22      	ldr	r3, [pc, #136]	@ (80030d4 <main+0x230>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d10f      	bne.n	8003070 <main+0x1cc>
 8003050:	4e13      	ldr	r6, [pc, #76]	@ (80030a0 <main+0x1fc>)
 8003052:	466d      	mov	r5, sp
 8003054:	f106 0410 	add.w	r4, r6, #16
 8003058:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800305a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800305c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800305e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003060:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003064:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003068:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800306c:	f7fe fbba 	bl	80017e4 <Manual_Mode>

		}

		Output_Update(&htim2, &htim3);
 8003070:	4910      	ldr	r1, [pc, #64]	@ (80030b4 <main+0x210>)
 8003072:	4811      	ldr	r0, [pc, #68]	@ (80030b8 <main+0x214>)
 8003074:	f7ff f82c 	bl	80020d0 <Output_Update>



		timer += DELTA_T*1000;
 8003078:	4b10      	ldr	r3, [pc, #64]	@ (80030bc <main+0x218>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4618      	mov	r0, r3
 800307e:	f7fd fa69 	bl	8000554 <__aeabi_ui2d>
 8003082:	f04f 0200 	mov.w	r2, #0
 8003086:	4b14      	ldr	r3, [pc, #80]	@ (80030d8 <main+0x234>)
 8003088:	f7fd f928 	bl	80002dc <__adddf3>
 800308c:	4602      	mov	r2, r0
 800308e:	460b      	mov	r3, r1
 8003090:	4610      	mov	r0, r2
 8003092:	4619      	mov	r1, r3
 8003094:	f7fd fdb0 	bl	8000bf8 <__aeabi_d2uiz>
 8003098:	4603      	mov	r3, r0
 800309a:	4a08      	ldr	r2, [pc, #32]	@ (80030bc <main+0x218>)
 800309c:	6013      	str	r3, [r2, #0]
	if ((HAL_GetTick() - timer) >= DELTA_T*1000) {
 800309e:	e743      	b.n	8002f28 <main+0x84>
 80030a0:	20000838 	.word	0x20000838
 80030a4:	20000640 	.word	0x20000640
 80030a8:	20000484 	.word	0x20000484
 80030ac:	20000878 	.word	0x20000878
 80030b0:	20000388 	.word	0x20000388
 80030b4:	200005f4 	.word	0x200005f4
 80030b8:	200005a8 	.word	0x200005a8
 80030bc:	200008e4 	.word	0x200008e4
 80030c0:	3a83126f 	.word	0x3a83126f
 80030c4:	3f4ccccd 	.word	0x3f4ccccd
 80030c8:	20000314 	.word	0x20000314
 80030cc:	080140c0 	.word	0x080140c0
 80030d0:	200008b0 	.word	0x200008b0
 80030d4:	20000334 	.word	0x20000334
 80030d8:	3ff00000 	.word	0x3ff00000

080030dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b094      	sub	sp, #80	@ 0x50
 80030e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030e2:	f107 0320 	add.w	r3, r7, #32
 80030e6:	2230      	movs	r2, #48	@ 0x30
 80030e8:	2100      	movs	r1, #0
 80030ea:	4618      	mov	r0, r3
 80030ec:	f00d fec9 	bl	8010e82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030f0:	f107 030c 	add.w	r3, r7, #12
 80030f4:	2200      	movs	r2, #0
 80030f6:	601a      	str	r2, [r3, #0]
 80030f8:	605a      	str	r2, [r3, #4]
 80030fa:	609a      	str	r2, [r3, #8]
 80030fc:	60da      	str	r2, [r3, #12]
 80030fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003100:	4b2a      	ldr	r3, [pc, #168]	@ (80031ac <SystemClock_Config+0xd0>)
 8003102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003104:	4a29      	ldr	r2, [pc, #164]	@ (80031ac <SystemClock_Config+0xd0>)
 8003106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800310a:	6413      	str	r3, [r2, #64]	@ 0x40
 800310c:	4b27      	ldr	r3, [pc, #156]	@ (80031ac <SystemClock_Config+0xd0>)
 800310e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003118:	4b25      	ldr	r3, [pc, #148]	@ (80031b0 <SystemClock_Config+0xd4>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a24      	ldr	r2, [pc, #144]	@ (80031b0 <SystemClock_Config+0xd4>)
 800311e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003122:	6013      	str	r3, [r2, #0]
 8003124:	4b22      	ldr	r3, [pc, #136]	@ (80031b0 <SystemClock_Config+0xd4>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800312c:	607b      	str	r3, [r7, #4]
 800312e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003130:	2301      	movs	r3, #1
 8003132:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003134:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003138:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800313a:	2302      	movs	r3, #2
 800313c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800313e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003142:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003144:	2304      	movs	r3, #4
 8003146:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8003148:	23d8      	movs	r3, #216	@ 0xd8
 800314a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800314c:	2302      	movs	r3, #2
 800314e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8003150:	2309      	movs	r3, #9
 8003152:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003154:	f107 0320 	add.w	r3, r7, #32
 8003158:	4618      	mov	r0, r3
 800315a:	f004 f95b 	bl	8007414 <HAL_RCC_OscConfig>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8003164:	f000 fbb8 	bl	80038d8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003168:	f004 f904 	bl	8007374 <HAL_PWREx_EnableOverDrive>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8003172:	f000 fbb1 	bl	80038d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003176:	230f      	movs	r3, #15
 8003178:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800317a:	2302      	movs	r3, #2
 800317c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800317e:	2300      	movs	r3, #0
 8003180:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003182:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003186:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003188:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800318c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800318e:	f107 030c 	add.w	r3, r7, #12
 8003192:	2107      	movs	r1, #7
 8003194:	4618      	mov	r0, r3
 8003196:	f004 fbe1 	bl	800795c <HAL_RCC_ClockConfig>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80031a0:	f000 fb9a 	bl	80038d8 <Error_Handler>
  }
}
 80031a4:	bf00      	nop
 80031a6:	3750      	adds	r7, #80	@ 0x50
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	40023800 	.word	0x40023800
 80031b0:	40007000 	.word	0x40007000

080031b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80031ba:	463b      	mov	r3, r7
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	605a      	str	r2, [r3, #4]
 80031c2:	609a      	str	r2, [r3, #8]
 80031c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80031c6:	4b21      	ldr	r3, [pc, #132]	@ (800324c <MX_ADC1_Init+0x98>)
 80031c8:	4a21      	ldr	r2, [pc, #132]	@ (8003250 <MX_ADC1_Init+0x9c>)
 80031ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80031cc:	4b1f      	ldr	r3, [pc, #124]	@ (800324c <MX_ADC1_Init+0x98>)
 80031ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80031d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80031d4:	4b1d      	ldr	r3, [pc, #116]	@ (800324c <MX_ADC1_Init+0x98>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80031da:	4b1c      	ldr	r3, [pc, #112]	@ (800324c <MX_ADC1_Init+0x98>)
 80031dc:	2200      	movs	r2, #0
 80031de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80031e0:	4b1a      	ldr	r3, [pc, #104]	@ (800324c <MX_ADC1_Init+0x98>)
 80031e2:	2201      	movs	r2, #1
 80031e4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80031e6:	4b19      	ldr	r3, [pc, #100]	@ (800324c <MX_ADC1_Init+0x98>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80031ee:	4b17      	ldr	r3, [pc, #92]	@ (800324c <MX_ADC1_Init+0x98>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80031f4:	4b15      	ldr	r3, [pc, #84]	@ (800324c <MX_ADC1_Init+0x98>)
 80031f6:	4a17      	ldr	r2, [pc, #92]	@ (8003254 <MX_ADC1_Init+0xa0>)
 80031f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80031fa:	4b14      	ldr	r3, [pc, #80]	@ (800324c <MX_ADC1_Init+0x98>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003200:	4b12      	ldr	r3, [pc, #72]	@ (800324c <MX_ADC1_Init+0x98>)
 8003202:	2201      	movs	r2, #1
 8003204:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003206:	4b11      	ldr	r3, [pc, #68]	@ (800324c <MX_ADC1_Init+0x98>)
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800320e:	4b0f      	ldr	r3, [pc, #60]	@ (800324c <MX_ADC1_Init+0x98>)
 8003210:	2201      	movs	r2, #1
 8003212:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003214:	480d      	ldr	r0, [pc, #52]	@ (800324c <MX_ADC1_Init+0x98>)
 8003216:	f001 f931 	bl	800447c <HAL_ADC_Init>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d001      	beq.n	8003224 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003220:	f000 fb5a 	bl	80038d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003224:	230a      	movs	r3, #10
 8003226:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003228:	2301      	movs	r3, #1
 800322a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800322c:	2307      	movs	r3, #7
 800322e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003230:	463b      	mov	r3, r7
 8003232:	4619      	mov	r1, r3
 8003234:	4805      	ldr	r0, [pc, #20]	@ (800324c <MX_ADC1_Init+0x98>)
 8003236:	f001 fa81 	bl	800473c <HAL_ADC_ConfigChannel>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003240:	f000 fb4a 	bl	80038d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003244:	bf00      	nop
 8003246:	3710      	adds	r7, #16
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	20000388 	.word	0x20000388
 8003250:	40012000 	.word	0x40012000
 8003254:	0f000001 	.word	0x0f000001

08003258 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800325c:	4b1b      	ldr	r3, [pc, #108]	@ (80032cc <MX_I2C1_Init+0x74>)
 800325e:	4a1c      	ldr	r2, [pc, #112]	@ (80032d0 <MX_I2C1_Init+0x78>)
 8003260:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8003262:	4b1a      	ldr	r3, [pc, #104]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003264:	4a1b      	ldr	r2, [pc, #108]	@ (80032d4 <MX_I2C1_Init+0x7c>)
 8003266:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003268:	4b18      	ldr	r3, [pc, #96]	@ (80032cc <MX_I2C1_Init+0x74>)
 800326a:	2200      	movs	r2, #0
 800326c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800326e:	4b17      	ldr	r3, [pc, #92]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003270:	2201      	movs	r2, #1
 8003272:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003274:	4b15      	ldr	r3, [pc, #84]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003276:	2200      	movs	r2, #0
 8003278:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800327a:	4b14      	ldr	r3, [pc, #80]	@ (80032cc <MX_I2C1_Init+0x74>)
 800327c:	2200      	movs	r2, #0
 800327e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003280:	4b12      	ldr	r3, [pc, #72]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003282:	2200      	movs	r2, #0
 8003284:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003286:	4b11      	ldr	r3, [pc, #68]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003288:	2200      	movs	r2, #0
 800328a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800328c:	4b0f      	ldr	r3, [pc, #60]	@ (80032cc <MX_I2C1_Init+0x74>)
 800328e:	2200      	movs	r2, #0
 8003290:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003292:	480e      	ldr	r0, [pc, #56]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003294:	f002 fcb0 	bl	8005bf8 <HAL_I2C_Init>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800329e:	f000 fb1b 	bl	80038d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80032a2:	2100      	movs	r1, #0
 80032a4:	4809      	ldr	r0, [pc, #36]	@ (80032cc <MX_I2C1_Init+0x74>)
 80032a6:	f002 fd43 	bl	8005d30 <HAL_I2CEx_ConfigAnalogFilter>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d001      	beq.n	80032b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80032b0:	f000 fb12 	bl	80038d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80032b4:	2100      	movs	r1, #0
 80032b6:	4805      	ldr	r0, [pc, #20]	@ (80032cc <MX_I2C1_Init+0x74>)
 80032b8:	f002 fd85 	bl	8005dc6 <HAL_I2CEx_ConfigDigitalFilter>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80032c2:	f000 fb09 	bl	80038d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80032c6:	bf00      	nop
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	20000430 	.word	0x20000430
 80032d0:	40005400 	.word	0x40005400
 80032d4:	20404768 	.word	0x20404768

080032d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80032dc:	4b1b      	ldr	r3, [pc, #108]	@ (800334c <MX_SPI1_Init+0x74>)
 80032de:	4a1c      	ldr	r2, [pc, #112]	@ (8003350 <MX_SPI1_Init+0x78>)
 80032e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80032e2:	4b1a      	ldr	r3, [pc, #104]	@ (800334c <MX_SPI1_Init+0x74>)
 80032e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80032e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80032ea:	4b18      	ldr	r3, [pc, #96]	@ (800334c <MX_SPI1_Init+0x74>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80032f0:	4b16      	ldr	r3, [pc, #88]	@ (800334c <MX_SPI1_Init+0x74>)
 80032f2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80032f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80032f8:	4b14      	ldr	r3, [pc, #80]	@ (800334c <MX_SPI1_Init+0x74>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032fe:	4b13      	ldr	r3, [pc, #76]	@ (800334c <MX_SPI1_Init+0x74>)
 8003300:	2200      	movs	r2, #0
 8003302:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003304:	4b11      	ldr	r3, [pc, #68]	@ (800334c <MX_SPI1_Init+0x74>)
 8003306:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800330a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800330c:	4b0f      	ldr	r3, [pc, #60]	@ (800334c <MX_SPI1_Init+0x74>)
 800330e:	2210      	movs	r2, #16
 8003310:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003312:	4b0e      	ldr	r3, [pc, #56]	@ (800334c <MX_SPI1_Init+0x74>)
 8003314:	2200      	movs	r2, #0
 8003316:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003318:	4b0c      	ldr	r3, [pc, #48]	@ (800334c <MX_SPI1_Init+0x74>)
 800331a:	2200      	movs	r2, #0
 800331c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800331e:	4b0b      	ldr	r3, [pc, #44]	@ (800334c <MX_SPI1_Init+0x74>)
 8003320:	2200      	movs	r2, #0
 8003322:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003324:	4b09      	ldr	r3, [pc, #36]	@ (800334c <MX_SPI1_Init+0x74>)
 8003326:	2207      	movs	r2, #7
 8003328:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800332a:	4b08      	ldr	r3, [pc, #32]	@ (800334c <MX_SPI1_Init+0x74>)
 800332c:	2200      	movs	r2, #0
 800332e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003330:	4b06      	ldr	r3, [pc, #24]	@ (800334c <MX_SPI1_Init+0x74>)
 8003332:	2208      	movs	r2, #8
 8003334:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003336:	4805      	ldr	r0, [pc, #20]	@ (800334c <MX_SPI1_Init+0x74>)
 8003338:	f005 f880 	bl	800843c <HAL_SPI_Init>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003342:	f000 fac9 	bl	80038d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003346:	bf00      	nop
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	20000484 	.word	0x20000484
 8003350:	40013000 	.word	0x40013000

08003354 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b08e      	sub	sp, #56	@ 0x38
 8003358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800335a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800335e:	2200      	movs	r2, #0
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	605a      	str	r2, [r3, #4]
 8003364:	609a      	str	r2, [r3, #8]
 8003366:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003368:	f107 031c 	add.w	r3, r7, #28
 800336c:	2200      	movs	r2, #0
 800336e:	601a      	str	r2, [r3, #0]
 8003370:	605a      	str	r2, [r3, #4]
 8003372:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003374:	463b      	mov	r3, r7
 8003376:	2200      	movs	r2, #0
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	605a      	str	r2, [r3, #4]
 800337c:	609a      	str	r2, [r3, #8]
 800337e:	60da      	str	r2, [r3, #12]
 8003380:	611a      	str	r2, [r3, #16]
 8003382:	615a      	str	r2, [r3, #20]
 8003384:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003386:	4b3e      	ldr	r3, [pc, #248]	@ (8003480 <MX_TIM2_Init+0x12c>)
 8003388:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800338c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 60-1;
 800338e:	4b3c      	ldr	r3, [pc, #240]	@ (8003480 <MX_TIM2_Init+0x12c>)
 8003390:	223b      	movs	r2, #59	@ 0x3b
 8003392:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003394:	4b3a      	ldr	r3, [pc, #232]	@ (8003480 <MX_TIM2_Init+0x12c>)
 8003396:	2200      	movs	r2, #0
 8003398:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 36000-1;
 800339a:	4b39      	ldr	r3, [pc, #228]	@ (8003480 <MX_TIM2_Init+0x12c>)
 800339c:	f648 429f 	movw	r2, #35999	@ 0x8c9f
 80033a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033a2:	4b37      	ldr	r3, [pc, #220]	@ (8003480 <MX_TIM2_Init+0x12c>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033a8:	4b35      	ldr	r3, [pc, #212]	@ (8003480 <MX_TIM2_Init+0x12c>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80033ae:	4834      	ldr	r0, [pc, #208]	@ (8003480 <MX_TIM2_Init+0x12c>)
 80033b0:	f006 fb5e 	bl	8009a70 <HAL_TIM_Base_Init>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80033ba:	f000 fa8d 	bl	80038d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80033c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80033c8:	4619      	mov	r1, r3
 80033ca:	482d      	ldr	r0, [pc, #180]	@ (8003480 <MX_TIM2_Init+0x12c>)
 80033cc:	f006 fe16 	bl	8009ffc <HAL_TIM_ConfigClockSource>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d001      	beq.n	80033da <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80033d6:	f000 fa7f 	bl	80038d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80033da:	4829      	ldr	r0, [pc, #164]	@ (8003480 <MX_TIM2_Init+0x12c>)
 80033dc:	f006 fb9f 	bl	8009b1e <HAL_TIM_PWM_Init>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80033e6:	f000 fa77 	bl	80038d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033ea:	2300      	movs	r3, #0
 80033ec:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033ee:	2300      	movs	r3, #0
 80033f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033f2:	f107 031c 	add.w	r3, r7, #28
 80033f6:	4619      	mov	r1, r3
 80033f8:	4821      	ldr	r0, [pc, #132]	@ (8003480 <MX_TIM2_Init+0x12c>)
 80033fa:	f007 fa8d 	bl	800a918 <HAL_TIMEx_MasterConfigSynchronization>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003404:	f000 fa68 	bl	80038d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003408:	2360      	movs	r3, #96	@ 0x60
 800340a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800340c:	2300      	movs	r3, #0
 800340e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003410:	2300      	movs	r3, #0
 8003412:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003414:	2300      	movs	r3, #0
 8003416:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003418:	463b      	mov	r3, r7
 800341a:	2200      	movs	r2, #0
 800341c:	4619      	mov	r1, r3
 800341e:	4818      	ldr	r0, [pc, #96]	@ (8003480 <MX_TIM2_Init+0x12c>)
 8003420:	f006 fcd8 	bl	8009dd4 <HAL_TIM_PWM_ConfigChannel>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800342a:	f000 fa55 	bl	80038d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800342e:	463b      	mov	r3, r7
 8003430:	2204      	movs	r2, #4
 8003432:	4619      	mov	r1, r3
 8003434:	4812      	ldr	r0, [pc, #72]	@ (8003480 <MX_TIM2_Init+0x12c>)
 8003436:	f006 fccd 	bl	8009dd4 <HAL_TIM_PWM_ConfigChannel>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d001      	beq.n	8003444 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8003440:	f000 fa4a 	bl	80038d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003444:	463b      	mov	r3, r7
 8003446:	2208      	movs	r2, #8
 8003448:	4619      	mov	r1, r3
 800344a:	480d      	ldr	r0, [pc, #52]	@ (8003480 <MX_TIM2_Init+0x12c>)
 800344c:	f006 fcc2 	bl	8009dd4 <HAL_TIM_PWM_ConfigChannel>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8003456:	f000 fa3f 	bl	80038d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800345a:	463b      	mov	r3, r7
 800345c:	220c      	movs	r2, #12
 800345e:	4619      	mov	r1, r3
 8003460:	4807      	ldr	r0, [pc, #28]	@ (8003480 <MX_TIM2_Init+0x12c>)
 8003462:	f006 fcb7 	bl	8009dd4 <HAL_TIM_PWM_ConfigChannel>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 800346c:	f000 fa34 	bl	80038d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003470:	4803      	ldr	r0, [pc, #12]	@ (8003480 <MX_TIM2_Init+0x12c>)
 8003472:	f000 fc23 	bl	8003cbc <HAL_TIM_MspPostInit>

}
 8003476:	bf00      	nop
 8003478:	3738      	adds	r7, #56	@ 0x38
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	200005a8 	.word	0x200005a8

08003484 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b08e      	sub	sp, #56	@ 0x38
 8003488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800348a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800348e:	2200      	movs	r2, #0
 8003490:	601a      	str	r2, [r3, #0]
 8003492:	605a      	str	r2, [r3, #4]
 8003494:	609a      	str	r2, [r3, #8]
 8003496:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003498:	f107 031c 	add.w	r3, r7, #28
 800349c:	2200      	movs	r2, #0
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	605a      	str	r2, [r3, #4]
 80034a2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80034a4:	463b      	mov	r3, r7
 80034a6:	2200      	movs	r2, #0
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	605a      	str	r2, [r3, #4]
 80034ac:	609a      	str	r2, [r3, #8]
 80034ae:	60da      	str	r2, [r3, #12]
 80034b0:	611a      	str	r2, [r3, #16]
 80034b2:	615a      	str	r2, [r3, #20]
 80034b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80034b6:	4b3d      	ldr	r3, [pc, #244]	@ (80035ac <MX_TIM3_Init+0x128>)
 80034b8:	4a3d      	ldr	r2, [pc, #244]	@ (80035b0 <MX_TIM3_Init+0x12c>)
 80034ba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 60-1;
 80034bc:	4b3b      	ldr	r3, [pc, #236]	@ (80035ac <MX_TIM3_Init+0x128>)
 80034be:	223b      	movs	r2, #59	@ 0x3b
 80034c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034c2:	4b3a      	ldr	r3, [pc, #232]	@ (80035ac <MX_TIM3_Init+0x128>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 36000-1;
 80034c8:	4b38      	ldr	r3, [pc, #224]	@ (80035ac <MX_TIM3_Init+0x128>)
 80034ca:	f648 429f 	movw	r2, #35999	@ 0x8c9f
 80034ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034d0:	4b36      	ldr	r3, [pc, #216]	@ (80035ac <MX_TIM3_Init+0x128>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034d6:	4b35      	ldr	r3, [pc, #212]	@ (80035ac <MX_TIM3_Init+0x128>)
 80034d8:	2200      	movs	r2, #0
 80034da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80034dc:	4833      	ldr	r0, [pc, #204]	@ (80035ac <MX_TIM3_Init+0x128>)
 80034de:	f006 fac7 	bl	8009a70 <HAL_TIM_Base_Init>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d001      	beq.n	80034ec <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80034e8:	f000 f9f6 	bl	80038d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80034f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80034f6:	4619      	mov	r1, r3
 80034f8:	482c      	ldr	r0, [pc, #176]	@ (80035ac <MX_TIM3_Init+0x128>)
 80034fa:	f006 fd7f 	bl	8009ffc <HAL_TIM_ConfigClockSource>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003504:	f000 f9e8 	bl	80038d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003508:	4828      	ldr	r0, [pc, #160]	@ (80035ac <MX_TIM3_Init+0x128>)
 800350a:	f006 fb08 	bl	8009b1e <HAL_TIM_PWM_Init>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003514:	f000 f9e0 	bl	80038d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003518:	2300      	movs	r3, #0
 800351a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800351c:	2300      	movs	r3, #0
 800351e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003520:	f107 031c 	add.w	r3, r7, #28
 8003524:	4619      	mov	r1, r3
 8003526:	4821      	ldr	r0, [pc, #132]	@ (80035ac <MX_TIM3_Init+0x128>)
 8003528:	f007 f9f6 	bl	800a918 <HAL_TIMEx_MasterConfigSynchronization>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8003532:	f000 f9d1 	bl	80038d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003536:	2360      	movs	r3, #96	@ 0x60
 8003538:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800353a:	2300      	movs	r3, #0
 800353c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800353e:	2300      	movs	r3, #0
 8003540:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003542:	2300      	movs	r3, #0
 8003544:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003546:	463b      	mov	r3, r7
 8003548:	2200      	movs	r2, #0
 800354a:	4619      	mov	r1, r3
 800354c:	4817      	ldr	r0, [pc, #92]	@ (80035ac <MX_TIM3_Init+0x128>)
 800354e:	f006 fc41 	bl	8009dd4 <HAL_TIM_PWM_ConfigChannel>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003558:	f000 f9be 	bl	80038d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800355c:	463b      	mov	r3, r7
 800355e:	2204      	movs	r2, #4
 8003560:	4619      	mov	r1, r3
 8003562:	4812      	ldr	r0, [pc, #72]	@ (80035ac <MX_TIM3_Init+0x128>)
 8003564:	f006 fc36 	bl	8009dd4 <HAL_TIM_PWM_ConfigChannel>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800356e:	f000 f9b3 	bl	80038d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003572:	463b      	mov	r3, r7
 8003574:	2208      	movs	r2, #8
 8003576:	4619      	mov	r1, r3
 8003578:	480c      	ldr	r0, [pc, #48]	@ (80035ac <MX_TIM3_Init+0x128>)
 800357a:	f006 fc2b 	bl	8009dd4 <HAL_TIM_PWM_ConfigChannel>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8003584:	f000 f9a8 	bl	80038d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003588:	463b      	mov	r3, r7
 800358a:	220c      	movs	r2, #12
 800358c:	4619      	mov	r1, r3
 800358e:	4807      	ldr	r0, [pc, #28]	@ (80035ac <MX_TIM3_Init+0x128>)
 8003590:	f006 fc20 	bl	8009dd4 <HAL_TIM_PWM_ConfigChannel>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 800359a:	f000 f99d 	bl	80038d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800359e:	4803      	ldr	r0, [pc, #12]	@ (80035ac <MX_TIM3_Init+0x128>)
 80035a0:	f000 fb8c 	bl	8003cbc <HAL_TIM_MspPostInit>

}
 80035a4:	bf00      	nop
 80035a6:	3738      	adds	r7, #56	@ 0x38
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	200005f4 	.word	0x200005f4
 80035b0:	40000400 	.word	0x40000400

080035b4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80035b8:	4b17      	ldr	r3, [pc, #92]	@ (8003618 <MX_UART4_Init+0x64>)
 80035ba:	4a18      	ldr	r2, [pc, #96]	@ (800361c <MX_UART4_Init+0x68>)
 80035bc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 100000;
 80035be:	4b16      	ldr	r3, [pc, #88]	@ (8003618 <MX_UART4_Init+0x64>)
 80035c0:	4a17      	ldr	r2, [pc, #92]	@ (8003620 <MX_UART4_Init+0x6c>)
 80035c2:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_9B;
 80035c4:	4b14      	ldr	r3, [pc, #80]	@ (8003618 <MX_UART4_Init+0x64>)
 80035c6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80035ca:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_2;
 80035cc:	4b12      	ldr	r3, [pc, #72]	@ (8003618 <MX_UART4_Init+0x64>)
 80035ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035d2:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_EVEN;
 80035d4:	4b10      	ldr	r3, [pc, #64]	@ (8003618 <MX_UART4_Init+0x64>)
 80035d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035da:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_RX;
 80035dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003618 <MX_UART4_Init+0x64>)
 80035de:	2204      	movs	r2, #4
 80035e0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003618 <MX_UART4_Init+0x64>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80035e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003618 <MX_UART4_Init+0x64>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80035ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003618 <MX_UART4_Init+0x64>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXINVERT_INIT;
 80035f4:	4b08      	ldr	r3, [pc, #32]	@ (8003618 <MX_UART4_Init+0x64>)
 80035f6:	2202      	movs	r2, #2
 80035f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 80035fa:	4b07      	ldr	r3, [pc, #28]	@ (8003618 <MX_UART4_Init+0x64>)
 80035fc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003600:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003602:	4805      	ldr	r0, [pc, #20]	@ (8003618 <MX_UART4_Init+0x64>)
 8003604:	f007 fa16 	bl	800aa34 <HAL_UART_Init>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <MX_UART4_Init+0x5e>
  {
    Error_Handler();
 800360e:	f000 f963 	bl	80038d8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003612:	bf00      	nop
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	20000640 	.word	0x20000640
 800361c:	40004c00 	.word	0x40004c00
 8003620:	000186a0 	.word	0x000186a0

08003624 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003628:	4b14      	ldr	r3, [pc, #80]	@ (800367c <MX_UART5_Init+0x58>)
 800362a:	4a15      	ldr	r2, [pc, #84]	@ (8003680 <MX_UART5_Init+0x5c>)
 800362c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800362e:	4b13      	ldr	r3, [pc, #76]	@ (800367c <MX_UART5_Init+0x58>)
 8003630:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003634:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8003636:	4b11      	ldr	r3, [pc, #68]	@ (800367c <MX_UART5_Init+0x58>)
 8003638:	2200      	movs	r2, #0
 800363a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800363c:	4b0f      	ldr	r3, [pc, #60]	@ (800367c <MX_UART5_Init+0x58>)
 800363e:	2200      	movs	r2, #0
 8003640:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8003642:	4b0e      	ldr	r3, [pc, #56]	@ (800367c <MX_UART5_Init+0x58>)
 8003644:	2200      	movs	r2, #0
 8003646:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003648:	4b0c      	ldr	r3, [pc, #48]	@ (800367c <MX_UART5_Init+0x58>)
 800364a:	220c      	movs	r2, #12
 800364c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800364e:	4b0b      	ldr	r3, [pc, #44]	@ (800367c <MX_UART5_Init+0x58>)
 8003650:	2200      	movs	r2, #0
 8003652:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003654:	4b09      	ldr	r3, [pc, #36]	@ (800367c <MX_UART5_Init+0x58>)
 8003656:	2200      	movs	r2, #0
 8003658:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800365a:	4b08      	ldr	r3, [pc, #32]	@ (800367c <MX_UART5_Init+0x58>)
 800365c:	2200      	movs	r2, #0
 800365e:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003660:	4b06      	ldr	r3, [pc, #24]	@ (800367c <MX_UART5_Init+0x58>)
 8003662:	2200      	movs	r2, #0
 8003664:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003666:	4805      	ldr	r0, [pc, #20]	@ (800367c <MX_UART5_Init+0x58>)
 8003668:	f007 f9e4 	bl	800aa34 <HAL_UART_Init>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8003672:	f000 f931 	bl	80038d8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003676:	bf00      	nop
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	200006c8 	.word	0x200006c8
 8003680:	40005000 	.word	0x40005000

08003684 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003688:	4b14      	ldr	r3, [pc, #80]	@ (80036dc <MX_USART6_UART_Init+0x58>)
 800368a:	4a15      	ldr	r2, [pc, #84]	@ (80036e0 <MX_USART6_UART_Init+0x5c>)
 800368c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800368e:	4b13      	ldr	r3, [pc, #76]	@ (80036dc <MX_USART6_UART_Init+0x58>)
 8003690:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003694:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003696:	4b11      	ldr	r3, [pc, #68]	@ (80036dc <MX_USART6_UART_Init+0x58>)
 8003698:	2200      	movs	r2, #0
 800369a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800369c:	4b0f      	ldr	r3, [pc, #60]	@ (80036dc <MX_USART6_UART_Init+0x58>)
 800369e:	2200      	movs	r2, #0
 80036a0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80036a2:	4b0e      	ldr	r3, [pc, #56]	@ (80036dc <MX_USART6_UART_Init+0x58>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80036a8:	4b0c      	ldr	r3, [pc, #48]	@ (80036dc <MX_USART6_UART_Init+0x58>)
 80036aa:	220c      	movs	r2, #12
 80036ac:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036ae:	4b0b      	ldr	r3, [pc, #44]	@ (80036dc <MX_USART6_UART_Init+0x58>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80036b4:	4b09      	ldr	r3, [pc, #36]	@ (80036dc <MX_USART6_UART_Init+0x58>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036ba:	4b08      	ldr	r3, [pc, #32]	@ (80036dc <MX_USART6_UART_Init+0x58>)
 80036bc:	2200      	movs	r2, #0
 80036be:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036c0:	4b06      	ldr	r3, [pc, #24]	@ (80036dc <MX_USART6_UART_Init+0x58>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80036c6:	4805      	ldr	r0, [pc, #20]	@ (80036dc <MX_USART6_UART_Init+0x58>)
 80036c8:	f007 f9b4 	bl	800aa34 <HAL_UART_Init>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d001      	beq.n	80036d6 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80036d2:	f000 f901 	bl	80038d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80036d6:	bf00      	nop
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	20000750 	.word	0x20000750
 80036e0:	40011400 	.word	0x40011400

080036e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80036ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003764 <MX_DMA_Init+0x80>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003764 <MX_DMA_Init+0x80>)
 80036f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80036f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80036f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003764 <MX_DMA_Init+0x80>)
 80036f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036fe:	607b      	str	r3, [r7, #4]
 8003700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003702:	4b18      	ldr	r3, [pc, #96]	@ (8003764 <MX_DMA_Init+0x80>)
 8003704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003706:	4a17      	ldr	r2, [pc, #92]	@ (8003764 <MX_DMA_Init+0x80>)
 8003708:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800370c:	6313      	str	r3, [r2, #48]	@ 0x30
 800370e:	4b15      	ldr	r3, [pc, #84]	@ (8003764 <MX_DMA_Init+0x80>)
 8003710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003712:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003716:	603b      	str	r3, [r7, #0]
 8003718:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800371a:	2200      	movs	r2, #0
 800371c:	2100      	movs	r1, #0
 800371e:	200d      	movs	r0, #13
 8003720:	f001 fbbd 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8003724:	200d      	movs	r0, #13
 8003726:	f001 fbd6 	bl	8004ed6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800372a:	2200      	movs	r2, #0
 800372c:	2100      	movs	r1, #0
 800372e:	2038      	movs	r0, #56	@ 0x38
 8003730:	f001 fbb5 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003734:	2038      	movs	r0, #56	@ 0x38
 8003736:	f001 fbce 	bl	8004ed6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800373a:	2200      	movs	r2, #0
 800373c:	2100      	movs	r1, #0
 800373e:	203b      	movs	r0, #59	@ 0x3b
 8003740:	f001 fbad 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8003744:	203b      	movs	r0, #59	@ 0x3b
 8003746:	f001 fbc6 	bl	8004ed6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 800374a:	2200      	movs	r2, #0
 800374c:	2100      	movs	r1, #0
 800374e:	203c      	movs	r0, #60	@ 0x3c
 8003750:	f001 fba5 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8003754:	203c      	movs	r0, #60	@ 0x3c
 8003756:	f001 fbbe 	bl	8004ed6 <HAL_NVIC_EnableIRQ>

}
 800375a:	bf00      	nop
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40023800 	.word	0x40023800

08003768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b08a      	sub	sp, #40	@ 0x28
 800376c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800376e:	f107 0314 	add.w	r3, r7, #20
 8003772:	2200      	movs	r2, #0
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	605a      	str	r2, [r3, #4]
 8003778:	609a      	str	r2, [r3, #8]
 800377a:	60da      	str	r2, [r3, #12]
 800377c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800377e:	4b3d      	ldr	r3, [pc, #244]	@ (8003874 <MX_GPIO_Init+0x10c>)
 8003780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003782:	4a3c      	ldr	r2, [pc, #240]	@ (8003874 <MX_GPIO_Init+0x10c>)
 8003784:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003788:	6313      	str	r3, [r2, #48]	@ 0x30
 800378a:	4b3a      	ldr	r3, [pc, #232]	@ (8003874 <MX_GPIO_Init+0x10c>)
 800378c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800378e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003792:	613b      	str	r3, [r7, #16]
 8003794:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003796:	4b37      	ldr	r3, [pc, #220]	@ (8003874 <MX_GPIO_Init+0x10c>)
 8003798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379a:	4a36      	ldr	r2, [pc, #216]	@ (8003874 <MX_GPIO_Init+0x10c>)
 800379c:	f043 0304 	orr.w	r3, r3, #4
 80037a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80037a2:	4b34      	ldr	r3, [pc, #208]	@ (8003874 <MX_GPIO_Init+0x10c>)
 80037a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037a6:	f003 0304 	and.w	r3, r3, #4
 80037aa:	60fb      	str	r3, [r7, #12]
 80037ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ae:	4b31      	ldr	r3, [pc, #196]	@ (8003874 <MX_GPIO_Init+0x10c>)
 80037b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b2:	4a30      	ldr	r2, [pc, #192]	@ (8003874 <MX_GPIO_Init+0x10c>)
 80037b4:	f043 0301 	orr.w	r3, r3, #1
 80037b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80037ba:	4b2e      	ldr	r3, [pc, #184]	@ (8003874 <MX_GPIO_Init+0x10c>)
 80037bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	60bb      	str	r3, [r7, #8]
 80037c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037c6:	4b2b      	ldr	r3, [pc, #172]	@ (8003874 <MX_GPIO_Init+0x10c>)
 80037c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ca:	4a2a      	ldr	r2, [pc, #168]	@ (8003874 <MX_GPIO_Init+0x10c>)
 80037cc:	f043 0302 	orr.w	r3, r3, #2
 80037d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80037d2:	4b28      	ldr	r3, [pc, #160]	@ (8003874 <MX_GPIO_Init+0x10c>)
 80037d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	607b      	str	r3, [r7, #4]
 80037dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80037de:	4b25      	ldr	r3, [pc, #148]	@ (8003874 <MX_GPIO_Init+0x10c>)
 80037e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e2:	4a24      	ldr	r2, [pc, #144]	@ (8003874 <MX_GPIO_Init+0x10c>)
 80037e4:	f043 0308 	orr.w	r3, r3, #8
 80037e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80037ea:	4b22      	ldr	r3, [pc, #136]	@ (8003874 <MX_GPIO_Init+0x10c>)
 80037ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	603b      	str	r3, [r7, #0]
 80037f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin, GPIO_PIN_RESET);
 80037f6:	2200      	movs	r2, #0
 80037f8:	2108      	movs	r1, #8
 80037fa:	481f      	ldr	r0, [pc, #124]	@ (8003878 <MX_GPIO_Init+0x110>)
 80037fc:	f002 f9b0 	bl	8005b60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8003800:	2200      	movs	r2, #0
 8003802:	2110      	movs	r1, #16
 8003804:	481d      	ldr	r0, [pc, #116]	@ (800387c <MX_GPIO_Init+0x114>)
 8003806:	f002 f9ab 	bl	8005b60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : STATUS_LED_Pin */
  GPIO_InitStruct.Pin = STATUS_LED_Pin;
 800380a:	2308      	movs	r3, #8
 800380c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800380e:	2301      	movs	r3, #1
 8003810:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003812:	2300      	movs	r3, #0
 8003814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003816:	2300      	movs	r3, #0
 8003818:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(STATUS_LED_GPIO_Port, &GPIO_InitStruct);
 800381a:	f107 0314 	add.w	r3, r7, #20
 800381e:	4619      	mov	r1, r3
 8003820:	4815      	ldr	r0, [pc, #84]	@ (8003878 <MX_GPIO_Init+0x110>)
 8003822:	f002 f801 	bl	8005828 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8003826:	2310      	movs	r3, #16
 8003828:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800382a:	2301      	movs	r3, #1
 800382c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800382e:	2300      	movs	r3, #0
 8003830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003832:	2300      	movs	r3, #0
 8003834:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8003836:	f107 0314 	add.w	r3, r7, #20
 800383a:	4619      	mov	r1, r3
 800383c:	480f      	ldr	r0, [pc, #60]	@ (800387c <MX_GPIO_Init+0x114>)
 800383e:	f001 fff3 	bl	8005828 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT_Pin */
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 8003842:	2310      	movs	r3, #16
 8003844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003846:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800384a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800384c:	2300      	movs	r3, #0
 800384e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8003850:	f107 0314 	add.w	r3, r7, #20
 8003854:	4619      	mov	r1, r3
 8003856:	4808      	ldr	r0, [pc, #32]	@ (8003878 <MX_GPIO_Init+0x110>)
 8003858:	f001 ffe6 	bl	8005828 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800385c:	2200      	movs	r2, #0
 800385e:	2100      	movs	r1, #0
 8003860:	200a      	movs	r0, #10
 8003862:	f001 fb1c 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003866:	200a      	movs	r0, #10
 8003868:	f001 fb35 	bl	8004ed6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800386c:	bf00      	nop
 800386e:	3728      	adds	r7, #40	@ 0x28
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40023800 	.word	0x40023800
 8003878:	40020800 	.word	0x40020800
 800387c:	40020000 	.word	0x40020000

08003880 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8003886:	463b      	mov	r3, r7
 8003888:	2200      	movs	r2, #0
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	605a      	str	r2, [r3, #4]
 800388e:	609a      	str	r2, [r3, #8]
 8003890:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8003892:	f001 fb3b 	bl	8004f0c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8003896:	2301      	movs	r3, #1
 8003898:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800389a:	2300      	movs	r3, #0
 800389c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800389e:	2300      	movs	r3, #0
 80038a0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80038a2:	231f      	movs	r3, #31
 80038a4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80038a6:	2387      	movs	r3, #135	@ 0x87
 80038a8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80038aa:	2300      	movs	r3, #0
 80038ac:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80038ae:	2300      	movs	r3, #0
 80038b0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80038b2:	2301      	movs	r3, #1
 80038b4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80038b6:	2301      	movs	r3, #1
 80038b8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80038ba:	2300      	movs	r3, #0
 80038bc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80038be:	2300      	movs	r3, #0
 80038c0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80038c2:	463b      	mov	r3, r7
 80038c4:	4618      	mov	r0, r3
 80038c6:	f001 fb59 	bl	8004f7c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80038ca:	2004      	movs	r0, #4
 80038cc:	f001 fb36 	bl	8004f3c <HAL_MPU_Enable>

}
 80038d0:	bf00      	nop
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038de:	b672      	cpsid	i
}
 80038e0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin); //LED BLINK
 80038e2:	2108      	movs	r1, #8
 80038e4:	4807      	ldr	r0, [pc, #28]	@ (8003904 <Error_Handler+0x2c>)
 80038e6:	f002 f954 	bl	8005b92 <HAL_GPIO_TogglePin>
	  for(int i = 0; i < 1000000; i++){
 80038ea:	2300      	movs	r3, #0
 80038ec:	607b      	str	r3, [r7, #4]
 80038ee:	e003      	b.n	80038f8 <Error_Handler+0x20>
		  __NOP();
 80038f0:	bf00      	nop
	  for(int i = 0; i < 1000000; i++){
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	3301      	adds	r3, #1
 80038f6:	607b      	str	r3, [r7, #4]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a03      	ldr	r2, [pc, #12]	@ (8003908 <Error_Handler+0x30>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	ddf7      	ble.n	80038f0 <Error_Handler+0x18>
	  HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin); //LED BLINK
 8003900:	e7ef      	b.n	80038e2 <Error_Handler+0xa>
 8003902:	bf00      	nop
 8003904:	40020800 	.word	0x40020800
 8003908:	000f423f 	.word	0x000f423f

0800390c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003912:	4b0f      	ldr	r3, [pc, #60]	@ (8003950 <HAL_MspInit+0x44>)
 8003914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003916:	4a0e      	ldr	r2, [pc, #56]	@ (8003950 <HAL_MspInit+0x44>)
 8003918:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800391c:	6413      	str	r3, [r2, #64]	@ 0x40
 800391e:	4b0c      	ldr	r3, [pc, #48]	@ (8003950 <HAL_MspInit+0x44>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003926:	607b      	str	r3, [r7, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800392a:	4b09      	ldr	r3, [pc, #36]	@ (8003950 <HAL_MspInit+0x44>)
 800392c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392e:	4a08      	ldr	r2, [pc, #32]	@ (8003950 <HAL_MspInit+0x44>)
 8003930:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003934:	6453      	str	r3, [r2, #68]	@ 0x44
 8003936:	4b06      	ldr	r3, [pc, #24]	@ (8003950 <HAL_MspInit+0x44>)
 8003938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800393e:	603b      	str	r3, [r7, #0]
 8003940:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003942:	bf00      	nop
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	40023800 	.word	0x40023800

08003954 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b08a      	sub	sp, #40	@ 0x28
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800395c:	f107 0314 	add.w	r3, r7, #20
 8003960:	2200      	movs	r2, #0
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	605a      	str	r2, [r3, #4]
 8003966:	609a      	str	r2, [r3, #8]
 8003968:	60da      	str	r2, [r3, #12]
 800396a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a2d      	ldr	r2, [pc, #180]	@ (8003a28 <HAL_ADC_MspInit+0xd4>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d153      	bne.n	8003a1e <HAL_ADC_MspInit+0xca>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003976:	4b2d      	ldr	r3, [pc, #180]	@ (8003a2c <HAL_ADC_MspInit+0xd8>)
 8003978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800397a:	4a2c      	ldr	r2, [pc, #176]	@ (8003a2c <HAL_ADC_MspInit+0xd8>)
 800397c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003980:	6453      	str	r3, [r2, #68]	@ 0x44
 8003982:	4b2a      	ldr	r3, [pc, #168]	@ (8003a2c <HAL_ADC_MspInit+0xd8>)
 8003984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800398a:	613b      	str	r3, [r7, #16]
 800398c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800398e:	4b27      	ldr	r3, [pc, #156]	@ (8003a2c <HAL_ADC_MspInit+0xd8>)
 8003990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003992:	4a26      	ldr	r2, [pc, #152]	@ (8003a2c <HAL_ADC_MspInit+0xd8>)
 8003994:	f043 0304 	orr.w	r3, r3, #4
 8003998:	6313      	str	r3, [r2, #48]	@ 0x30
 800399a:	4b24      	ldr	r3, [pc, #144]	@ (8003a2c <HAL_ADC_MspInit+0xd8>)
 800399c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800399e:	f003 0304 	and.w	r3, r3, #4
 80039a2:	60fb      	str	r3, [r7, #12]
 80039a4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80039a6:	2301      	movs	r3, #1
 80039a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039aa:	2303      	movs	r3, #3
 80039ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039b2:	f107 0314 	add.w	r3, r7, #20
 80039b6:	4619      	mov	r1, r3
 80039b8:	481d      	ldr	r0, [pc, #116]	@ (8003a30 <HAL_ADC_MspInit+0xdc>)
 80039ba:	f001 ff35 	bl	8005828 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 80039be:	4b1d      	ldr	r3, [pc, #116]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 80039c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003a38 <HAL_ADC_MspInit+0xe4>)
 80039c2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80039c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80039d0:	4b18      	ldr	r3, [pc, #96]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80039d6:	4b17      	ldr	r3, [pc, #92]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 80039d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039dc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80039de:	4b15      	ldr	r3, [pc, #84]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 80039e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80039e4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80039e6:	4b13      	ldr	r3, [pc, #76]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 80039e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80039ec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80039ee:	4b11      	ldr	r3, [pc, #68]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 80039f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039f4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80039f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003a02:	480c      	ldr	r0, [pc, #48]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 8003a04:	f001 fafa 	bl	8004ffc <HAL_DMA_Init>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8003a0e:	f7ff ff63 	bl	80038d8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a07      	ldr	r2, [pc, #28]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 8003a16:	639a      	str	r2, [r3, #56]	@ 0x38
 8003a18:	4a06      	ldr	r2, [pc, #24]	@ (8003a34 <HAL_ADC_MspInit+0xe0>)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003a1e:	bf00      	nop
 8003a20:	3728      	adds	r7, #40	@ 0x28
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	40012000 	.word	0x40012000
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	40020800 	.word	0x40020800
 8003a34:	200003d0 	.word	0x200003d0
 8003a38:	40026470 	.word	0x40026470

08003a3c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b0aa      	sub	sp, #168	@ 0xa8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a44:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003a48:	2200      	movs	r2, #0
 8003a4a:	601a      	str	r2, [r3, #0]
 8003a4c:	605a      	str	r2, [r3, #4]
 8003a4e:	609a      	str	r2, [r3, #8]
 8003a50:	60da      	str	r2, [r3, #12]
 8003a52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a54:	f107 0314 	add.w	r3, r7, #20
 8003a58:	2280      	movs	r2, #128	@ 0x80
 8003a5a:	2100      	movs	r1, #0
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f00d fa10 	bl	8010e82 <memset>
  if(hi2c->Instance==I2C1)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a21      	ldr	r2, [pc, #132]	@ (8003aec <HAL_I2C_MspInit+0xb0>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d13b      	bne.n	8003ae4 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003a6c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a70:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003a72:	2300      	movs	r3, #0
 8003a74:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a76:	f107 0314 	add.w	r3, r7, #20
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f004 f994 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d001      	beq.n	8003a8a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003a86:	f7ff ff27 	bl	80038d8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a8a:	4b19      	ldr	r3, [pc, #100]	@ (8003af0 <HAL_I2C_MspInit+0xb4>)
 8003a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a8e:	4a18      	ldr	r2, [pc, #96]	@ (8003af0 <HAL_I2C_MspInit+0xb4>)
 8003a90:	f043 0302 	orr.w	r3, r3, #2
 8003a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a96:	4b16      	ldr	r3, [pc, #88]	@ (8003af0 <HAL_I2C_MspInit+0xb4>)
 8003a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	613b      	str	r3, [r7, #16]
 8003aa0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003aa2:	23c0      	movs	r3, #192	@ 0xc0
 8003aa4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003aa8:	2312      	movs	r3, #18
 8003aaa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003aba:	2304      	movs	r3, #4
 8003abc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ac0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	480b      	ldr	r0, [pc, #44]	@ (8003af4 <HAL_I2C_MspInit+0xb8>)
 8003ac8:	f001 feae 	bl	8005828 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003acc:	4b08      	ldr	r3, [pc, #32]	@ (8003af0 <HAL_I2C_MspInit+0xb4>)
 8003ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad0:	4a07      	ldr	r2, [pc, #28]	@ (8003af0 <HAL_I2C_MspInit+0xb4>)
 8003ad2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003ad6:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ad8:	4b05      	ldr	r3, [pc, #20]	@ (8003af0 <HAL_I2C_MspInit+0xb4>)
 8003ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003adc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ae0:	60fb      	str	r3, [r7, #12]
 8003ae2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003ae4:	bf00      	nop
 8003ae6:	37a8      	adds	r7, #168	@ 0xa8
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40005400 	.word	0x40005400
 8003af0:	40023800 	.word	0x40023800
 8003af4:	40020400 	.word	0x40020400

08003af8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b08a      	sub	sp, #40	@ 0x28
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b00:	f107 0314 	add.w	r3, r7, #20
 8003b04:	2200      	movs	r2, #0
 8003b06:	601a      	str	r2, [r3, #0]
 8003b08:	605a      	str	r2, [r3, #4]
 8003b0a:	609a      	str	r2, [r3, #8]
 8003b0c:	60da      	str	r2, [r3, #12]
 8003b0e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a49      	ldr	r2, [pc, #292]	@ (8003c3c <HAL_SPI_MspInit+0x144>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	f040 808c 	bne.w	8003c34 <HAL_SPI_MspInit+0x13c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b1c:	4b48      	ldr	r3, [pc, #288]	@ (8003c40 <HAL_SPI_MspInit+0x148>)
 8003b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b20:	4a47      	ldr	r2, [pc, #284]	@ (8003c40 <HAL_SPI_MspInit+0x148>)
 8003b22:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b26:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b28:	4b45      	ldr	r3, [pc, #276]	@ (8003c40 <HAL_SPI_MspInit+0x148>)
 8003b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b2c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b30:	613b      	str	r3, [r7, #16]
 8003b32:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b34:	4b42      	ldr	r3, [pc, #264]	@ (8003c40 <HAL_SPI_MspInit+0x148>)
 8003b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b38:	4a41      	ldr	r2, [pc, #260]	@ (8003c40 <HAL_SPI_MspInit+0x148>)
 8003b3a:	f043 0301 	orr.w	r3, r3, #1
 8003b3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b40:	4b3f      	ldr	r3, [pc, #252]	@ (8003c40 <HAL_SPI_MspInit+0x148>)
 8003b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b44:	f003 0301 	and.w	r3, r3, #1
 8003b48:	60fb      	str	r3, [r7, #12]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003b4c:	23e0      	movs	r3, #224	@ 0xe0
 8003b4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b50:	2302      	movs	r3, #2
 8003b52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b54:	2300      	movs	r3, #0
 8003b56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b5c:	2305      	movs	r3, #5
 8003b5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b60:	f107 0314 	add.w	r3, r7, #20
 8003b64:	4619      	mov	r1, r3
 8003b66:	4837      	ldr	r0, [pc, #220]	@ (8003c44 <HAL_SPI_MspInit+0x14c>)
 8003b68:	f001 fe5e 	bl	8005828 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8003b6c:	4b36      	ldr	r3, [pc, #216]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003b6e:	4a37      	ldr	r2, [pc, #220]	@ (8003c4c <HAL_SPI_MspInit+0x154>)
 8003b70:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8003b72:	4b35      	ldr	r3, [pc, #212]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003b74:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003b78:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b7a:	4b33      	ldr	r3, [pc, #204]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b80:	4b31      	ldr	r3, [pc, #196]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003b86:	4b30      	ldr	r3, [pc, #192]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003b88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b8c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b8e:	4b2e      	ldr	r3, [pc, #184]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003b90:	2200      	movs	r2, #0
 8003b92:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b94:	4b2c      	ldr	r3, [pc, #176]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003b9a:	4b2b      	ldr	r3, [pc, #172]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003ba0:	4b29      	ldr	r3, [pc, #164]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ba6:	4b28      	ldr	r3, [pc, #160]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003bac:	4826      	ldr	r0, [pc, #152]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003bae:	f001 fa25 	bl	8004ffc <HAL_DMA_Init>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <HAL_SPI_MspInit+0xc4>
    {
      Error_Handler();
 8003bb8:	f7ff fe8e 	bl	80038d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a22      	ldr	r2, [pc, #136]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003bc0:	659a      	str	r2, [r3, #88]	@ 0x58
 8003bc2:	4a21      	ldr	r2, [pc, #132]	@ (8003c48 <HAL_SPI_MspInit+0x150>)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8003bc8:	4b21      	ldr	r3, [pc, #132]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003bca:	4a22      	ldr	r2, [pc, #136]	@ (8003c54 <HAL_SPI_MspInit+0x15c>)
 8003bcc:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8003bce:	4b20      	ldr	r3, [pc, #128]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003bd0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003bd4:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003bd8:	2240      	movs	r2, #64	@ 0x40
 8003bda:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003be2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003be4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003be8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003bea:	4b19      	ldr	r3, [pc, #100]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bf0:	4b17      	ldr	r3, [pc, #92]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003bf6:	4b16      	ldr	r3, [pc, #88]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003bfc:	4b14      	ldr	r3, [pc, #80]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c02:	4b13      	ldr	r3, [pc, #76]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003c08:	4811      	ldr	r0, [pc, #68]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003c0a:	f001 f9f7 	bl	8004ffc <HAL_DMA_Init>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d001      	beq.n	8003c18 <HAL_SPI_MspInit+0x120>
    {
      Error_Handler();
 8003c14:	f7ff fe60 	bl	80038d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a0d      	ldr	r2, [pc, #52]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003c1c:	655a      	str	r2, [r3, #84]	@ 0x54
 8003c1e:	4a0c      	ldr	r2, [pc, #48]	@ (8003c50 <HAL_SPI_MspInit+0x158>)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003c24:	2200      	movs	r2, #0
 8003c26:	2100      	movs	r1, #0
 8003c28:	2023      	movs	r0, #35	@ 0x23
 8003c2a:	f001 f938 	bl	8004e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003c2e:	2023      	movs	r0, #35	@ 0x23
 8003c30:	f001 f951 	bl	8004ed6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003c34:	bf00      	nop
 8003c36:	3728      	adds	r7, #40	@ 0x28
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	40013000 	.word	0x40013000
 8003c40:	40023800 	.word	0x40023800
 8003c44:	40020000 	.word	0x40020000
 8003c48:	200004e8 	.word	0x200004e8
 8003c4c:	40026410 	.word	0x40026410
 8003c50:	20000548 	.word	0x20000548
 8003c54:	40026458 	.word	0x40026458

08003c58 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c68:	d10c      	bne.n	8003c84 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c6a:	4b12      	ldr	r3, [pc, #72]	@ (8003cb4 <HAL_TIM_Base_MspInit+0x5c>)
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6e:	4a11      	ldr	r2, [pc, #68]	@ (8003cb4 <HAL_TIM_Base_MspInit+0x5c>)
 8003c70:	f043 0301 	orr.w	r3, r3, #1
 8003c74:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c76:	4b0f      	ldr	r3, [pc, #60]	@ (8003cb4 <HAL_TIM_Base_MspInit+0x5c>)
 8003c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	60fb      	str	r3, [r7, #12]
 8003c80:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003c82:	e010      	b.n	8003ca6 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a0b      	ldr	r2, [pc, #44]	@ (8003cb8 <HAL_TIM_Base_MspInit+0x60>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d10b      	bne.n	8003ca6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c8e:	4b09      	ldr	r3, [pc, #36]	@ (8003cb4 <HAL_TIM_Base_MspInit+0x5c>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	4a08      	ldr	r2, [pc, #32]	@ (8003cb4 <HAL_TIM_Base_MspInit+0x5c>)
 8003c94:	f043 0302 	orr.w	r3, r3, #2
 8003c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c9a:	4b06      	ldr	r3, [pc, #24]	@ (8003cb4 <HAL_TIM_Base_MspInit+0x5c>)
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	60bb      	str	r3, [r7, #8]
 8003ca4:	68bb      	ldr	r3, [r7, #8]
}
 8003ca6:	bf00      	nop
 8003ca8:	3714      	adds	r7, #20
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	40023800 	.word	0x40023800
 8003cb8:	40000400 	.word	0x40000400

08003cbc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b08a      	sub	sp, #40	@ 0x28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cc4:	f107 0314 	add.w	r3, r7, #20
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	605a      	str	r2, [r3, #4]
 8003cce:	609a      	str	r2, [r3, #8]
 8003cd0:	60da      	str	r2, [r3, #12]
 8003cd2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cdc:	d139      	bne.n	8003d52 <HAL_TIM_MspPostInit+0x96>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cde:	4b2f      	ldr	r3, [pc, #188]	@ (8003d9c <HAL_TIM_MspPostInit+0xe0>)
 8003ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce2:	4a2e      	ldr	r2, [pc, #184]	@ (8003d9c <HAL_TIM_MspPostInit+0xe0>)
 8003ce4:	f043 0301 	orr.w	r3, r3, #1
 8003ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cea:	4b2c      	ldr	r3, [pc, #176]	@ (8003d9c <HAL_TIM_MspPostInit+0xe0>)
 8003cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	613b      	str	r3, [r7, #16]
 8003cf4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cf6:	4b29      	ldr	r3, [pc, #164]	@ (8003d9c <HAL_TIM_MspPostInit+0xe0>)
 8003cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cfa:	4a28      	ldr	r2, [pc, #160]	@ (8003d9c <HAL_TIM_MspPostInit+0xe0>)
 8003cfc:	f043 0302 	orr.w	r3, r3, #2
 8003d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d02:	4b26      	ldr	r3, [pc, #152]	@ (8003d9c <HAL_TIM_MspPostInit+0xe0>)
 8003d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	60fb      	str	r3, [r7, #12]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_15;
 8003d0e:	f248 030c 	movw	r3, #32780	@ 0x800c
 8003d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d14:	2302      	movs	r3, #2
 8003d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003d20:	2301      	movs	r3, #1
 8003d22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d24:	f107 0314 	add.w	r3, r7, #20
 8003d28:	4619      	mov	r1, r3
 8003d2a:	481d      	ldr	r0, [pc, #116]	@ (8003da0 <HAL_TIM_MspPostInit+0xe4>)
 8003d2c:	f001 fd7c 	bl	8005828 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003d30:	2308      	movs	r3, #8
 8003d32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d34:	2302      	movs	r3, #2
 8003d36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003d40:	2301      	movs	r3, #1
 8003d42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d44:	f107 0314 	add.w	r3, r7, #20
 8003d48:	4619      	mov	r1, r3
 8003d4a:	4816      	ldr	r0, [pc, #88]	@ (8003da4 <HAL_TIM_MspPostInit+0xe8>)
 8003d4c:	f001 fd6c 	bl	8005828 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003d50:	e020      	b.n	8003d94 <HAL_TIM_MspPostInit+0xd8>
  else if(htim->Instance==TIM3)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a14      	ldr	r2, [pc, #80]	@ (8003da8 <HAL_TIM_MspPostInit+0xec>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d11b      	bne.n	8003d94 <HAL_TIM_MspPostInit+0xd8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8003d9c <HAL_TIM_MspPostInit+0xe0>)
 8003d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d60:	4a0e      	ldr	r2, [pc, #56]	@ (8003d9c <HAL_TIM_MspPostInit+0xe0>)
 8003d62:	f043 0302 	orr.w	r3, r3, #2
 8003d66:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d68:	4b0c      	ldr	r3, [pc, #48]	@ (8003d9c <HAL_TIM_MspPostInit+0xe0>)
 8003d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	60bb      	str	r3, [r7, #8]
 8003d72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8003d74:	2333      	movs	r3, #51	@ 0x33
 8003d76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d78:	2302      	movs	r3, #2
 8003d7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d80:	2300      	movs	r3, #0
 8003d82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003d84:	2302      	movs	r3, #2
 8003d86:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d88:	f107 0314 	add.w	r3, r7, #20
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	4805      	ldr	r0, [pc, #20]	@ (8003da4 <HAL_TIM_MspPostInit+0xe8>)
 8003d90:	f001 fd4a 	bl	8005828 <HAL_GPIO_Init>
}
 8003d94:	bf00      	nop
 8003d96:	3728      	adds	r7, #40	@ 0x28
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	40023800 	.word	0x40023800
 8003da0:	40020000 	.word	0x40020000
 8003da4:	40020400 	.word	0x40020400
 8003da8:	40000400 	.word	0x40000400

08003dac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b0b0      	sub	sp, #192	@ 0xc0
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003db8:	2200      	movs	r2, #0
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	605a      	str	r2, [r3, #4]
 8003dbe:	609a      	str	r2, [r3, #8]
 8003dc0:	60da      	str	r2, [r3, #12]
 8003dc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003dc4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003dc8:	2280      	movs	r2, #128	@ 0x80
 8003dca:	2100      	movs	r1, #0
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f00d f858 	bl	8010e82 <memset>
  if(huart->Instance==UART4)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4aa1      	ldr	r2, [pc, #644]	@ (800405c <HAL_UART_MspInit+0x2b0>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	f040 8096 	bne.w	8003f0a <HAL_UART_MspInit+0x15e>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003dde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8003de4:	2300      	movs	r3, #0
 8003de6:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003de8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003dec:	4618      	mov	r0, r3
 8003dee:	f003 ffdb 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8003df8:	f7ff fd6e 	bl	80038d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003dfc:	4b98      	ldr	r3, [pc, #608]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e00:	4a97      	ldr	r2, [pc, #604]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003e02:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003e06:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e08:	4b95      	ldr	r3, [pc, #596]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e14:	4b92      	ldr	r3, [pc, #584]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e18:	4a91      	ldr	r2, [pc, #580]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003e1a:	f043 0301 	orr.w	r3, r3, #1
 8003e1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e20:	4b8f      	ldr	r3, [pc, #572]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e2c:	4b8c      	ldr	r3, [pc, #560]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e30:	4a8b      	ldr	r2, [pc, #556]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003e32:	f043 0304 	orr.w	r3, r3, #4
 8003e36:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e38:	4b89      	ldr	r3, [pc, #548]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3c:	f003 0304 	and.w	r3, r3, #4
 8003e40:	623b      	str	r3, [r7, #32]
 8003e42:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA1     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003e44:	2302      	movs	r3, #2
 8003e46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e50:	2300      	movs	r3, #0
 8003e52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e56:	2303      	movs	r3, #3
 8003e58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003e5c:	2308      	movs	r3, #8
 8003e5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e62:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003e66:	4619      	mov	r1, r3
 8003e68:	487e      	ldr	r0, [pc, #504]	@ (8004064 <HAL_UART_MspInit+0x2b8>)
 8003e6a:	f001 fcdd 	bl	8005828 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003e6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e76:	2302      	movs	r3, #2
 8003e78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e82:	2303      	movs	r3, #3
 8003e84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003e88:	2308      	movs	r3, #8
 8003e8a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e8e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003e92:	4619      	mov	r1, r3
 8003e94:	4874      	ldr	r0, [pc, #464]	@ (8004068 <HAL_UART_MspInit+0x2bc>)
 8003e96:	f001 fcc7 	bl	8005828 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8003e9a:	4b74      	ldr	r3, [pc, #464]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003e9c:	4a74      	ldr	r2, [pc, #464]	@ (8004070 <HAL_UART_MspInit+0x2c4>)
 8003e9e:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8003ea0:	4b72      	ldr	r3, [pc, #456]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003ea2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003ea6:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ea8:	4b70      	ldr	r3, [pc, #448]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003eae:	4b6f      	ldr	r3, [pc, #444]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003eb4:	4b6d      	ldr	r3, [pc, #436]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003eb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003eba:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ebc:	4b6b      	ldr	r3, [pc, #428]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ec2:	4b6a      	ldr	r3, [pc, #424]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8003ec8:	4b68      	ldr	r3, [pc, #416]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003eca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ece:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003ed0:	4b66      	ldr	r3, [pc, #408]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ed6:	4b65      	ldr	r3, [pc, #404]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8003edc:	4863      	ldr	r0, [pc, #396]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003ede:	f001 f88d 	bl	8004ffc <HAL_DMA_Init>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <HAL_UART_MspInit+0x140>
    {
      Error_Handler();
 8003ee8:	f7ff fcf6 	bl	80038d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a5f      	ldr	r2, [pc, #380]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003ef0:	675a      	str	r2, [r3, #116]	@ 0x74
 8003ef2:	4a5e      	ldr	r2, [pc, #376]	@ (800406c <HAL_UART_MspInit+0x2c0>)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003ef8:	2200      	movs	r2, #0
 8003efa:	2100      	movs	r1, #0
 8003efc:	2034      	movs	r0, #52	@ 0x34
 8003efe:	f000 ffce 	bl	8004e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003f02:	2034      	movs	r0, #52	@ 0x34
 8003f04:	f000 ffe7 	bl	8004ed6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8003f08:	e0a4      	b.n	8004054 <HAL_UART_MspInit+0x2a8>
  else if(huart->Instance==UART5)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a59      	ldr	r2, [pc, #356]	@ (8004074 <HAL_UART_MspInit+0x2c8>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d15e      	bne.n	8003fd2 <HAL_UART_MspInit+0x226>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8003f14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f1e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003f22:	4618      	mov	r0, r3
 8003f24:	f003 ff40 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d001      	beq.n	8003f32 <HAL_UART_MspInit+0x186>
      Error_Handler();
 8003f2e:	f7ff fcd3 	bl	80038d8 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8003f32:	4b4b      	ldr	r3, [pc, #300]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f36:	4a4a      	ldr	r2, [pc, #296]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003f38:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f3e:	4b48      	ldr	r3, [pc, #288]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f46:	61fb      	str	r3, [r7, #28]
 8003f48:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f4a:	4b45      	ldr	r3, [pc, #276]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4e:	4a44      	ldr	r2, [pc, #272]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003f50:	f043 0304 	orr.w	r3, r3, #4
 8003f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f56:	4b42      	ldr	r3, [pc, #264]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5a:	f003 0304 	and.w	r3, r3, #4
 8003f5e:	61bb      	str	r3, [r7, #24]
 8003f60:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f62:	4b3f      	ldr	r3, [pc, #252]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f66:	4a3e      	ldr	r2, [pc, #248]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003f68:	f043 0308 	orr.w	r3, r3, #8
 8003f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f6e:	4b3c      	ldr	r3, [pc, #240]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f72:	f003 0308 	and.w	r3, r3, #8
 8003f76:	617b      	str	r3, [r7, #20]
 8003f78:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003f7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f82:	2302      	movs	r3, #2
 8003f84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003f94:	2308      	movs	r3, #8
 8003f96:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f9a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	4831      	ldr	r0, [pc, #196]	@ (8004068 <HAL_UART_MspInit+0x2bc>)
 8003fa2:	f001 fc41 	bl	8005828 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003fa6:	2304      	movs	r3, #4
 8003fa8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fac:	2302      	movs	r3, #2
 8003fae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003fbe:	2308      	movs	r3, #8
 8003fc0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003fc4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003fc8:	4619      	mov	r1, r3
 8003fca:	482b      	ldr	r0, [pc, #172]	@ (8004078 <HAL_UART_MspInit+0x2cc>)
 8003fcc:	f001 fc2c 	bl	8005828 <HAL_GPIO_Init>
}
 8003fd0:	e040      	b.n	8004054 <HAL_UART_MspInit+0x2a8>
  else if(huart->Instance==USART6)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a29      	ldr	r2, [pc, #164]	@ (800407c <HAL_UART_MspInit+0x2d0>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d13b      	bne.n	8004054 <HAL_UART_MspInit+0x2a8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8003fdc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003fe6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003fea:	4618      	mov	r0, r3
 8003fec:	f003 fedc 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d001      	beq.n	8003ffa <HAL_UART_MspInit+0x24e>
      Error_Handler();
 8003ff6:	f7ff fc6f 	bl	80038d8 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003ffa:	4b19      	ldr	r3, [pc, #100]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8003ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ffe:	4a18      	ldr	r2, [pc, #96]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8004000:	f043 0320 	orr.w	r3, r3, #32
 8004004:	6453      	str	r3, [r2, #68]	@ 0x44
 8004006:	4b16      	ldr	r3, [pc, #88]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8004008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400a:	f003 0320 	and.w	r3, r3, #32
 800400e:	613b      	str	r3, [r7, #16]
 8004010:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004012:	4b13      	ldr	r3, [pc, #76]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8004014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004016:	4a12      	ldr	r2, [pc, #72]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8004018:	f043 0304 	orr.w	r3, r3, #4
 800401c:	6313      	str	r3, [r2, #48]	@ 0x30
 800401e:	4b10      	ldr	r3, [pc, #64]	@ (8004060 <HAL_UART_MspInit+0x2b4>)
 8004020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004022:	f003 0304 	and.w	r3, r3, #4
 8004026:	60fb      	str	r3, [r7, #12]
 8004028:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800402a:	23c0      	movs	r3, #192	@ 0xc0
 800402c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004030:	2302      	movs	r3, #2
 8004032:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004036:	2300      	movs	r3, #0
 8004038:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800403c:	2303      	movs	r3, #3
 800403e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004042:	2308      	movs	r3, #8
 8004044:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004048:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800404c:	4619      	mov	r1, r3
 800404e:	4806      	ldr	r0, [pc, #24]	@ (8004068 <HAL_UART_MspInit+0x2bc>)
 8004050:	f001 fbea 	bl	8005828 <HAL_GPIO_Init>
}
 8004054:	bf00      	nop
 8004056:	37c0      	adds	r7, #192	@ 0xc0
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	40004c00 	.word	0x40004c00
 8004060:	40023800 	.word	0x40023800
 8004064:	40020000 	.word	0x40020000
 8004068:	40020800 	.word	0x40020800
 800406c:	200007d8 	.word	0x200007d8
 8004070:	40026040 	.word	0x40026040
 8004074:	40005000 	.word	0x40005000
 8004078:	40020c00 	.word	0x40020c00
 800407c:	40011400 	.word	0x40011400

08004080 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004084:	bf00      	nop
 8004086:	e7fd      	b.n	8004084 <NMI_Handler+0x4>

08004088 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004088:	b480      	push	{r7}
 800408a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800408c:	bf00      	nop
 800408e:	e7fd      	b.n	800408c <HardFault_Handler+0x4>

08004090 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004090:	b480      	push	{r7}
 8004092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004094:	bf00      	nop
 8004096:	e7fd      	b.n	8004094 <MemManage_Handler+0x4>

08004098 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004098:	b480      	push	{r7}
 800409a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800409c:	bf00      	nop
 800409e:	e7fd      	b.n	800409c <BusFault_Handler+0x4>

080040a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80040a0:	b480      	push	{r7}
 80040a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80040a4:	bf00      	nop
 80040a6:	e7fd      	b.n	80040a4 <UsageFault_Handler+0x4>

080040a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80040a8:	b480      	push	{r7}
 80040aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80040ac:	bf00      	nop
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80040b6:	b480      	push	{r7}
 80040b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80040ba:	bf00      	nop
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80040c4:	b480      	push	{r7}
 80040c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80040c8:	bf00      	nop
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr

080040d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040d6:	f000 f98d 	bl	80043f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040da:	bf00      	nop
 80040dc:	bd80      	pop	{r7, pc}

080040de <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_Pin);
 80040e2:	2010      	movs	r0, #16
 80040e4:	f001 fd70 	bl	8005bc8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80040e8:	bf00      	nop
 80040ea:	bd80      	pop	{r7, pc}

080040ec <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80040f0:	4802      	ldr	r0, [pc, #8]	@ (80040fc <DMA1_Stream2_IRQHandler+0x10>)
 80040f2:	f001 f923 	bl	800533c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80040f6:	bf00      	nop
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	200007d8 	.word	0x200007d8

08004100 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004104:	4802      	ldr	r0, [pc, #8]	@ (8004110 <SPI1_IRQHandler+0x10>)
 8004106:	f005 f897 	bl	8009238 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800410a:	bf00      	nop
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	20000484 	.word	0x20000484

08004114 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004118:	4802      	ldr	r0, [pc, #8]	@ (8004124 <UART4_IRQHandler+0x10>)
 800411a:	f006 fd89 	bl	800ac30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800411e:	bf00      	nop
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	20000640 	.word	0x20000640

08004128 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800412c:	4802      	ldr	r0, [pc, #8]	@ (8004138 <DMA2_Stream0_IRQHandler+0x10>)
 800412e:	f001 f905 	bl	800533c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004132:	bf00      	nop
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	200004e8 	.word	0x200004e8

0800413c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004140:	4802      	ldr	r0, [pc, #8]	@ (800414c <DMA2_Stream3_IRQHandler+0x10>)
 8004142:	f001 f8fb 	bl	800533c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004146:	bf00      	nop
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20000548 	.word	0x20000548

08004150 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004154:	4802      	ldr	r0, [pc, #8]	@ (8004160 <DMA2_Stream4_IRQHandler+0x10>)
 8004156:	f001 f8f1 	bl	800533c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800415a:	bf00      	nop
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	200003d0 	.word	0x200003d0

08004164 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004168:	4802      	ldr	r0, [pc, #8]	@ (8004174 <OTG_FS_IRQHandler+0x10>)
 800416a:	f001 ffb0 	bl	80060ce <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800416e:	bf00      	nop
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	20001dd0 	.word	0x20001dd0

08004178 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
  return 1;
 800417c:	2301      	movs	r3, #1
}
 800417e:	4618      	mov	r0, r3
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <_kill>:

int _kill(int pid, int sig)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004192:	f00c fed9 	bl	8010f48 <__errno>
 8004196:	4603      	mov	r3, r0
 8004198:	2216      	movs	r2, #22
 800419a:	601a      	str	r2, [r3, #0]
  return -1;
 800419c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <_exit>:

void _exit (int status)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80041b0:	f04f 31ff 	mov.w	r1, #4294967295
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f7ff ffe7 	bl	8004188 <_kill>
  while (1) {}    /* Make sure we hang here */
 80041ba:	bf00      	nop
 80041bc:	e7fd      	b.n	80041ba <_exit+0x12>

080041be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b086      	sub	sp, #24
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	60f8      	str	r0, [r7, #12]
 80041c6:	60b9      	str	r1, [r7, #8]
 80041c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041ca:	2300      	movs	r3, #0
 80041cc:	617b      	str	r3, [r7, #20]
 80041ce:	e00a      	b.n	80041e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80041d0:	f3af 8000 	nop.w
 80041d4:	4601      	mov	r1, r0
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	1c5a      	adds	r2, r3, #1
 80041da:	60ba      	str	r2, [r7, #8]
 80041dc:	b2ca      	uxtb	r2, r1
 80041de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	3301      	adds	r3, #1
 80041e4:	617b      	str	r3, [r7, #20]
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	dbf0      	blt.n	80041d0 <_read+0x12>
  }

  return len;
 80041ee:	687b      	ldr	r3, [r7, #4]
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3718      	adds	r7, #24
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004204:	2300      	movs	r3, #0
 8004206:	617b      	str	r3, [r7, #20]
 8004208:	e009      	b.n	800421e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	1c5a      	adds	r2, r3, #1
 800420e:	60ba      	str	r2, [r7, #8]
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	4618      	mov	r0, r3
 8004214:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	3301      	adds	r3, #1
 800421c:	617b      	str	r3, [r7, #20]
 800421e:	697a      	ldr	r2, [r7, #20]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	429a      	cmp	r2, r3
 8004224:	dbf1      	blt.n	800420a <_write+0x12>
  }
  return len;
 8004226:	687b      	ldr	r3, [r7, #4]
}
 8004228:	4618      	mov	r0, r3
 800422a:	3718      	adds	r7, #24
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <_close>:

int _close(int file)
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004238:	f04f 33ff 	mov.w	r3, #4294967295
}
 800423c:	4618      	mov	r0, r3
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004258:	605a      	str	r2, [r3, #4]
  return 0;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <_isatty>:

int _isatty(int file)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004270:	2301      	movs	r3, #1
}
 8004272:	4618      	mov	r0, r3
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr

0800427e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800427e:	b480      	push	{r7}
 8004280:	b085      	sub	sp, #20
 8004282:	af00      	add	r7, sp, #0
 8004284:	60f8      	str	r0, [r7, #12]
 8004286:	60b9      	str	r1, [r7, #8]
 8004288:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3714      	adds	r7, #20
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b086      	sub	sp, #24
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80042a0:	4a14      	ldr	r2, [pc, #80]	@ (80042f4 <_sbrk+0x5c>)
 80042a2:	4b15      	ldr	r3, [pc, #84]	@ (80042f8 <_sbrk+0x60>)
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80042ac:	4b13      	ldr	r3, [pc, #76]	@ (80042fc <_sbrk+0x64>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d102      	bne.n	80042ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80042b4:	4b11      	ldr	r3, [pc, #68]	@ (80042fc <_sbrk+0x64>)
 80042b6:	4a12      	ldr	r2, [pc, #72]	@ (8004300 <_sbrk+0x68>)
 80042b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042ba:	4b10      	ldr	r3, [pc, #64]	@ (80042fc <_sbrk+0x64>)
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4413      	add	r3, r2
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d207      	bcs.n	80042d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042c8:	f00c fe3e 	bl	8010f48 <__errno>
 80042cc:	4603      	mov	r3, r0
 80042ce:	220c      	movs	r2, #12
 80042d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042d2:	f04f 33ff 	mov.w	r3, #4294967295
 80042d6:	e009      	b.n	80042ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042d8:	4b08      	ldr	r3, [pc, #32]	@ (80042fc <_sbrk+0x64>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042de:	4b07      	ldr	r3, [pc, #28]	@ (80042fc <_sbrk+0x64>)
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4413      	add	r3, r2
 80042e6:	4a05      	ldr	r2, [pc, #20]	@ (80042fc <_sbrk+0x64>)
 80042e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 }
 80042ec:	4618      	mov	r0, r3
 80042ee:	3718      	adds	r7, #24
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	20040000 	.word	0x20040000
 80042f8:	00000400 	.word	0x00000400
 80042fc:	200008e8 	.word	0x200008e8
 8004300:	20002400 	.word	0x20002400

08004304 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004308:	4b06      	ldr	r3, [pc, #24]	@ (8004324 <SystemInit+0x20>)
 800430a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800430e:	4a05      	ldr	r2, [pc, #20]	@ (8004324 <SystemInit+0x20>)
 8004310:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004314:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004318:	bf00      	nop
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	e000ed00 	.word	0xe000ed00

08004328 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack      /* set stack pointer */
 8004328:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004360 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 800432c:	f7ff ffea 	bl	8004304 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004330:	480c      	ldr	r0, [pc, #48]	@ (8004364 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004332:	490d      	ldr	r1, [pc, #52]	@ (8004368 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004334:	4a0d      	ldr	r2, [pc, #52]	@ (800436c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004336:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004338:	e002      	b.n	8004340 <LoopCopyDataInit>

0800433a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800433a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800433c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800433e:	3304      	adds	r3, #4

08004340 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004340:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004342:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004344:	d3f9      	bcc.n	800433a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004346:	4a0a      	ldr	r2, [pc, #40]	@ (8004370 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004348:	4c0a      	ldr	r4, [pc, #40]	@ (8004374 <LoopFillZerobss+0x22>)
  movs r3, #0
 800434a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800434c:	e001      	b.n	8004352 <LoopFillZerobss>

0800434e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800434e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004350:	3204      	adds	r2, #4

08004352 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004352:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004354:	d3fb      	bcc.n	800434e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004356:	f00c fdfd 	bl	8010f54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800435a:	f7fe fda3 	bl	8002ea4 <main>
  bx  lr    
 800435e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004360:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8004364:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004368:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 800436c:	080148d8 	.word	0x080148d8
  ldr r2, =_sbss
 8004370:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 8004374:	200023fc 	.word	0x200023fc

08004378 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004378:	e7fe      	b.n	8004378 <ADC_IRQHandler>

0800437a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800437e:	2003      	movs	r0, #3
 8004380:	f000 fd82 	bl	8004e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004384:	200f      	movs	r0, #15
 8004386:	f000 f805 	bl	8004394 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800438a:	f7ff fabf 	bl	800390c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	bd80      	pop	{r7, pc}

08004394 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800439c:	4b12      	ldr	r3, [pc, #72]	@ (80043e8 <HAL_InitTick+0x54>)
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	4b12      	ldr	r3, [pc, #72]	@ (80043ec <HAL_InitTick+0x58>)
 80043a2:	781b      	ldrb	r3, [r3, #0]
 80043a4:	4619      	mov	r1, r3
 80043a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80043aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80043ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b2:	4618      	mov	r0, r3
 80043b4:	f000 fd9d 	bl	8004ef2 <HAL_SYSTICK_Config>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d001      	beq.n	80043c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e00e      	b.n	80043e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2b0f      	cmp	r3, #15
 80043c6:	d80a      	bhi.n	80043de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043c8:	2200      	movs	r2, #0
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	f04f 30ff 	mov.w	r0, #4294967295
 80043d0:	f000 fd65 	bl	8004e9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80043d4:	4a06      	ldr	r2, [pc, #24]	@ (80043f0 <HAL_InitTick+0x5c>)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80043da:	2300      	movs	r3, #0
 80043dc:	e000      	b.n	80043e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3708      	adds	r7, #8
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	20000000 	.word	0x20000000
 80043ec:	20000008 	.word	0x20000008
 80043f0:	20000004 	.word	0x20000004

080043f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043f4:	b480      	push	{r7}
 80043f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043f8:	4b06      	ldr	r3, [pc, #24]	@ (8004414 <HAL_IncTick+0x20>)
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	461a      	mov	r2, r3
 80043fe:	4b06      	ldr	r3, [pc, #24]	@ (8004418 <HAL_IncTick+0x24>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4413      	add	r3, r2
 8004404:	4a04      	ldr	r2, [pc, #16]	@ (8004418 <HAL_IncTick+0x24>)
 8004406:	6013      	str	r3, [r2, #0]
}
 8004408:	bf00      	nop
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop
 8004414:	20000008 	.word	0x20000008
 8004418:	200008ec 	.word	0x200008ec

0800441c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
  return uwTick;
 8004420:	4b03      	ldr	r3, [pc, #12]	@ (8004430 <HAL_GetTick+0x14>)
 8004422:	681b      	ldr	r3, [r3, #0]
}
 8004424:	4618      	mov	r0, r3
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	200008ec 	.word	0x200008ec

08004434 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800443c:	f7ff ffee 	bl	800441c <HAL_GetTick>
 8004440:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444c:	d005      	beq.n	800445a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800444e:	4b0a      	ldr	r3, [pc, #40]	@ (8004478 <HAL_Delay+0x44>)
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	461a      	mov	r2, r3
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	4413      	add	r3, r2
 8004458:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800445a:	bf00      	nop
 800445c:	f7ff ffde 	bl	800441c <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	429a      	cmp	r2, r3
 800446a:	d8f7      	bhi.n	800445c <HAL_Delay+0x28>
  {
  }
}
 800446c:	bf00      	nop
 800446e:	bf00      	nop
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	20000008 	.word	0x20000008

0800447c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004484:	2300      	movs	r3, #0
 8004486:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e031      	b.n	80044f6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004496:	2b00      	cmp	r3, #0
 8004498:	d109      	bne.n	80044ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f7ff fa5a 	bl	8003954 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b2:	f003 0310 	and.w	r3, r3, #16
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d116      	bne.n	80044e8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044be:	4b10      	ldr	r3, [pc, #64]	@ (8004500 <HAL_ADC_Init+0x84>)
 80044c0:	4013      	ands	r3, r2
 80044c2:	f043 0202 	orr.w	r2, r3, #2
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f000 fa90 	bl	80049f0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044da:	f023 0303 	bic.w	r3, r3, #3
 80044de:	f043 0201 	orr.w	r2, r3, #1
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80044e6:	e001      	b.n	80044ec <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80044f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3710      	adds	r7, #16
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	ffffeefd 	.word	0xffffeefd

08004504 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004510:	2300      	movs	r3, #0
 8004512:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t counter = 0;
 8004514:	2300      	movs	r3, #0
 8004516:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800451e:	2b01      	cmp	r3, #1
 8004520:	d101      	bne.n	8004526 <HAL_ADC_Start_DMA+0x22>
 8004522:	2302      	movs	r3, #2
 8004524:	e0d6      	b.n	80046d4 <HAL_ADC_Start_DMA+0x1d0>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2201      	movs	r2, #1
 800452a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f003 0301 	and.w	r3, r3, #1
 8004538:	2b01      	cmp	r3, #1
 800453a:	d018      	beq.n	800456e <HAL_ADC_Start_DMA+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689a      	ldr	r2, [r3, #8]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f042 0201 	orr.w	r2, r2, #1
 800454a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800454c:	4b63      	ldr	r3, [pc, #396]	@ (80046dc <HAL_ADC_Start_DMA+0x1d8>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a63      	ldr	r2, [pc, #396]	@ (80046e0 <HAL_ADC_Start_DMA+0x1dc>)
 8004552:	fba2 2303 	umull	r2, r3, r2, r3
 8004556:	0c9a      	lsrs	r2, r3, #18
 8004558:	4613      	mov	r3, r2
 800455a:	005b      	lsls	r3, r3, #1
 800455c:	4413      	add	r3, r2
 800455e:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 8004560:	e002      	b.n	8004568 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	3b01      	subs	r3, #1
 8004566:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1f9      	bne.n	8004562 <HAL_ADC_Start_DMA+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b01      	cmp	r3, #1
 800457a:	f040 809e 	bne.w	80046ba <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004582:	4b58      	ldr	r3, [pc, #352]	@ (80046e4 <HAL_ADC_Start_DMA+0x1e0>)
 8004584:	4013      	ands	r3, r2
 8004586:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004598:	2b00      	cmp	r3, #0
 800459a:	d007      	beq.n	80045ac <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80045a4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045b8:	d106      	bne.n	80045c8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045be:	f023 0206 	bic.w	r2, r3, #6
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	645a      	str	r2, [r3, #68]	@ 0x44
 80045c6:	e002      	b.n	80045ce <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045da:	4a43      	ldr	r2, [pc, #268]	@ (80046e8 <HAL_ADC_Start_DMA+0x1e4>)
 80045dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e2:	4a42      	ldr	r2, [pc, #264]	@ (80046ec <HAL_ADC_Start_DMA+0x1e8>)
 80045e4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ea:	4a41      	ldr	r2, [pc, #260]	@ (80046f0 <HAL_ADC_Start_DMA+0x1ec>)
 80045ec:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80045f6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	685a      	ldr	r2, [r3, #4]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8004606:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	689a      	ldr	r2, [r3, #8]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004616:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	334c      	adds	r3, #76	@ 0x4c
 8004622:	4619      	mov	r1, r3
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f000 fd96 	bl	8005158 <HAL_DMA_Start_IT>
 800462c:	4603      	mov	r3, r0
 800462e:	75fb      	strb	r3, [r7, #23]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8004630:	4b30      	ldr	r3, [pc, #192]	@ (80046f4 <HAL_ADC_Start_DMA+0x1f0>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f003 031f 	and.w	r3, r3, #31
 8004638:	2b00      	cmp	r3, #0
 800463a:	d10f      	bne.n	800465c <HAL_ADC_Start_DMA+0x158>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d143      	bne.n	80046d2 <HAL_ADC_Start_DMA+0x1ce>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	689a      	ldr	r2, [r3, #8]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004658:	609a      	str	r2, [r3, #8]
 800465a:	e03a      	b.n	80046d2 <HAL_ADC_Start_DMA+0x1ce>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a25      	ldr	r2, [pc, #148]	@ (80046f8 <HAL_ADC_Start_DMA+0x1f4>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d10e      	bne.n	8004684 <HAL_ADC_Start_DMA+0x180>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d107      	bne.n	8004684 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689a      	ldr	r2, [r3, #8]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004682:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8004684:	4b1b      	ldr	r3, [pc, #108]	@ (80046f4 <HAL_ADC_Start_DMA+0x1f0>)
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f003 0310 	and.w	r3, r3, #16
 800468c:	2b00      	cmp	r3, #0
 800468e:	d120      	bne.n	80046d2 <HAL_ADC_Start_DMA+0x1ce>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a19      	ldr	r2, [pc, #100]	@ (80046fc <HAL_ADC_Start_DMA+0x1f8>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d11b      	bne.n	80046d2 <HAL_ADC_Start_DMA+0x1ce>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d114      	bne.n	80046d2 <HAL_ADC_Start_DMA+0x1ce>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	689a      	ldr	r2, [r3, #8]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80046b6:	609a      	str	r2, [r3, #8]
 80046b8:	e00b      	b.n	80046d2 <HAL_ADC_Start_DMA+0x1ce>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046be:	f043 0210 	orr.w	r2, r3, #16
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ca:	f043 0201 	orr.w	r2, r3, #1
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return status;
 80046d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3718      	adds	r7, #24
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	20000000 	.word	0x20000000
 80046e0:	431bde83 	.word	0x431bde83
 80046e4:	fffff8fe 	.word	0xfffff8fe
 80046e8:	08004be5 	.word	0x08004be5
 80046ec:	08004c9f 	.word	0x08004c9f
 80046f0:	08004cbb 	.word	0x08004cbb
 80046f4:	40012300 	.word	0x40012300
 80046f8:	40012000 	.word	0x40012000
 80046fc:	40012200 	.word	0x40012200

08004700 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800473c:	b480      	push	{r7}
 800473e:	b085      	sub	sp, #20
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8004746:	2300      	movs	r3, #0
 8004748:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004750:	2b01      	cmp	r3, #1
 8004752:	d101      	bne.n	8004758 <HAL_ADC_ConfigChannel+0x1c>
 8004754:	2302      	movs	r3, #2
 8004756:	e13a      	b.n	80049ce <HAL_ADC_ConfigChannel+0x292>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2b09      	cmp	r3, #9
 8004766:	d93a      	bls.n	80047de <HAL_ADC_ConfigChannel+0xa2>
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004770:	d035      	beq.n	80047de <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68d9      	ldr	r1, [r3, #12]
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	b29b      	uxth	r3, r3
 800477e:	461a      	mov	r2, r3
 8004780:	4613      	mov	r3, r2
 8004782:	005b      	lsls	r3, r3, #1
 8004784:	4413      	add	r3, r2
 8004786:	3b1e      	subs	r3, #30
 8004788:	2207      	movs	r2, #7
 800478a:	fa02 f303 	lsl.w	r3, r2, r3
 800478e:	43da      	mvns	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	400a      	ands	r2, r1
 8004796:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a8f      	ldr	r2, [pc, #572]	@ (80049dc <HAL_ADC_ConfigChannel+0x2a0>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d10a      	bne.n	80047b8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68d9      	ldr	r1, [r3, #12]
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	061a      	lsls	r2, r3, #24
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	430a      	orrs	r2, r1
 80047b4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80047b6:	e039      	b.n	800482c <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68d9      	ldr	r1, [r3, #12]
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	689a      	ldr	r2, [r3, #8]
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	4618      	mov	r0, r3
 80047ca:	4603      	mov	r3, r0
 80047cc:	005b      	lsls	r3, r3, #1
 80047ce:	4403      	add	r3, r0
 80047d0:	3b1e      	subs	r3, #30
 80047d2:	409a      	lsls	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	430a      	orrs	r2, r1
 80047da:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80047dc:	e026      	b.n	800482c <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6919      	ldr	r1, [r3, #16]
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	461a      	mov	r2, r3
 80047ec:	4613      	mov	r3, r2
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	4413      	add	r3, r2
 80047f2:	f003 031f 	and.w	r3, r3, #31
 80047f6:	2207      	movs	r2, #7
 80047f8:	fa02 f303 	lsl.w	r3, r2, r3
 80047fc:	43da      	mvns	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	400a      	ands	r2, r1
 8004804:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	6919      	ldr	r1, [r3, #16]
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	689a      	ldr	r2, [r3, #8]
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	b29b      	uxth	r3, r3
 8004816:	4618      	mov	r0, r3
 8004818:	4603      	mov	r3, r0
 800481a:	005b      	lsls	r3, r3, #1
 800481c:	4403      	add	r3, r0
 800481e:	f003 031f 	and.w	r3, r3, #31
 8004822:	409a      	lsls	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	430a      	orrs	r2, r1
 800482a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	2b06      	cmp	r3, #6
 8004832:	d824      	bhi.n	800487e <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685a      	ldr	r2, [r3, #4]
 800483e:	4613      	mov	r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	4413      	add	r3, r2
 8004844:	3b05      	subs	r3, #5
 8004846:	221f      	movs	r2, #31
 8004848:	fa02 f303 	lsl.w	r3, r2, r3
 800484c:	43da      	mvns	r2, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	400a      	ands	r2, r1
 8004854:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	b29b      	uxth	r3, r3
 8004862:	4618      	mov	r0, r3
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	4613      	mov	r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	4413      	add	r3, r2
 800486e:	3b05      	subs	r3, #5
 8004870:	fa00 f203 	lsl.w	r2, r0, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	430a      	orrs	r2, r1
 800487a:	635a      	str	r2, [r3, #52]	@ 0x34
 800487c:	e04c      	b.n	8004918 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	2b0c      	cmp	r3, #12
 8004884:	d824      	bhi.n	80048d0 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	4613      	mov	r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	4413      	add	r3, r2
 8004896:	3b23      	subs	r3, #35	@ 0x23
 8004898:	221f      	movs	r2, #31
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	43da      	mvns	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	400a      	ands	r2, r1
 80048a6:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	4618      	mov	r0, r3
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685a      	ldr	r2, [r3, #4]
 80048ba:	4613      	mov	r3, r2
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	4413      	add	r3, r2
 80048c0:	3b23      	subs	r3, #35	@ 0x23
 80048c2:	fa00 f203 	lsl.w	r2, r0, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	430a      	orrs	r2, r1
 80048cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80048ce:	e023      	b.n	8004918 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	685a      	ldr	r2, [r3, #4]
 80048da:	4613      	mov	r3, r2
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	4413      	add	r3, r2
 80048e0:	3b41      	subs	r3, #65	@ 0x41
 80048e2:	221f      	movs	r2, #31
 80048e4:	fa02 f303 	lsl.w	r3, r2, r3
 80048e8:	43da      	mvns	r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	400a      	ands	r2, r1
 80048f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	4618      	mov	r0, r3
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	685a      	ldr	r2, [r3, #4]
 8004904:	4613      	mov	r3, r2
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	4413      	add	r3, r2
 800490a:	3b41      	subs	r3, #65	@ 0x41
 800490c:	fa00 f203 	lsl.w	r2, r0, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	430a      	orrs	r2, r1
 8004916:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a30      	ldr	r2, [pc, #192]	@ (80049e0 <HAL_ADC_ConfigChannel+0x2a4>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d10a      	bne.n	8004938 <HAL_ADC_ConfigChannel+0x1fc>
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800492a:	d105      	bne.n	8004938 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800492c:	4b2d      	ldr	r3, [pc, #180]	@ (80049e4 <HAL_ADC_ConfigChannel+0x2a8>)
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	4a2c      	ldr	r2, [pc, #176]	@ (80049e4 <HAL_ADC_ConfigChannel+0x2a8>)
 8004932:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004936:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a28      	ldr	r2, [pc, #160]	@ (80049e0 <HAL_ADC_ConfigChannel+0x2a4>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d10f      	bne.n	8004962 <HAL_ADC_ConfigChannel+0x226>
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2b12      	cmp	r3, #18
 8004948:	d10b      	bne.n	8004962 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800494a:	4b26      	ldr	r3, [pc, #152]	@ (80049e4 <HAL_ADC_ConfigChannel+0x2a8>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	4a25      	ldr	r2, [pc, #148]	@ (80049e4 <HAL_ADC_ConfigChannel+0x2a8>)
 8004950:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004954:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004956:	4b23      	ldr	r3, [pc, #140]	@ (80049e4 <HAL_ADC_ConfigChannel+0x2a8>)
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	4a22      	ldr	r2, [pc, #136]	@ (80049e4 <HAL_ADC_ConfigChannel+0x2a8>)
 800495c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004960:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a1e      	ldr	r2, [pc, #120]	@ (80049e0 <HAL_ADC_ConfigChannel+0x2a4>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d12b      	bne.n	80049c4 <HAL_ADC_ConfigChannel+0x288>
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a1a      	ldr	r2, [pc, #104]	@ (80049dc <HAL_ADC_ConfigChannel+0x2a0>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d003      	beq.n	800497e <HAL_ADC_ConfigChannel+0x242>
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	2b11      	cmp	r3, #17
 800497c:	d122      	bne.n	80049c4 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800497e:	4b19      	ldr	r3, [pc, #100]	@ (80049e4 <HAL_ADC_ConfigChannel+0x2a8>)
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	4a18      	ldr	r2, [pc, #96]	@ (80049e4 <HAL_ADC_ConfigChannel+0x2a8>)
 8004984:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004988:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800498a:	4b16      	ldr	r3, [pc, #88]	@ (80049e4 <HAL_ADC_ConfigChannel+0x2a8>)
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	4a15      	ldr	r2, [pc, #84]	@ (80049e4 <HAL_ADC_ConfigChannel+0x2a8>)
 8004990:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004994:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a10      	ldr	r2, [pc, #64]	@ (80049dc <HAL_ADC_ConfigChannel+0x2a0>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d111      	bne.n	80049c4 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80049a0:	4b11      	ldr	r3, [pc, #68]	@ (80049e8 <HAL_ADC_ConfigChannel+0x2ac>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a11      	ldr	r2, [pc, #68]	@ (80049ec <HAL_ADC_ConfigChannel+0x2b0>)
 80049a6:	fba2 2303 	umull	r2, r3, r2, r3
 80049aa:	0c9a      	lsrs	r2, r3, #18
 80049ac:	4613      	mov	r3, r2
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	4413      	add	r3, r2
 80049b2:	005b      	lsls	r3, r3, #1
 80049b4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80049b6:	e002      	b.n	80049be <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	3b01      	subs	r3, #1
 80049bc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1f9      	bne.n	80049b8 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3714      	adds	r7, #20
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	10000012 	.word	0x10000012
 80049e0:	40012000 	.word	0x40012000
 80049e4:	40012300 	.word	0x40012300
 80049e8:	20000000 	.word	0x20000000
 80049ec:	431bde83 	.word	0x431bde83

080049f0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80049f8:	4b78      	ldr	r3, [pc, #480]	@ (8004bdc <ADC_Init+0x1ec>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	4a77      	ldr	r2, [pc, #476]	@ (8004bdc <ADC_Init+0x1ec>)
 80049fe:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8004a02:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004a04:	4b75      	ldr	r3, [pc, #468]	@ (8004bdc <ADC_Init+0x1ec>)
 8004a06:	685a      	ldr	r2, [r3, #4]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	4973      	ldr	r1, [pc, #460]	@ (8004bdc <ADC_Init+0x1ec>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	6859      	ldr	r1, [r3, #4]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	691b      	ldr	r3, [r3, #16]
 8004a2c:	021a      	lsls	r2, r3, #8
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	430a      	orrs	r2, r1
 8004a34:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	685a      	ldr	r2, [r3, #4]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004a44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	6859      	ldr	r1, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	689a      	ldr	r2, [r3, #8]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	430a      	orrs	r2, r1
 8004a56:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	689a      	ldr	r2, [r3, #8]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	6899      	ldr	r1, [r3, #8]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	68da      	ldr	r2, [r3, #12]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a7e:	4a58      	ldr	r2, [pc, #352]	@ (8004be0 <ADC_Init+0x1f0>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d022      	beq.n	8004aca <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	689a      	ldr	r2, [r3, #8]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004a92:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6899      	ldr	r1, [r3, #8]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	689a      	ldr	r2, [r3, #8]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004ab4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6899      	ldr	r1, [r3, #8]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	609a      	str	r2, [r3, #8]
 8004ac8:	e00f      	b.n	8004aea <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	689a      	ldr	r2, [r3, #8]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004ad8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	689a      	ldr	r2, [r3, #8]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004ae8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	689a      	ldr	r2, [r3, #8]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 0202 	bic.w	r2, r2, #2
 8004af8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	6899      	ldr	r1, [r3, #8]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	005a      	lsls	r2, r3, #1
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d01b      	beq.n	8004b50 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	685a      	ldr	r2, [r3, #4]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b26:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685a      	ldr	r2, [r3, #4]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004b36:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	6859      	ldr	r1, [r3, #4]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b42:	3b01      	subs	r3, #1
 8004b44:	035a      	lsls	r2, r3, #13
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	605a      	str	r2, [r3, #4]
 8004b4e:	e007      	b.n	8004b60 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b5e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004b6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	69db      	ldr	r3, [r3, #28]
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	051a      	lsls	r2, r3, #20
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689a      	ldr	r2, [r3, #8]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004b94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6899      	ldr	r1, [r3, #8]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004ba2:	025a      	lsls	r2, r3, #9
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	689a      	ldr	r2, [r3, #8]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6899      	ldr	r1, [r3, #8]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	029a      	lsls	r2, r3, #10
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	609a      	str	r2, [r3, #8]
}
 8004bd0:	bf00      	nop
 8004bd2:	370c      	adds	r7, #12
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	40012300 	.word	0x40012300
 8004be0:	0f000001 	.word	0x0f000001

08004be4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d13c      	bne.n	8004c78 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c02:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d12b      	bne.n	8004c70 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d127      	bne.n	8004c70 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c26:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d006      	beq.n	8004c3c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d119      	bne.n	8004c70 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f022 0220 	bic.w	r2, r2, #32
 8004c4a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d105      	bne.n	8004c70 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c68:	f043 0201 	orr.w	r2, r3, #1
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004c70:	68f8      	ldr	r0, [r7, #12]
 8004c72:	f7ff fd45 	bl	8004700 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004c76:	e00e      	b.n	8004c96 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7c:	f003 0310 	and.w	r3, r3, #16
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d003      	beq.n	8004c8c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f7ff fd4f 	bl	8004728 <HAL_ADC_ErrorCallback>
}
 8004c8a:	e004      	b.n	8004c96 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	4798      	blx	r3
}
 8004c96:	bf00      	nop
 8004c98:	3710      	adds	r7, #16
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}

08004c9e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004c9e:	b580      	push	{r7, lr}
 8004ca0:	b084      	sub	sp, #16
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004caa:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f7ff fd31 	bl	8004714 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004cb2:	bf00      	nop
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004cba:	b580      	push	{r7, lr}
 8004cbc:	b084      	sub	sp, #16
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cc6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2240      	movs	r2, #64	@ 0x40
 8004ccc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd2:	f043 0204 	orr.w	r2, r3, #4
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f7ff fd24 	bl	8004728 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004ce0:	bf00      	nop
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f003 0307 	and.w	r3, r3, #7
 8004cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8004d28 <__NVIC_SetPriorityGrouping+0x40>)
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cfe:	68ba      	ldr	r2, [r7, #8]
 8004d00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d04:	4013      	ands	r3, r2
 8004d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004d10:	4b06      	ldr	r3, [pc, #24]	@ (8004d2c <__NVIC_SetPriorityGrouping+0x44>)
 8004d12:	4313      	orrs	r3, r2
 8004d14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d16:	4a04      	ldr	r2, [pc, #16]	@ (8004d28 <__NVIC_SetPriorityGrouping+0x40>)
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	60d3      	str	r3, [r2, #12]
}
 8004d1c:	bf00      	nop
 8004d1e:	3714      	adds	r7, #20
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr
 8004d28:	e000ed00 	.word	0xe000ed00
 8004d2c:	05fa0000 	.word	0x05fa0000

08004d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d34:	4b04      	ldr	r3, [pc, #16]	@ (8004d48 <__NVIC_GetPriorityGrouping+0x18>)
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	0a1b      	lsrs	r3, r3, #8
 8004d3a:	f003 0307 	and.w	r3, r3, #7
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	e000ed00 	.word	0xe000ed00

08004d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	4603      	mov	r3, r0
 8004d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	db0b      	blt.n	8004d76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d5e:	79fb      	ldrb	r3, [r7, #7]
 8004d60:	f003 021f 	and.w	r2, r3, #31
 8004d64:	4907      	ldr	r1, [pc, #28]	@ (8004d84 <__NVIC_EnableIRQ+0x38>)
 8004d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d6a:	095b      	lsrs	r3, r3, #5
 8004d6c:	2001      	movs	r0, #1
 8004d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8004d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004d76:	bf00      	nop
 8004d78:	370c      	adds	r7, #12
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	e000e100 	.word	0xe000e100

08004d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	4603      	mov	r3, r0
 8004d90:	6039      	str	r1, [r7, #0]
 8004d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	db0a      	blt.n	8004db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	b2da      	uxtb	r2, r3
 8004da0:	490c      	ldr	r1, [pc, #48]	@ (8004dd4 <__NVIC_SetPriority+0x4c>)
 8004da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004da6:	0112      	lsls	r2, r2, #4
 8004da8:	b2d2      	uxtb	r2, r2
 8004daa:	440b      	add	r3, r1
 8004dac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004db0:	e00a      	b.n	8004dc8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	b2da      	uxtb	r2, r3
 8004db6:	4908      	ldr	r1, [pc, #32]	@ (8004dd8 <__NVIC_SetPriority+0x50>)
 8004db8:	79fb      	ldrb	r3, [r7, #7]
 8004dba:	f003 030f 	and.w	r3, r3, #15
 8004dbe:	3b04      	subs	r3, #4
 8004dc0:	0112      	lsls	r2, r2, #4
 8004dc2:	b2d2      	uxtb	r2, r2
 8004dc4:	440b      	add	r3, r1
 8004dc6:	761a      	strb	r2, [r3, #24]
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr
 8004dd4:	e000e100 	.word	0xe000e100
 8004dd8:	e000ed00 	.word	0xe000ed00

08004ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b089      	sub	sp, #36	@ 0x24
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f003 0307 	and.w	r3, r3, #7
 8004dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	f1c3 0307 	rsb	r3, r3, #7
 8004df6:	2b04      	cmp	r3, #4
 8004df8:	bf28      	it	cs
 8004dfa:	2304      	movcs	r3, #4
 8004dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	3304      	adds	r3, #4
 8004e02:	2b06      	cmp	r3, #6
 8004e04:	d902      	bls.n	8004e0c <NVIC_EncodePriority+0x30>
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	3b03      	subs	r3, #3
 8004e0a:	e000      	b.n	8004e0e <NVIC_EncodePriority+0x32>
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e10:	f04f 32ff 	mov.w	r2, #4294967295
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1a:	43da      	mvns	r2, r3
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	401a      	ands	r2, r3
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e24:	f04f 31ff 	mov.w	r1, #4294967295
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e2e:	43d9      	mvns	r1, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e34:	4313      	orrs	r3, r2
         );
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3724      	adds	r7, #36	@ 0x24
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
	...

08004e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e54:	d301      	bcc.n	8004e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e56:	2301      	movs	r3, #1
 8004e58:	e00f      	b.n	8004e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8004e84 <SysTick_Config+0x40>)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e62:	210f      	movs	r1, #15
 8004e64:	f04f 30ff 	mov.w	r0, #4294967295
 8004e68:	f7ff ff8e 	bl	8004d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e6c:	4b05      	ldr	r3, [pc, #20]	@ (8004e84 <SysTick_Config+0x40>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e72:	4b04      	ldr	r3, [pc, #16]	@ (8004e84 <SysTick_Config+0x40>)
 8004e74:	2207      	movs	r2, #7
 8004e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3708      	adds	r7, #8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	e000e010 	.word	0xe000e010

08004e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f7ff ff29 	bl	8004ce8 <__NVIC_SetPriorityGrouping>
}
 8004e96:	bf00      	nop
 8004e98:	3708      	adds	r7, #8
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b086      	sub	sp, #24
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	60b9      	str	r1, [r7, #8]
 8004ea8:	607a      	str	r2, [r7, #4]
 8004eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004eac:	2300      	movs	r3, #0
 8004eae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004eb0:	f7ff ff3e 	bl	8004d30 <__NVIC_GetPriorityGrouping>
 8004eb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	68b9      	ldr	r1, [r7, #8]
 8004eba:	6978      	ldr	r0, [r7, #20]
 8004ebc:	f7ff ff8e 	bl	8004ddc <NVIC_EncodePriority>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ec6:	4611      	mov	r1, r2
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f7ff ff5d 	bl	8004d88 <__NVIC_SetPriority>
}
 8004ece:	bf00      	nop
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b082      	sub	sp, #8
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	4603      	mov	r3, r0
 8004ede:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7ff ff31 	bl	8004d4c <__NVIC_EnableIRQ>
}
 8004eea:	bf00      	nop
 8004eec:	3708      	adds	r7, #8
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ef2:	b580      	push	{r7, lr}
 8004ef4:	b082      	sub	sp, #8
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f7ff ffa2 	bl	8004e44 <SysTick_Config>
 8004f00:	4603      	mov	r3, r0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3708      	adds	r7, #8
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
	...

08004f0c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004f10:	f3bf 8f5f 	dmb	sy
}
 8004f14:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004f16:	4b07      	ldr	r3, [pc, #28]	@ (8004f34 <HAL_MPU_Disable+0x28>)
 8004f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1a:	4a06      	ldr	r2, [pc, #24]	@ (8004f34 <HAL_MPU_Disable+0x28>)
 8004f1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f20:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004f22:	4b05      	ldr	r3, [pc, #20]	@ (8004f38 <HAL_MPU_Disable+0x2c>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	605a      	str	r2, [r3, #4]
}
 8004f28:	bf00      	nop
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	e000ed00 	.word	0xe000ed00
 8004f38:	e000ed90 	.word	0xe000ed90

08004f3c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004f44:	4a0b      	ldr	r2, [pc, #44]	@ (8004f74 <HAL_MPU_Enable+0x38>)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f043 0301 	orr.w	r3, r3, #1
 8004f4c:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8004f78 <HAL_MPU_Enable+0x3c>)
 8004f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f52:	4a09      	ldr	r2, [pc, #36]	@ (8004f78 <HAL_MPU_Enable+0x3c>)
 8004f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f58:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004f5a:	f3bf 8f4f 	dsb	sy
}
 8004f5e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004f60:	f3bf 8f6f 	isb	sy
}
 8004f64:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004f66:	bf00      	nop
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	e000ed90 	.word	0xe000ed90
 8004f78:	e000ed00 	.word	0xe000ed00

08004f7c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	785a      	ldrb	r2, [r3, #1]
 8004f88:	4b1b      	ldr	r3, [pc, #108]	@ (8004ff8 <HAL_MPU_ConfigRegion+0x7c>)
 8004f8a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004f8c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ff8 <HAL_MPU_ConfigRegion+0x7c>)
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	4a19      	ldr	r2, [pc, #100]	@ (8004ff8 <HAL_MPU_ConfigRegion+0x7c>)
 8004f92:	f023 0301 	bic.w	r3, r3, #1
 8004f96:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004f98:	4a17      	ldr	r2, [pc, #92]	@ (8004ff8 <HAL_MPU_ConfigRegion+0x7c>)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	7b1b      	ldrb	r3, [r3, #12]
 8004fa4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	7adb      	ldrb	r3, [r3, #11]
 8004faa:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004fac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	7a9b      	ldrb	r3, [r3, #10]
 8004fb2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004fb4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	7b5b      	ldrb	r3, [r3, #13]
 8004fba:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004fbc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	7b9b      	ldrb	r3, [r3, #14]
 8004fc2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004fc4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	7bdb      	ldrb	r3, [r3, #15]
 8004fca:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004fcc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	7a5b      	ldrb	r3, [r3, #9]
 8004fd2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004fd4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	7a1b      	ldrb	r3, [r3, #8]
 8004fda:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004fdc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	7812      	ldrb	r2, [r2, #0]
 8004fe2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004fe4:	4a04      	ldr	r2, [pc, #16]	@ (8004ff8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004fe6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004fe8:	6113      	str	r3, [r2, #16]
}
 8004fea:	bf00      	nop
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	e000ed90 	.word	0xe000ed90

08004ffc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b086      	sub	sp, #24
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005004:	2300      	movs	r3, #0
 8005006:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005008:	f7ff fa08 	bl	800441c <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d101      	bne.n	8005018 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e099      	b.n	800514c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2202      	movs	r2, #2
 800501c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f022 0201 	bic.w	r2, r2, #1
 8005036:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005038:	e00f      	b.n	800505a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800503a:	f7ff f9ef 	bl	800441c <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b05      	cmp	r3, #5
 8005046:	d908      	bls.n	800505a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2220      	movs	r2, #32
 800504c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2203      	movs	r2, #3
 8005052:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e078      	b.n	800514c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0301 	and.w	r3, r3, #1
 8005064:	2b00      	cmp	r3, #0
 8005066:	d1e8      	bne.n	800503a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005070:	697a      	ldr	r2, [r7, #20]
 8005072:	4b38      	ldr	r3, [pc, #224]	@ (8005154 <HAL_DMA_Init+0x158>)
 8005074:	4013      	ands	r3, r2
 8005076:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685a      	ldr	r2, [r3, #4]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005086:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005092:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800509e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a1b      	ldr	r3, [r3, #32]
 80050a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b0:	2b04      	cmp	r3, #4
 80050b2:	d107      	bne.n	80050c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050bc:	4313      	orrs	r3, r2
 80050be:	697a      	ldr	r2, [r7, #20]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	695b      	ldr	r3, [r3, #20]
 80050d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	f023 0307 	bic.w	r3, r3, #7
 80050da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e0:	697a      	ldr	r2, [r7, #20]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ea:	2b04      	cmp	r3, #4
 80050ec:	d117      	bne.n	800511e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d00e      	beq.n	800511e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 fb15 	bl	8005730 <DMA_CheckFifoParam>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d008      	beq.n	800511e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2240      	movs	r2, #64	@ 0x40
 8005110:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800511a:	2301      	movs	r3, #1
 800511c:	e016      	b.n	800514c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	697a      	ldr	r2, [r7, #20]
 8005124:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 facc 	bl	80056c4 <DMA_CalcBaseAndBitshift>
 800512c:	4603      	mov	r3, r0
 800512e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005134:	223f      	movs	r2, #63	@ 0x3f
 8005136:	409a      	lsls	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800514a:	2300      	movs	r3, #0
}
 800514c:	4618      	mov	r0, r3
 800514e:	3718      	adds	r7, #24
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	e010803f 	.word	0xe010803f

08005158 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b086      	sub	sp, #24
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
 8005164:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005166:	2300      	movs	r3, #0
 8005168:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800516e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005176:	2b01      	cmp	r3, #1
 8005178:	d101      	bne.n	800517e <HAL_DMA_Start_IT+0x26>
 800517a:	2302      	movs	r3, #2
 800517c:	e048      	b.n	8005210 <HAL_DMA_Start_IT+0xb8>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2201      	movs	r2, #1
 8005182:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b01      	cmp	r3, #1
 8005190:	d137      	bne.n	8005202 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2202      	movs	r2, #2
 8005196:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	68b9      	ldr	r1, [r7, #8]
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	f000 fa5e 	bl	8005668 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051b0:	223f      	movs	r2, #63	@ 0x3f
 80051b2:	409a      	lsls	r2, r3
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f042 0216 	orr.w	r2, r2, #22
 80051c6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	695a      	ldr	r2, [r3, #20]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80051d6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d007      	beq.n	80051f0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f042 0208 	orr.w	r2, r2, #8
 80051ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f042 0201 	orr.w	r2, r2, #1
 80051fe:	601a      	str	r2, [r3, #0]
 8005200:	e005      	b.n	800520e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800520a:	2302      	movs	r3, #2
 800520c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800520e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005210:	4618      	mov	r0, r3
 8005212:	3718      	adds	r7, #24
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}

08005218 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005224:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005226:	f7ff f8f9 	bl	800441c <HAL_GetTick>
 800522a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005232:	b2db      	uxtb	r3, r3
 8005234:	2b02      	cmp	r3, #2
 8005236:	d008      	beq.n	800524a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2280      	movs	r2, #128	@ 0x80
 800523c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e052      	b.n	80052f0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 0216 	bic.w	r2, r2, #22
 8005258:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	695a      	ldr	r2, [r3, #20]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005268:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526e:	2b00      	cmp	r3, #0
 8005270:	d103      	bne.n	800527a <HAL_DMA_Abort+0x62>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005276:	2b00      	cmp	r3, #0
 8005278:	d007      	beq.n	800528a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f022 0208 	bic.w	r2, r2, #8
 8005288:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f022 0201 	bic.w	r2, r2, #1
 8005298:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800529a:	e013      	b.n	80052c4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800529c:	f7ff f8be 	bl	800441c <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	2b05      	cmp	r3, #5
 80052a8:	d90c      	bls.n	80052c4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2220      	movs	r2, #32
 80052ae:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2203      	movs	r2, #3
 80052b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e015      	b.n	80052f0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0301 	and.w	r3, r3, #1
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1e4      	bne.n	800529c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052d6:	223f      	movs	r2, #63	@ 0x3f
 80052d8:	409a      	lsls	r2, r3
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3710      	adds	r7, #16
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005306:	b2db      	uxtb	r3, r3
 8005308:	2b02      	cmp	r3, #2
 800530a:	d004      	beq.n	8005316 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2280      	movs	r2, #128	@ 0x80
 8005310:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e00c      	b.n	8005330 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2205      	movs	r2, #5
 800531a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f022 0201 	bic.w	r2, r2, #1
 800532c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b086      	sub	sp, #24
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8005344:	2300      	movs	r3, #0
 8005346:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8005348:	4b8e      	ldr	r3, [pc, #568]	@ (8005584 <HAL_DMA_IRQHandler+0x248>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a8e      	ldr	r2, [pc, #568]	@ (8005588 <HAL_DMA_IRQHandler+0x24c>)
 800534e:	fba2 2303 	umull	r2, r3, r2, r3
 8005352:	0a9b      	lsrs	r3, r3, #10
 8005354:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800535a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005366:	2208      	movs	r2, #8
 8005368:	409a      	lsls	r2, r3
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	4013      	ands	r3, r2
 800536e:	2b00      	cmp	r3, #0
 8005370:	d01a      	beq.n	80053a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f003 0304 	and.w	r3, r3, #4
 800537c:	2b00      	cmp	r3, #0
 800537e:	d013      	beq.n	80053a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0204 	bic.w	r2, r2, #4
 800538e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005394:	2208      	movs	r2, #8
 8005396:	409a      	lsls	r2, r3
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a0:	f043 0201 	orr.w	r2, r3, #1
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ac:	2201      	movs	r2, #1
 80053ae:	409a      	lsls	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	4013      	ands	r3, r2
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d012      	beq.n	80053de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	695b      	ldr	r3, [r3, #20]
 80053be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00b      	beq.n	80053de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ca:	2201      	movs	r2, #1
 80053cc:	409a      	lsls	r2, r3
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053d6:	f043 0202 	orr.w	r2, r3, #2
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053e2:	2204      	movs	r2, #4
 80053e4:	409a      	lsls	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	4013      	ands	r3, r2
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d012      	beq.n	8005414 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 0302 	and.w	r3, r3, #2
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d00b      	beq.n	8005414 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005400:	2204      	movs	r2, #4
 8005402:	409a      	lsls	r2, r3
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800540c:	f043 0204 	orr.w	r2, r3, #4
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005418:	2210      	movs	r2, #16
 800541a:	409a      	lsls	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	4013      	ands	r3, r2
 8005420:	2b00      	cmp	r3, #0
 8005422:	d043      	beq.n	80054ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0308 	and.w	r3, r3, #8
 800542e:	2b00      	cmp	r3, #0
 8005430:	d03c      	beq.n	80054ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005436:	2210      	movs	r2, #16
 8005438:	409a      	lsls	r2, r3
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d018      	beq.n	800547e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d108      	bne.n	800546c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545e:	2b00      	cmp	r3, #0
 8005460:	d024      	beq.n	80054ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	4798      	blx	r3
 800546a:	e01f      	b.n	80054ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005470:	2b00      	cmp	r3, #0
 8005472:	d01b      	beq.n	80054ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	4798      	blx	r3
 800547c:	e016      	b.n	80054ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005488:	2b00      	cmp	r3, #0
 800548a:	d107      	bne.n	800549c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f022 0208 	bic.w	r2, r2, #8
 800549a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d003      	beq.n	80054ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054b0:	2220      	movs	r2, #32
 80054b2:	409a      	lsls	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	4013      	ands	r3, r2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f000 808f 	beq.w	80055dc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0310 	and.w	r3, r3, #16
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 8087 	beq.w	80055dc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054d2:	2220      	movs	r2, #32
 80054d4:	409a      	lsls	r2, r3
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b05      	cmp	r3, #5
 80054e4:	d136      	bne.n	8005554 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f022 0216 	bic.w	r2, r2, #22
 80054f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	695a      	ldr	r2, [r3, #20]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005504:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550a:	2b00      	cmp	r3, #0
 800550c:	d103      	bne.n	8005516 <HAL_DMA_IRQHandler+0x1da>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005512:	2b00      	cmp	r3, #0
 8005514:	d007      	beq.n	8005526 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f022 0208 	bic.w	r2, r2, #8
 8005524:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800552a:	223f      	movs	r2, #63	@ 0x3f
 800552c:	409a      	lsls	r2, r3
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2201      	movs	r2, #1
 8005536:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005546:	2b00      	cmp	r3, #0
 8005548:	d07e      	beq.n	8005648 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	4798      	blx	r3
        }
        return;
 8005552:	e079      	b.n	8005648 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d01d      	beq.n	800559e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d10d      	bne.n	800558c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005574:	2b00      	cmp	r3, #0
 8005576:	d031      	beq.n	80055dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	4798      	blx	r3
 8005580:	e02c      	b.n	80055dc <HAL_DMA_IRQHandler+0x2a0>
 8005582:	bf00      	nop
 8005584:	20000000 	.word	0x20000000
 8005588:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005590:	2b00      	cmp	r3, #0
 8005592:	d023      	beq.n	80055dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	4798      	blx	r3
 800559c:	e01e      	b.n	80055dc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10f      	bne.n	80055cc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f022 0210 	bic.w	r2, r2, #16
 80055ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d003      	beq.n	80055dc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d032      	beq.n	800564a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055e8:	f003 0301 	and.w	r3, r3, #1
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d022      	beq.n	8005636 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2205      	movs	r2, #5
 80055f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f022 0201 	bic.w	r2, r2, #1
 8005606:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	3301      	adds	r3, #1
 800560c:	60bb      	str	r3, [r7, #8]
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	429a      	cmp	r2, r3
 8005612:	d307      	bcc.n	8005624 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0301 	and.w	r3, r3, #1
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1f2      	bne.n	8005608 <HAL_DMA_IRQHandler+0x2cc>
 8005622:	e000      	b.n	8005626 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005624:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800563a:	2b00      	cmp	r3, #0
 800563c:	d005      	beq.n	800564a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	4798      	blx	r3
 8005646:	e000      	b.n	800564a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005648:	bf00      	nop
    }
  }
}
 800564a:	3718      	adds	r7, #24
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800565c:	4618      	mov	r0, r3
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005668:	b480      	push	{r7}
 800566a:	b085      	sub	sp, #20
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
 8005674:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005684:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	2b40      	cmp	r3, #64	@ 0x40
 8005694:	d108      	bne.n	80056a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80056a6:	e007      	b.n	80056b8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68ba      	ldr	r2, [r7, #8]
 80056ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	60da      	str	r2, [r3, #12]
}
 80056b8:	bf00      	nop
 80056ba:	3714      	adds	r7, #20
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	3b10      	subs	r3, #16
 80056d4:	4a13      	ldr	r2, [pc, #76]	@ (8005724 <DMA_CalcBaseAndBitshift+0x60>)
 80056d6:	fba2 2303 	umull	r2, r3, r2, r3
 80056da:	091b      	lsrs	r3, r3, #4
 80056dc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80056de:	4a12      	ldr	r2, [pc, #72]	@ (8005728 <DMA_CalcBaseAndBitshift+0x64>)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	4413      	add	r3, r2
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	461a      	mov	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2b03      	cmp	r3, #3
 80056f0:	d908      	bls.n	8005704 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	461a      	mov	r2, r3
 80056f8:	4b0c      	ldr	r3, [pc, #48]	@ (800572c <DMA_CalcBaseAndBitshift+0x68>)
 80056fa:	4013      	ands	r3, r2
 80056fc:	1d1a      	adds	r2, r3, #4
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	659a      	str	r2, [r3, #88]	@ 0x58
 8005702:	e006      	b.n	8005712 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	461a      	mov	r2, r3
 800570a:	4b08      	ldr	r3, [pc, #32]	@ (800572c <DMA_CalcBaseAndBitshift+0x68>)
 800570c:	4013      	ands	r3, r2
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005716:	4618      	mov	r0, r3
 8005718:	3714      	adds	r7, #20
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	aaaaaaab 	.word	0xaaaaaaab
 8005728:	0801412c 	.word	0x0801412c
 800572c:	fffffc00 	.word	0xfffffc00

08005730 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005730:	b480      	push	{r7}
 8005732:	b085      	sub	sp, #20
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005738:	2300      	movs	r3, #0
 800573a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005740:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	699b      	ldr	r3, [r3, #24]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d11f      	bne.n	800578a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	2b03      	cmp	r3, #3
 800574e:	d856      	bhi.n	80057fe <DMA_CheckFifoParam+0xce>
 8005750:	a201      	add	r2, pc, #4	@ (adr r2, 8005758 <DMA_CheckFifoParam+0x28>)
 8005752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005756:	bf00      	nop
 8005758:	08005769 	.word	0x08005769
 800575c:	0800577b 	.word	0x0800577b
 8005760:	08005769 	.word	0x08005769
 8005764:	080057ff 	.word	0x080057ff
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005770:	2b00      	cmp	r3, #0
 8005772:	d046      	beq.n	8005802 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005778:	e043      	b.n	8005802 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800577e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005782:	d140      	bne.n	8005806 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005788:	e03d      	b.n	8005806 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005792:	d121      	bne.n	80057d8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	2b03      	cmp	r3, #3
 8005798:	d837      	bhi.n	800580a <DMA_CheckFifoParam+0xda>
 800579a:	a201      	add	r2, pc, #4	@ (adr r2, 80057a0 <DMA_CheckFifoParam+0x70>)
 800579c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057a0:	080057b1 	.word	0x080057b1
 80057a4:	080057b7 	.word	0x080057b7
 80057a8:	080057b1 	.word	0x080057b1
 80057ac:	080057c9 	.word	0x080057c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	73fb      	strb	r3, [r7, #15]
      break;
 80057b4:	e030      	b.n	8005818 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d025      	beq.n	800580e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057c6:	e022      	b.n	800580e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057cc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80057d0:	d11f      	bne.n	8005812 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80057d6:	e01c      	b.n	8005812 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d903      	bls.n	80057e6 <DMA_CheckFifoParam+0xb6>
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	2b03      	cmp	r3, #3
 80057e2:	d003      	beq.n	80057ec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80057e4:	e018      	b.n	8005818 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	73fb      	strb	r3, [r7, #15]
      break;
 80057ea:	e015      	b.n	8005818 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00e      	beq.n	8005816 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	73fb      	strb	r3, [r7, #15]
      break;
 80057fc:	e00b      	b.n	8005816 <DMA_CheckFifoParam+0xe6>
      break;
 80057fe:	bf00      	nop
 8005800:	e00a      	b.n	8005818 <DMA_CheckFifoParam+0xe8>
      break;
 8005802:	bf00      	nop
 8005804:	e008      	b.n	8005818 <DMA_CheckFifoParam+0xe8>
      break;
 8005806:	bf00      	nop
 8005808:	e006      	b.n	8005818 <DMA_CheckFifoParam+0xe8>
      break;
 800580a:	bf00      	nop
 800580c:	e004      	b.n	8005818 <DMA_CheckFifoParam+0xe8>
      break;
 800580e:	bf00      	nop
 8005810:	e002      	b.n	8005818 <DMA_CheckFifoParam+0xe8>
      break;   
 8005812:	bf00      	nop
 8005814:	e000      	b.n	8005818 <DMA_CheckFifoParam+0xe8>
      break;
 8005816:	bf00      	nop
    }
  } 
  
  return status; 
 8005818:	7bfb      	ldrb	r3, [r7, #15]
}
 800581a:	4618      	mov	r0, r3
 800581c:	3714      	adds	r7, #20
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop

08005828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005828:	b480      	push	{r7}
 800582a:	b089      	sub	sp, #36	@ 0x24
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005832:	2300      	movs	r3, #0
 8005834:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005836:	2300      	movs	r3, #0
 8005838:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800583a:	2300      	movs	r3, #0
 800583c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800583e:	2300      	movs	r3, #0
 8005840:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005842:	2300      	movs	r3, #0
 8005844:	61fb      	str	r3, [r7, #28]
 8005846:	e169      	b.n	8005b1c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005848:	2201      	movs	r2, #1
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	fa02 f303 	lsl.w	r3, r2, r3
 8005850:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	4013      	ands	r3, r2
 800585a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800585c:	693a      	ldr	r2, [r7, #16]
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	429a      	cmp	r2, r3
 8005862:	f040 8158 	bne.w	8005b16 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	2b01      	cmp	r3, #1
 8005870:	d005      	beq.n	800587e <HAL_GPIO_Init+0x56>
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f003 0303 	and.w	r3, r3, #3
 800587a:	2b02      	cmp	r3, #2
 800587c:	d130      	bne.n	80058e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005884:	69fb      	ldr	r3, [r7, #28]
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	2203      	movs	r2, #3
 800588a:	fa02 f303 	lsl.w	r3, r2, r3
 800588e:	43db      	mvns	r3, r3
 8005890:	69ba      	ldr	r2, [r7, #24]
 8005892:	4013      	ands	r3, r2
 8005894:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	68da      	ldr	r2, [r3, #12]
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	005b      	lsls	r3, r3, #1
 800589e:	fa02 f303 	lsl.w	r3, r2, r3
 80058a2:	69ba      	ldr	r2, [r7, #24]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	69ba      	ldr	r2, [r7, #24]
 80058ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058b4:	2201      	movs	r2, #1
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	fa02 f303 	lsl.w	r3, r2, r3
 80058bc:	43db      	mvns	r3, r3
 80058be:	69ba      	ldr	r2, [r7, #24]
 80058c0:	4013      	ands	r3, r2
 80058c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	091b      	lsrs	r3, r3, #4
 80058ca:	f003 0201 	and.w	r2, r3, #1
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	fa02 f303 	lsl.w	r3, r2, r3
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	4313      	orrs	r3, r2
 80058d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	69ba      	ldr	r2, [r7, #24]
 80058de:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	f003 0303 	and.w	r3, r3, #3
 80058e8:	2b03      	cmp	r3, #3
 80058ea:	d017      	beq.n	800591c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	2203      	movs	r2, #3
 80058f8:	fa02 f303 	lsl.w	r3, r2, r3
 80058fc:	43db      	mvns	r3, r3
 80058fe:	69ba      	ldr	r2, [r7, #24]
 8005900:	4013      	ands	r3, r2
 8005902:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	689a      	ldr	r2, [r3, #8]
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	005b      	lsls	r3, r3, #1
 800590c:	fa02 f303 	lsl.w	r3, r2, r3
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	4313      	orrs	r3, r2
 8005914:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	69ba      	ldr	r2, [r7, #24]
 800591a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f003 0303 	and.w	r3, r3, #3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d123      	bne.n	8005970 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	08da      	lsrs	r2, r3, #3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	3208      	adds	r2, #8
 8005930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005934:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	f003 0307 	and.w	r3, r3, #7
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	220f      	movs	r2, #15
 8005940:	fa02 f303 	lsl.w	r3, r2, r3
 8005944:	43db      	mvns	r3, r3
 8005946:	69ba      	ldr	r2, [r7, #24]
 8005948:	4013      	ands	r3, r2
 800594a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	691a      	ldr	r2, [r3, #16]
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	fa02 f303 	lsl.w	r3, r2, r3
 800595c:	69ba      	ldr	r2, [r7, #24]
 800595e:	4313      	orrs	r3, r2
 8005960:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	08da      	lsrs	r2, r3, #3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	3208      	adds	r2, #8
 800596a:	69b9      	ldr	r1, [r7, #24]
 800596c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	005b      	lsls	r3, r3, #1
 800597a:	2203      	movs	r2, #3
 800597c:	fa02 f303 	lsl.w	r3, r2, r3
 8005980:	43db      	mvns	r3, r3
 8005982:	69ba      	ldr	r2, [r7, #24]
 8005984:	4013      	ands	r3, r2
 8005986:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f003 0203 	and.w	r2, r3, #3
 8005990:	69fb      	ldr	r3, [r7, #28]
 8005992:	005b      	lsls	r3, r3, #1
 8005994:	fa02 f303 	lsl.w	r3, r2, r3
 8005998:	69ba      	ldr	r2, [r7, #24]
 800599a:	4313      	orrs	r3, r2
 800599c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	69ba      	ldr	r2, [r7, #24]
 80059a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	f000 80b2 	beq.w	8005b16 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059b2:	4b60      	ldr	r3, [pc, #384]	@ (8005b34 <HAL_GPIO_Init+0x30c>)
 80059b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059b6:	4a5f      	ldr	r2, [pc, #380]	@ (8005b34 <HAL_GPIO_Init+0x30c>)
 80059b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80059bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80059be:	4b5d      	ldr	r3, [pc, #372]	@ (8005b34 <HAL_GPIO_Init+0x30c>)
 80059c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059c6:	60fb      	str	r3, [r7, #12]
 80059c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80059ca:	4a5b      	ldr	r2, [pc, #364]	@ (8005b38 <HAL_GPIO_Init+0x310>)
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	089b      	lsrs	r3, r3, #2
 80059d0:	3302      	adds	r3, #2
 80059d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	f003 0303 	and.w	r3, r3, #3
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	220f      	movs	r2, #15
 80059e2:	fa02 f303 	lsl.w	r3, r2, r3
 80059e6:	43db      	mvns	r3, r3
 80059e8:	69ba      	ldr	r2, [r7, #24]
 80059ea:	4013      	ands	r3, r2
 80059ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a52      	ldr	r2, [pc, #328]	@ (8005b3c <HAL_GPIO_Init+0x314>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d02b      	beq.n	8005a4e <HAL_GPIO_Init+0x226>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a51      	ldr	r2, [pc, #324]	@ (8005b40 <HAL_GPIO_Init+0x318>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d025      	beq.n	8005a4a <HAL_GPIO_Init+0x222>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a50      	ldr	r2, [pc, #320]	@ (8005b44 <HAL_GPIO_Init+0x31c>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d01f      	beq.n	8005a46 <HAL_GPIO_Init+0x21e>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a4f      	ldr	r2, [pc, #316]	@ (8005b48 <HAL_GPIO_Init+0x320>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d019      	beq.n	8005a42 <HAL_GPIO_Init+0x21a>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a4e      	ldr	r2, [pc, #312]	@ (8005b4c <HAL_GPIO_Init+0x324>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d013      	beq.n	8005a3e <HAL_GPIO_Init+0x216>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a4d      	ldr	r2, [pc, #308]	@ (8005b50 <HAL_GPIO_Init+0x328>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d00d      	beq.n	8005a3a <HAL_GPIO_Init+0x212>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a4c      	ldr	r2, [pc, #304]	@ (8005b54 <HAL_GPIO_Init+0x32c>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d007      	beq.n	8005a36 <HAL_GPIO_Init+0x20e>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a4b      	ldr	r2, [pc, #300]	@ (8005b58 <HAL_GPIO_Init+0x330>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d101      	bne.n	8005a32 <HAL_GPIO_Init+0x20a>
 8005a2e:	2307      	movs	r3, #7
 8005a30:	e00e      	b.n	8005a50 <HAL_GPIO_Init+0x228>
 8005a32:	2308      	movs	r3, #8
 8005a34:	e00c      	b.n	8005a50 <HAL_GPIO_Init+0x228>
 8005a36:	2306      	movs	r3, #6
 8005a38:	e00a      	b.n	8005a50 <HAL_GPIO_Init+0x228>
 8005a3a:	2305      	movs	r3, #5
 8005a3c:	e008      	b.n	8005a50 <HAL_GPIO_Init+0x228>
 8005a3e:	2304      	movs	r3, #4
 8005a40:	e006      	b.n	8005a50 <HAL_GPIO_Init+0x228>
 8005a42:	2303      	movs	r3, #3
 8005a44:	e004      	b.n	8005a50 <HAL_GPIO_Init+0x228>
 8005a46:	2302      	movs	r3, #2
 8005a48:	e002      	b.n	8005a50 <HAL_GPIO_Init+0x228>
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e000      	b.n	8005a50 <HAL_GPIO_Init+0x228>
 8005a4e:	2300      	movs	r3, #0
 8005a50:	69fa      	ldr	r2, [r7, #28]
 8005a52:	f002 0203 	and.w	r2, r2, #3
 8005a56:	0092      	lsls	r2, r2, #2
 8005a58:	4093      	lsls	r3, r2
 8005a5a:	69ba      	ldr	r2, [r7, #24]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005a60:	4935      	ldr	r1, [pc, #212]	@ (8005b38 <HAL_GPIO_Init+0x310>)
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	089b      	lsrs	r3, r3, #2
 8005a66:	3302      	adds	r3, #2
 8005a68:	69ba      	ldr	r2, [r7, #24]
 8005a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005a6e:	4b3b      	ldr	r3, [pc, #236]	@ (8005b5c <HAL_GPIO_Init+0x334>)
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	43db      	mvns	r3, r3
 8005a78:	69ba      	ldr	r2, [r7, #24]
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d003      	beq.n	8005a92 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005a8a:	69ba      	ldr	r2, [r7, #24]
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005a92:	4a32      	ldr	r2, [pc, #200]	@ (8005b5c <HAL_GPIO_Init+0x334>)
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005a98:	4b30      	ldr	r3, [pc, #192]	@ (8005b5c <HAL_GPIO_Init+0x334>)
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	69ba      	ldr	r2, [r7, #24]
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d003      	beq.n	8005abc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005ab4:	69ba      	ldr	r2, [r7, #24]
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005abc:	4a27      	ldr	r2, [pc, #156]	@ (8005b5c <HAL_GPIO_Init+0x334>)
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005ac2:	4b26      	ldr	r3, [pc, #152]	@ (8005b5c <HAL_GPIO_Init+0x334>)
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	43db      	mvns	r3, r3
 8005acc:	69ba      	ldr	r2, [r7, #24]
 8005ace:	4013      	ands	r3, r2
 8005ad0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d003      	beq.n	8005ae6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005ade:	69ba      	ldr	r2, [r7, #24]
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005ae6:	4a1d      	ldr	r2, [pc, #116]	@ (8005b5c <HAL_GPIO_Init+0x334>)
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005aec:	4b1b      	ldr	r3, [pc, #108]	@ (8005b5c <HAL_GPIO_Init+0x334>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	43db      	mvns	r3, r3
 8005af6:	69ba      	ldr	r2, [r7, #24]
 8005af8:	4013      	ands	r3, r2
 8005afa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d003      	beq.n	8005b10 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005b08:	69ba      	ldr	r2, [r7, #24]
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b10:	4a12      	ldr	r2, [pc, #72]	@ (8005b5c <HAL_GPIO_Init+0x334>)
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	61fb      	str	r3, [r7, #28]
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	2b0f      	cmp	r3, #15
 8005b20:	f67f ae92 	bls.w	8005848 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005b24:	bf00      	nop
 8005b26:	bf00      	nop
 8005b28:	3724      	adds	r7, #36	@ 0x24
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr
 8005b32:	bf00      	nop
 8005b34:	40023800 	.word	0x40023800
 8005b38:	40013800 	.word	0x40013800
 8005b3c:	40020000 	.word	0x40020000
 8005b40:	40020400 	.word	0x40020400
 8005b44:	40020800 	.word	0x40020800
 8005b48:	40020c00 	.word	0x40020c00
 8005b4c:	40021000 	.word	0x40021000
 8005b50:	40021400 	.word	0x40021400
 8005b54:	40021800 	.word	0x40021800
 8005b58:	40021c00 	.word	0x40021c00
 8005b5c:	40013c00 	.word	0x40013c00

08005b60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	460b      	mov	r3, r1
 8005b6a:	807b      	strh	r3, [r7, #2]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b70:	787b      	ldrb	r3, [r7, #1]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b76:	887a      	ldrh	r2, [r7, #2]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005b7c:	e003      	b.n	8005b86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005b7e:	887b      	ldrh	r3, [r7, #2]
 8005b80:	041a      	lsls	r2, r3, #16
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	619a      	str	r2, [r3, #24]
}
 8005b86:	bf00      	nop
 8005b88:	370c      	adds	r7, #12
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr

08005b92 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b92:	b480      	push	{r7}
 8005b94:	b085      	sub	sp, #20
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	6078      	str	r0, [r7, #4]
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005ba4:	887a      	ldrh	r2, [r7, #2]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	4013      	ands	r3, r2
 8005baa:	041a      	lsls	r2, r3, #16
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	43d9      	mvns	r1, r3
 8005bb0:	887b      	ldrh	r3, [r7, #2]
 8005bb2:	400b      	ands	r3, r1
 8005bb4:	431a      	orrs	r2, r3
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	619a      	str	r2, [r3, #24]
}
 8005bba:	bf00      	nop
 8005bbc:	3714      	adds	r7, #20
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
	...

08005bc8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	4603      	mov	r3, r0
 8005bd0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005bd2:	4b08      	ldr	r3, [pc, #32]	@ (8005bf4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bd4:	695a      	ldr	r2, [r3, #20]
 8005bd6:	88fb      	ldrh	r3, [r7, #6]
 8005bd8:	4013      	ands	r3, r2
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d006      	beq.n	8005bec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005bde:	4a05      	ldr	r2, [pc, #20]	@ (8005bf4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005be0:	88fb      	ldrh	r3, [r7, #6]
 8005be2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005be4:	88fb      	ldrh	r3, [r7, #6]
 8005be6:	4618      	mov	r0, r3
 8005be8:	f7fd f926 	bl	8002e38 <HAL_GPIO_EXTI_Callback>
  }
}
 8005bec:	bf00      	nop
 8005bee:	3708      	adds	r7, #8
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	40013c00 	.word	0x40013c00

08005bf8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e08b      	b.n	8005d22 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d106      	bne.n	8005c24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f7fd ff0c 	bl	8003a3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2224      	movs	r2, #36	@ 0x24
 8005c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f022 0201 	bic.w	r2, r2, #1
 8005c3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005c48:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	689a      	ldr	r2, [r3, #8]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c58:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d107      	bne.n	8005c72 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c6e:	609a      	str	r2, [r3, #8]
 8005c70:	e006      	b.n	8005c80 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	689a      	ldr	r2, [r3, #8]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005c7e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d108      	bne.n	8005c9a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	685a      	ldr	r2, [r3, #4]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c96:	605a      	str	r2, [r3, #4]
 8005c98:	e007      	b.n	8005caa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	685a      	ldr	r2, [r3, #4]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ca8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	6859      	ldr	r1, [r3, #4]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8005d2c <HAL_I2C_Init+0x134>)
 8005cb6:	430b      	orrs	r3, r1
 8005cb8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68da      	ldr	r2, [r3, #12]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005cc8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	691a      	ldr	r2, [r3, #16]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	69d9      	ldr	r1, [r3, #28]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6a1a      	ldr	r2, [r3, #32]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	430a      	orrs	r2, r1
 8005cf2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f042 0201 	orr.w	r2, r2, #1
 8005d02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2220      	movs	r2, #32
 8005d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005d20:	2300      	movs	r3, #0
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3708      	adds	r7, #8
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}
 8005d2a:	bf00      	nop
 8005d2c:	02008000 	.word	0x02008000

08005d30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b20      	cmp	r3, #32
 8005d44:	d138      	bne.n	8005db8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d101      	bne.n	8005d54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005d50:	2302      	movs	r3, #2
 8005d52:	e032      	b.n	8005dba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2224      	movs	r2, #36	@ 0x24
 8005d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 0201 	bic.w	r2, r2, #1
 8005d72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005d82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	6819      	ldr	r1, [r3, #0]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	683a      	ldr	r2, [r7, #0]
 8005d90:	430a      	orrs	r2, r1
 8005d92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f042 0201 	orr.w	r2, r2, #1
 8005da2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2220      	movs	r2, #32
 8005da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005db4:	2300      	movs	r3, #0
 8005db6:	e000      	b.n	8005dba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005db8:	2302      	movs	r3, #2
  }
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	370c      	adds	r7, #12
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr

08005dc6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005dc6:	b480      	push	{r7}
 8005dc8:	b085      	sub	sp, #20
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
 8005dce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b20      	cmp	r3, #32
 8005dda:	d139      	bne.n	8005e50 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d101      	bne.n	8005dea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005de6:	2302      	movs	r3, #2
 8005de8:	e033      	b.n	8005e52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2224      	movs	r2, #36	@ 0x24
 8005df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 0201 	bic.w	r2, r2, #1
 8005e08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005e18:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	021b      	lsls	r3, r3, #8
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f042 0201 	orr.w	r2, r2, #1
 8005e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2220      	movs	r2, #32
 8005e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	e000      	b.n	8005e52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005e50:	2302      	movs	r3, #2
  }
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3714      	adds	r7, #20
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr

08005e5e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005e5e:	b580      	push	{r7, lr}
 8005e60:	b086      	sub	sp, #24
 8005e62:	af02      	add	r7, sp, #8
 8005e64:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d101      	bne.n	8005e70 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e108      	b.n	8006082 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d106      	bne.n	8005e90 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f009 fe4c 	bl	800fb28 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2203      	movs	r2, #3
 8005e94:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e9e:	d102      	bne.n	8005ea6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f006 f9bf 	bl	800c22e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6818      	ldr	r0, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	7c1a      	ldrb	r2, [r3, #16]
 8005eb8:	f88d 2000 	strb.w	r2, [sp]
 8005ebc:	3304      	adds	r3, #4
 8005ebe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ec0:	f006 f876 	bl	800bfb0 <USB_CoreInit>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d005      	beq.n	8005ed6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2202      	movs	r2, #2
 8005ece:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e0d5      	b.n	8006082 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2100      	movs	r1, #0
 8005edc:	4618      	mov	r0, r3
 8005ede:	f006 f9b7 	bl	800c250 <USB_SetCurrentMode>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d005      	beq.n	8005ef4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2202      	movs	r2, #2
 8005eec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e0c6      	b.n	8006082 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	73fb      	strb	r3, [r7, #15]
 8005ef8:	e04a      	b.n	8005f90 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005efa:	7bfa      	ldrb	r2, [r7, #15]
 8005efc:	6879      	ldr	r1, [r7, #4]
 8005efe:	4613      	mov	r3, r2
 8005f00:	00db      	lsls	r3, r3, #3
 8005f02:	4413      	add	r3, r2
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	440b      	add	r3, r1
 8005f08:	3315      	adds	r3, #21
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005f0e:	7bfa      	ldrb	r2, [r7, #15]
 8005f10:	6879      	ldr	r1, [r7, #4]
 8005f12:	4613      	mov	r3, r2
 8005f14:	00db      	lsls	r3, r3, #3
 8005f16:	4413      	add	r3, r2
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	440b      	add	r3, r1
 8005f1c:	3314      	adds	r3, #20
 8005f1e:	7bfa      	ldrb	r2, [r7, #15]
 8005f20:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005f22:	7bfa      	ldrb	r2, [r7, #15]
 8005f24:	7bfb      	ldrb	r3, [r7, #15]
 8005f26:	b298      	uxth	r0, r3
 8005f28:	6879      	ldr	r1, [r7, #4]
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	00db      	lsls	r3, r3, #3
 8005f2e:	4413      	add	r3, r2
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	440b      	add	r3, r1
 8005f34:	332e      	adds	r3, #46	@ 0x2e
 8005f36:	4602      	mov	r2, r0
 8005f38:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005f3a:	7bfa      	ldrb	r2, [r7, #15]
 8005f3c:	6879      	ldr	r1, [r7, #4]
 8005f3e:	4613      	mov	r3, r2
 8005f40:	00db      	lsls	r3, r3, #3
 8005f42:	4413      	add	r3, r2
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	440b      	add	r3, r1
 8005f48:	3318      	adds	r3, #24
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005f4e:	7bfa      	ldrb	r2, [r7, #15]
 8005f50:	6879      	ldr	r1, [r7, #4]
 8005f52:	4613      	mov	r3, r2
 8005f54:	00db      	lsls	r3, r3, #3
 8005f56:	4413      	add	r3, r2
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	440b      	add	r3, r1
 8005f5c:	331c      	adds	r3, #28
 8005f5e:	2200      	movs	r2, #0
 8005f60:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005f62:	7bfa      	ldrb	r2, [r7, #15]
 8005f64:	6879      	ldr	r1, [r7, #4]
 8005f66:	4613      	mov	r3, r2
 8005f68:	00db      	lsls	r3, r3, #3
 8005f6a:	4413      	add	r3, r2
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	440b      	add	r3, r1
 8005f70:	3320      	adds	r3, #32
 8005f72:	2200      	movs	r2, #0
 8005f74:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005f76:	7bfa      	ldrb	r2, [r7, #15]
 8005f78:	6879      	ldr	r1, [r7, #4]
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	00db      	lsls	r3, r3, #3
 8005f7e:	4413      	add	r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	440b      	add	r3, r1
 8005f84:	3324      	adds	r3, #36	@ 0x24
 8005f86:	2200      	movs	r2, #0
 8005f88:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f8a:	7bfb      	ldrb	r3, [r7, #15]
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	73fb      	strb	r3, [r7, #15]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	791b      	ldrb	r3, [r3, #4]
 8005f94:	7bfa      	ldrb	r2, [r7, #15]
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d3af      	bcc.n	8005efa <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	73fb      	strb	r3, [r7, #15]
 8005f9e:	e044      	b.n	800602a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005fa0:	7bfa      	ldrb	r2, [r7, #15]
 8005fa2:	6879      	ldr	r1, [r7, #4]
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	00db      	lsls	r3, r3, #3
 8005fa8:	4413      	add	r3, r2
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	440b      	add	r3, r1
 8005fae:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005fb6:	7bfa      	ldrb	r2, [r7, #15]
 8005fb8:	6879      	ldr	r1, [r7, #4]
 8005fba:	4613      	mov	r3, r2
 8005fbc:	00db      	lsls	r3, r3, #3
 8005fbe:	4413      	add	r3, r2
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	440b      	add	r3, r1
 8005fc4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005fc8:	7bfa      	ldrb	r2, [r7, #15]
 8005fca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005fcc:	7bfa      	ldrb	r2, [r7, #15]
 8005fce:	6879      	ldr	r1, [r7, #4]
 8005fd0:	4613      	mov	r3, r2
 8005fd2:	00db      	lsls	r3, r3, #3
 8005fd4:	4413      	add	r3, r2
 8005fd6:	009b      	lsls	r3, r3, #2
 8005fd8:	440b      	add	r3, r1
 8005fda:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005fde:	2200      	movs	r2, #0
 8005fe0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005fe2:	7bfa      	ldrb	r2, [r7, #15]
 8005fe4:	6879      	ldr	r1, [r7, #4]
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	00db      	lsls	r3, r3, #3
 8005fea:	4413      	add	r3, r2
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	440b      	add	r3, r1
 8005ff0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005ff8:	7bfa      	ldrb	r2, [r7, #15]
 8005ffa:	6879      	ldr	r1, [r7, #4]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	00db      	lsls	r3, r3, #3
 8006000:	4413      	add	r3, r2
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	440b      	add	r3, r1
 8006006:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800600a:	2200      	movs	r2, #0
 800600c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800600e:	7bfa      	ldrb	r2, [r7, #15]
 8006010:	6879      	ldr	r1, [r7, #4]
 8006012:	4613      	mov	r3, r2
 8006014:	00db      	lsls	r3, r3, #3
 8006016:	4413      	add	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	440b      	add	r3, r1
 800601c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006020:	2200      	movs	r2, #0
 8006022:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006024:	7bfb      	ldrb	r3, [r7, #15]
 8006026:	3301      	adds	r3, #1
 8006028:	73fb      	strb	r3, [r7, #15]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	791b      	ldrb	r3, [r3, #4]
 800602e:	7bfa      	ldrb	r2, [r7, #15]
 8006030:	429a      	cmp	r2, r3
 8006032:	d3b5      	bcc.n	8005fa0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6818      	ldr	r0, [r3, #0]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	7c1a      	ldrb	r2, [r3, #16]
 800603c:	f88d 2000 	strb.w	r2, [sp]
 8006040:	3304      	adds	r3, #4
 8006042:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006044:	f006 f950 	bl	800c2e8 <USB_DevInit>
 8006048:	4603      	mov	r3, r0
 800604a:	2b00      	cmp	r3, #0
 800604c:	d005      	beq.n	800605a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2202      	movs	r2, #2
 8006052:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e013      	b.n	8006082 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	7b1b      	ldrb	r3, [r3, #12]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d102      	bne.n	8006076 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f001 f95b 	bl	800732c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4618      	mov	r0, r3
 800607c:	f007 f9a5 	bl	800d3ca <USB_DevDisconnect>

  return HAL_OK;
 8006080:	2300      	movs	r3, #0
}
 8006082:	4618      	mov	r0, r3
 8006084:	3710      	adds	r7, #16
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}

0800608a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800608a:	b580      	push	{r7, lr}
 800608c:	b082      	sub	sp, #8
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006098:	2b01      	cmp	r3, #1
 800609a:	d101      	bne.n	80060a0 <HAL_PCD_Start+0x16>
 800609c:	2302      	movs	r3, #2
 800609e:	e012      	b.n	80060c6 <HAL_PCD_Start+0x3c>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4618      	mov	r0, r3
 80060ae:	f006 f8ad 	bl	800c20c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4618      	mov	r0, r3
 80060b8:	f007 f966 	bl	800d388 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3708      	adds	r7, #8
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}

080060ce <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80060ce:	b590      	push	{r4, r7, lr}
 80060d0:	b08d      	sub	sp, #52	@ 0x34
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060dc:	6a3b      	ldr	r3, [r7, #32]
 80060de:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4618      	mov	r0, r3
 80060e6:	f007 fa24 	bl	800d532 <USB_GetMode>
 80060ea:	4603      	mov	r3, r0
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f040 84b9 	bne.w	8006a64 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f007 f988 	bl	800d40c <USB_ReadInterrupts>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	f000 84af 	beq.w	8006a62 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	0a1b      	lsrs	r3, r3, #8
 800610e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4618      	mov	r0, r3
 800611e:	f007 f975 	bl	800d40c <USB_ReadInterrupts>
 8006122:	4603      	mov	r3, r0
 8006124:	f003 0302 	and.w	r3, r3, #2
 8006128:	2b02      	cmp	r3, #2
 800612a:	d107      	bne.n	800613c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	695a      	ldr	r2, [r3, #20]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f002 0202 	and.w	r2, r2, #2
 800613a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4618      	mov	r0, r3
 8006142:	f007 f963 	bl	800d40c <USB_ReadInterrupts>
 8006146:	4603      	mov	r3, r0
 8006148:	f003 0310 	and.w	r3, r3, #16
 800614c:	2b10      	cmp	r3, #16
 800614e:	d161      	bne.n	8006214 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	699a      	ldr	r2, [r3, #24]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f022 0210 	bic.w	r2, r2, #16
 800615e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006160:	6a3b      	ldr	r3, [r7, #32]
 8006162:	6a1b      	ldr	r3, [r3, #32]
 8006164:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	f003 020f 	and.w	r2, r3, #15
 800616c:	4613      	mov	r3, r2
 800616e:	00db      	lsls	r3, r3, #3
 8006170:	4413      	add	r3, r2
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	4413      	add	r3, r2
 800617c:	3304      	adds	r3, #4
 800617e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006186:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800618a:	d124      	bne.n	80061d6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800618c:	69ba      	ldr	r2, [r7, #24]
 800618e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8006192:	4013      	ands	r3, r2
 8006194:	2b00      	cmp	r3, #0
 8006196:	d035      	beq.n	8006204 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	091b      	lsrs	r3, r3, #4
 80061a0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80061a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061a6:	b29b      	uxth	r3, r3
 80061a8:	461a      	mov	r2, r3
 80061aa:	6a38      	ldr	r0, [r7, #32]
 80061ac:	f006 ff9a 	bl	800d0e4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	68da      	ldr	r2, [r3, #12]
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	091b      	lsrs	r3, r3, #4
 80061b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061bc:	441a      	add	r2, r3
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	695a      	ldr	r2, [r3, #20]
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	091b      	lsrs	r3, r3, #4
 80061ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061ce:	441a      	add	r2, r3
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	615a      	str	r2, [r3, #20]
 80061d4:	e016      	b.n	8006204 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80061dc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80061e0:	d110      	bne.n	8006204 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80061e8:	2208      	movs	r2, #8
 80061ea:	4619      	mov	r1, r3
 80061ec:	6a38      	ldr	r0, [r7, #32]
 80061ee:	f006 ff79 	bl	800d0e4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	695a      	ldr	r2, [r3, #20]
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	091b      	lsrs	r3, r3, #4
 80061fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061fe:	441a      	add	r2, r3
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	699a      	ldr	r2, [r3, #24]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f042 0210 	orr.w	r2, r2, #16
 8006212:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4618      	mov	r0, r3
 800621a:	f007 f8f7 	bl	800d40c <USB_ReadInterrupts>
 800621e:	4603      	mov	r3, r0
 8006220:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006224:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006228:	f040 80a7 	bne.w	800637a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800622c:	2300      	movs	r3, #0
 800622e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4618      	mov	r0, r3
 8006236:	f007 f8fc 	bl	800d432 <USB_ReadDevAllOutEpInterrupt>
 800623a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800623c:	e099      	b.n	8006372 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800623e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006240:	f003 0301 	and.w	r3, r3, #1
 8006244:	2b00      	cmp	r3, #0
 8006246:	f000 808e 	beq.w	8006366 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006250:	b2d2      	uxtb	r2, r2
 8006252:	4611      	mov	r1, r2
 8006254:	4618      	mov	r0, r3
 8006256:	f007 f920 	bl	800d49a <USB_ReadDevOutEPInterrupt>
 800625a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	f003 0301 	and.w	r3, r3, #1
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00c      	beq.n	8006280 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006268:	015a      	lsls	r2, r3, #5
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	4413      	add	r3, r2
 800626e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006272:	461a      	mov	r2, r3
 8006274:	2301      	movs	r3, #1
 8006276:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006278:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 fed0 	bl	8007020 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	f003 0308 	and.w	r3, r3, #8
 8006286:	2b00      	cmp	r3, #0
 8006288:	d00c      	beq.n	80062a4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800628a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628c:	015a      	lsls	r2, r3, #5
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	4413      	add	r3, r2
 8006292:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006296:	461a      	mov	r2, r3
 8006298:	2308      	movs	r3, #8
 800629a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800629c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 ffa6 	bl	80071f0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	f003 0310 	and.w	r3, r3, #16
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d008      	beq.n	80062c0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80062ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b0:	015a      	lsls	r2, r3, #5
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	4413      	add	r3, r2
 80062b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ba:	461a      	mov	r2, r3
 80062bc:	2310      	movs	r3, #16
 80062be:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	f003 0302 	and.w	r3, r3, #2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d030      	beq.n	800632c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80062ca:	6a3b      	ldr	r3, [r7, #32]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062d2:	2b80      	cmp	r3, #128	@ 0x80
 80062d4:	d109      	bne.n	80062ea <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	69fa      	ldr	r2, [r7, #28]
 80062e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80062e8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80062ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062ec:	4613      	mov	r3, r2
 80062ee:	00db      	lsls	r3, r3, #3
 80062f0:	4413      	add	r3, r2
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	4413      	add	r3, r2
 80062fc:	3304      	adds	r3, #4
 80062fe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	78db      	ldrb	r3, [r3, #3]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d108      	bne.n	800631a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	2200      	movs	r2, #0
 800630c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800630e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006310:	b2db      	uxtb	r3, r3
 8006312:	4619      	mov	r1, r3
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f009 fd2b 	bl	800fd70 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800631a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800631c:	015a      	lsls	r2, r3, #5
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	4413      	add	r3, r2
 8006322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006326:	461a      	mov	r2, r3
 8006328:	2302      	movs	r3, #2
 800632a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	f003 0320 	and.w	r3, r3, #32
 8006332:	2b00      	cmp	r3, #0
 8006334:	d008      	beq.n	8006348 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006338:	015a      	lsls	r2, r3, #5
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	4413      	add	r3, r2
 800633e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006342:	461a      	mov	r2, r3
 8006344:	2320      	movs	r3, #32
 8006346:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d009      	beq.n	8006366 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006354:	015a      	lsls	r2, r3, #5
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	4413      	add	r3, r2
 800635a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800635e:	461a      	mov	r2, r3
 8006360:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006364:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006368:	3301      	adds	r3, #1
 800636a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800636c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636e:	085b      	lsrs	r3, r3, #1
 8006370:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006374:	2b00      	cmp	r3, #0
 8006376:	f47f af62 	bne.w	800623e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4618      	mov	r0, r3
 8006380:	f007 f844 	bl	800d40c <USB_ReadInterrupts>
 8006384:	4603      	mov	r3, r0
 8006386:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800638a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800638e:	f040 80db 	bne.w	8006548 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f007 f865 	bl	800d466 <USB_ReadDevAllInEpInterrupt>
 800639c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800639e:	2300      	movs	r3, #0
 80063a0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80063a2:	e0cd      	b.n	8006540 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80063a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a6:	f003 0301 	and.w	r3, r3, #1
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f000 80c2 	beq.w	8006534 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063b6:	b2d2      	uxtb	r2, r2
 80063b8:	4611      	mov	r1, r2
 80063ba:	4618      	mov	r0, r3
 80063bc:	f007 f88b 	bl	800d4d6 <USB_ReadDevInEPInterrupt>
 80063c0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	f003 0301 	and.w	r3, r3, #1
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d057      	beq.n	800647c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80063cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ce:	f003 030f 	and.w	r3, r3, #15
 80063d2:	2201      	movs	r2, #1
 80063d4:	fa02 f303 	lsl.w	r3, r2, r3
 80063d8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	43db      	mvns	r3, r3
 80063e6:	69f9      	ldr	r1, [r7, #28]
 80063e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80063ec:	4013      	ands	r3, r2
 80063ee:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80063f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f2:	015a      	lsls	r2, r3, #5
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	4413      	add	r3, r2
 80063f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063fc:	461a      	mov	r2, r3
 80063fe:	2301      	movs	r3, #1
 8006400:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	799b      	ldrb	r3, [r3, #6]
 8006406:	2b01      	cmp	r3, #1
 8006408:	d132      	bne.n	8006470 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800640a:	6879      	ldr	r1, [r7, #4]
 800640c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800640e:	4613      	mov	r3, r2
 8006410:	00db      	lsls	r3, r3, #3
 8006412:	4413      	add	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	440b      	add	r3, r1
 8006418:	3320      	adds	r3, #32
 800641a:	6819      	ldr	r1, [r3, #0]
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006420:	4613      	mov	r3, r2
 8006422:	00db      	lsls	r3, r3, #3
 8006424:	4413      	add	r3, r2
 8006426:	009b      	lsls	r3, r3, #2
 8006428:	4403      	add	r3, r0
 800642a:	331c      	adds	r3, #28
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4419      	add	r1, r3
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006434:	4613      	mov	r3, r2
 8006436:	00db      	lsls	r3, r3, #3
 8006438:	4413      	add	r3, r2
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	4403      	add	r3, r0
 800643e:	3320      	adds	r3, #32
 8006440:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006444:	2b00      	cmp	r3, #0
 8006446:	d113      	bne.n	8006470 <HAL_PCD_IRQHandler+0x3a2>
 8006448:	6879      	ldr	r1, [r7, #4]
 800644a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800644c:	4613      	mov	r3, r2
 800644e:	00db      	lsls	r3, r3, #3
 8006450:	4413      	add	r3, r2
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	440b      	add	r3, r1
 8006456:	3324      	adds	r3, #36	@ 0x24
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d108      	bne.n	8006470 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6818      	ldr	r0, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006468:	461a      	mov	r2, r3
 800646a:	2101      	movs	r1, #1
 800646c:	f007 f894 	bl	800d598 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006472:	b2db      	uxtb	r3, r3
 8006474:	4619      	mov	r1, r3
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f009 fbf5 	bl	800fc66 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	f003 0308 	and.w	r3, r3, #8
 8006482:	2b00      	cmp	r3, #0
 8006484:	d008      	beq.n	8006498 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006488:	015a      	lsls	r2, r3, #5
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	4413      	add	r3, r2
 800648e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006492:	461a      	mov	r2, r3
 8006494:	2308      	movs	r3, #8
 8006496:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	f003 0310 	and.w	r3, r3, #16
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d008      	beq.n	80064b4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80064a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a4:	015a      	lsls	r2, r3, #5
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	4413      	add	r3, r2
 80064aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064ae:	461a      	mov	r2, r3
 80064b0:	2310      	movs	r3, #16
 80064b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d008      	beq.n	80064d0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80064be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c0:	015a      	lsls	r2, r3, #5
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	4413      	add	r3, r2
 80064c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064ca:	461a      	mov	r2, r3
 80064cc:	2340      	movs	r3, #64	@ 0x40
 80064ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d023      	beq.n	8006522 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80064da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80064dc:	6a38      	ldr	r0, [r7, #32]
 80064de:	f006 f873 	bl	800c5c8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80064e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064e4:	4613      	mov	r3, r2
 80064e6:	00db      	lsls	r3, r3, #3
 80064e8:	4413      	add	r3, r2
 80064ea:	009b      	lsls	r3, r3, #2
 80064ec:	3310      	adds	r3, #16
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	4413      	add	r3, r2
 80064f2:	3304      	adds	r3, #4
 80064f4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	78db      	ldrb	r3, [r3, #3]
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d108      	bne.n	8006510 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	2200      	movs	r2, #0
 8006502:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006506:	b2db      	uxtb	r3, r3
 8006508:	4619      	mov	r1, r3
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f009 fc42 	bl	800fd94 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006512:	015a      	lsls	r2, r3, #5
 8006514:	69fb      	ldr	r3, [r7, #28]
 8006516:	4413      	add	r3, r2
 8006518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800651c:	461a      	mov	r2, r3
 800651e:	2302      	movs	r3, #2
 8006520:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006528:	2b00      	cmp	r3, #0
 800652a:	d003      	beq.n	8006534 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800652c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 fcea 	bl	8006f08 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006536:	3301      	adds	r3, #1
 8006538:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800653a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800653c:	085b      	lsrs	r3, r3, #1
 800653e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006542:	2b00      	cmp	r3, #0
 8006544:	f47f af2e 	bne.w	80063a4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4618      	mov	r0, r3
 800654e:	f006 ff5d 	bl	800d40c <USB_ReadInterrupts>
 8006552:	4603      	mov	r3, r0
 8006554:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006558:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800655c:	d122      	bne.n	80065a4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	69fa      	ldr	r2, [r7, #28]
 8006568:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800656c:	f023 0301 	bic.w	r3, r3, #1
 8006570:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006578:	2b01      	cmp	r3, #1
 800657a:	d108      	bne.n	800658e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006584:	2100      	movs	r1, #0
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f009 fdc0 	bl	801010c <HAL_PCDEx_LPM_Callback>
 800658c:	e002      	b.n	8006594 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f009 fbe0 	bl	800fd54 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	695a      	ldr	r2, [r3, #20]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80065a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4618      	mov	r0, r3
 80065aa:	f006 ff2f 	bl	800d40c <USB_ReadInterrupts>
 80065ae:	4603      	mov	r3, r0
 80065b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065b8:	d112      	bne.n	80065e0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80065ba:	69fb      	ldr	r3, [r7, #28]
 80065bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d102      	bne.n	80065d0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f009 fb9c 	bl	800fd08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	695a      	ldr	r2, [r3, #20]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80065de:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4618      	mov	r0, r3
 80065e6:	f006 ff11 	bl	800d40c <USB_ReadInterrupts>
 80065ea:	4603      	mov	r3, r0
 80065ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065f4:	d121      	bne.n	800663a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	695a      	ldr	r2, [r3, #20]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8006604:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800660c:	2b00      	cmp	r3, #0
 800660e:	d111      	bne.n	8006634 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800661e:	089b      	lsrs	r3, r3, #2
 8006620:	f003 020f 	and.w	r2, r3, #15
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800662a:	2101      	movs	r1, #1
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f009 fd6d 	bl	801010c <HAL_PCDEx_LPM_Callback>
 8006632:	e002      	b.n	800663a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f009 fb67 	bl	800fd08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4618      	mov	r0, r3
 8006640:	f006 fee4 	bl	800d40c <USB_ReadInterrupts>
 8006644:	4603      	mov	r3, r0
 8006646:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800664a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800664e:	f040 80b7 	bne.w	80067c0 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	69fa      	ldr	r2, [r7, #28]
 800665c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006660:	f023 0301 	bic.w	r3, r3, #1
 8006664:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2110      	movs	r1, #16
 800666c:	4618      	mov	r0, r3
 800666e:	f005 ffab 	bl	800c5c8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006672:	2300      	movs	r3, #0
 8006674:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006676:	e046      	b.n	8006706 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800667a:	015a      	lsls	r2, r3, #5
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	4413      	add	r3, r2
 8006680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006684:	461a      	mov	r2, r3
 8006686:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800668a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800668c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800668e:	015a      	lsls	r2, r3, #5
 8006690:	69fb      	ldr	r3, [r7, #28]
 8006692:	4413      	add	r3, r2
 8006694:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800669c:	0151      	lsls	r1, r2, #5
 800669e:	69fa      	ldr	r2, [r7, #28]
 80066a0:	440a      	add	r2, r1
 80066a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80066aa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80066ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ae:	015a      	lsls	r2, r3, #5
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	4413      	add	r3, r2
 80066b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066b8:	461a      	mov	r2, r3
 80066ba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80066be:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80066c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c2:	015a      	lsls	r2, r3, #5
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	4413      	add	r3, r2
 80066c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066d0:	0151      	lsls	r1, r2, #5
 80066d2:	69fa      	ldr	r2, [r7, #28]
 80066d4:	440a      	add	r2, r1
 80066d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066da:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80066de:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80066e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066e2:	015a      	lsls	r2, r3, #5
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	4413      	add	r3, r2
 80066e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066f0:	0151      	lsls	r1, r2, #5
 80066f2:	69fa      	ldr	r2, [r7, #28]
 80066f4:	440a      	add	r2, r1
 80066f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80066fe:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006702:	3301      	adds	r3, #1
 8006704:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	791b      	ldrb	r3, [r3, #4]
 800670a:	461a      	mov	r2, r3
 800670c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800670e:	4293      	cmp	r3, r2
 8006710:	d3b2      	bcc.n	8006678 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006718:	69db      	ldr	r3, [r3, #28]
 800671a:	69fa      	ldr	r2, [r7, #28]
 800671c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006720:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006724:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	7bdb      	ldrb	r3, [r3, #15]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d016      	beq.n	800675c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006734:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006738:	69fa      	ldr	r2, [r7, #28]
 800673a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800673e:	f043 030b 	orr.w	r3, r3, #11
 8006742:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006746:	69fb      	ldr	r3, [r7, #28]
 8006748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800674c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800674e:	69fa      	ldr	r2, [r7, #28]
 8006750:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006754:	f043 030b 	orr.w	r3, r3, #11
 8006758:	6453      	str	r3, [r2, #68]	@ 0x44
 800675a:	e015      	b.n	8006788 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800675c:	69fb      	ldr	r3, [r7, #28]
 800675e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006762:	695a      	ldr	r2, [r3, #20]
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800676a:	4619      	mov	r1, r3
 800676c:	f242 032b 	movw	r3, #8235	@ 0x202b
 8006770:	4313      	orrs	r3, r2
 8006772:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800677a:	691b      	ldr	r3, [r3, #16]
 800677c:	69fa      	ldr	r2, [r7, #28]
 800677e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006782:	f043 030b 	orr.w	r3, r3, #11
 8006786:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	69fa      	ldr	r2, [r7, #28]
 8006792:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006796:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800679a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6818      	ldr	r0, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80067aa:	461a      	mov	r2, r3
 80067ac:	f006 fef4 	bl	800d598 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	695a      	ldr	r2, [r3, #20]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80067be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4618      	mov	r0, r3
 80067c6:	f006 fe21 	bl	800d40c <USB_ReadInterrupts>
 80067ca:	4603      	mov	r3, r0
 80067cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067d4:	d123      	bne.n	800681e <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4618      	mov	r0, r3
 80067dc:	f006 feb8 	bl	800d550 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4618      	mov	r0, r3
 80067e6:	f005 ff68 	bl	800c6ba <USB_GetDevSpeed>
 80067ea:	4603      	mov	r3, r0
 80067ec:	461a      	mov	r2, r3
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681c      	ldr	r4, [r3, #0]
 80067f6:	f001 faa3 	bl	8007d40 <HAL_RCC_GetHCLKFreq>
 80067fa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006800:	461a      	mov	r2, r3
 8006802:	4620      	mov	r0, r4
 8006804:	f005 fc60 	bl	800c0c8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f009 fa54 	bl	800fcb6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	695a      	ldr	r2, [r3, #20]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800681c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4618      	mov	r0, r3
 8006824:	f006 fdf2 	bl	800d40c <USB_ReadInterrupts>
 8006828:	4603      	mov	r3, r0
 800682a:	f003 0308 	and.w	r3, r3, #8
 800682e:	2b08      	cmp	r3, #8
 8006830:	d10a      	bne.n	8006848 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f009 fa31 	bl	800fc9a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	695a      	ldr	r2, [r3, #20]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f002 0208 	and.w	r2, r2, #8
 8006846:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4618      	mov	r0, r3
 800684e:	f006 fddd 	bl	800d40c <USB_ReadInterrupts>
 8006852:	4603      	mov	r3, r0
 8006854:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006858:	2b80      	cmp	r3, #128	@ 0x80
 800685a:	d123      	bne.n	80068a4 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800685c:	6a3b      	ldr	r3, [r7, #32]
 800685e:	699b      	ldr	r3, [r3, #24]
 8006860:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006864:	6a3b      	ldr	r3, [r7, #32]
 8006866:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006868:	2301      	movs	r3, #1
 800686a:	627b      	str	r3, [r7, #36]	@ 0x24
 800686c:	e014      	b.n	8006898 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800686e:	6879      	ldr	r1, [r7, #4]
 8006870:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006872:	4613      	mov	r3, r2
 8006874:	00db      	lsls	r3, r3, #3
 8006876:	4413      	add	r3, r2
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	440b      	add	r3, r1
 800687c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	2b01      	cmp	r3, #1
 8006884:	d105      	bne.n	8006892 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006888:	b2db      	uxtb	r3, r3
 800688a:	4619      	mov	r1, r3
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 fb0a 	bl	8006ea6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006894:	3301      	adds	r3, #1
 8006896:	627b      	str	r3, [r7, #36]	@ 0x24
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	791b      	ldrb	r3, [r3, #4]
 800689c:	461a      	mov	r2, r3
 800689e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d3e4      	bcc.n	800686e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4618      	mov	r0, r3
 80068aa:	f006 fdaf 	bl	800d40c <USB_ReadInterrupts>
 80068ae:	4603      	mov	r3, r0
 80068b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80068b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068b8:	d13c      	bne.n	8006934 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068ba:	2301      	movs	r3, #1
 80068bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80068be:	e02b      	b.n	8006918 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80068c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c2:	015a      	lsls	r2, r3, #5
 80068c4:	69fb      	ldr	r3, [r7, #28]
 80068c6:	4413      	add	r3, r2
 80068c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80068d0:	6879      	ldr	r1, [r7, #4]
 80068d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068d4:	4613      	mov	r3, r2
 80068d6:	00db      	lsls	r3, r3, #3
 80068d8:	4413      	add	r3, r2
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	440b      	add	r3, r1
 80068de:	3318      	adds	r3, #24
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d115      	bne.n	8006912 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80068e6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	da12      	bge.n	8006912 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80068ec:	6879      	ldr	r1, [r7, #4]
 80068ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068f0:	4613      	mov	r3, r2
 80068f2:	00db      	lsls	r3, r3, #3
 80068f4:	4413      	add	r3, r2
 80068f6:	009b      	lsls	r3, r3, #2
 80068f8:	440b      	add	r3, r1
 80068fa:	3317      	adds	r3, #23
 80068fc:	2201      	movs	r2, #1
 80068fe:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006902:	b2db      	uxtb	r3, r3
 8006904:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006908:	b2db      	uxtb	r3, r3
 800690a:	4619      	mov	r1, r3
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f000 faca 	bl	8006ea6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006914:	3301      	adds	r3, #1
 8006916:	627b      	str	r3, [r7, #36]	@ 0x24
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	791b      	ldrb	r3, [r3, #4]
 800691c:	461a      	mov	r2, r3
 800691e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006920:	4293      	cmp	r3, r2
 8006922:	d3cd      	bcc.n	80068c0 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	695a      	ldr	r2, [r3, #20]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006932:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4618      	mov	r0, r3
 800693a:	f006 fd67 	bl	800d40c <USB_ReadInterrupts>
 800693e:	4603      	mov	r3, r0
 8006940:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006944:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006948:	d156      	bne.n	80069f8 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800694a:	2301      	movs	r3, #1
 800694c:	627b      	str	r3, [r7, #36]	@ 0x24
 800694e:	e045      	b.n	80069dc <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006952:	015a      	lsls	r2, r3, #5
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	4413      	add	r3, r2
 8006958:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006960:	6879      	ldr	r1, [r7, #4]
 8006962:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006964:	4613      	mov	r3, r2
 8006966:	00db      	lsls	r3, r3, #3
 8006968:	4413      	add	r3, r2
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	440b      	add	r3, r1
 800696e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d12e      	bne.n	80069d6 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006978:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800697a:	2b00      	cmp	r3, #0
 800697c:	da2b      	bge.n	80069d6 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	0c1a      	lsrs	r2, r3, #16
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006988:	4053      	eors	r3, r2
 800698a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800698e:	2b00      	cmp	r3, #0
 8006990:	d121      	bne.n	80069d6 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006992:	6879      	ldr	r1, [r7, #4]
 8006994:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006996:	4613      	mov	r3, r2
 8006998:	00db      	lsls	r3, r3, #3
 800699a:	4413      	add	r3, r2
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	440b      	add	r3, r1
 80069a0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80069a4:	2201      	movs	r2, #1
 80069a6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80069a8:	6a3b      	ldr	r3, [r7, #32]
 80069aa:	699b      	ldr	r3, [r3, #24]
 80069ac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80069b0:	6a3b      	ldr	r3, [r7, #32]
 80069b2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80069b4:	6a3b      	ldr	r3, [r7, #32]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d10a      	bne.n	80069d6 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	69fa      	ldr	r2, [r7, #28]
 80069ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80069d2:	6053      	str	r3, [r2, #4]
            break;
 80069d4:	e008      	b.n	80069e8 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80069d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d8:	3301      	adds	r3, #1
 80069da:	627b      	str	r3, [r7, #36]	@ 0x24
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	791b      	ldrb	r3, [r3, #4]
 80069e0:	461a      	mov	r2, r3
 80069e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d3b3      	bcc.n	8006950 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	695a      	ldr	r2, [r3, #20]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80069f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4618      	mov	r0, r3
 80069fe:	f006 fd05 	bl	800d40c <USB_ReadInterrupts>
 8006a02:	4603      	mov	r3, r0
 8006a04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006a08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a0c:	d10a      	bne.n	8006a24 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f009 f9d2 	bl	800fdb8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	695a      	ldr	r2, [r3, #20]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006a22:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f006 fcef 	bl	800d40c <USB_ReadInterrupts>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	f003 0304 	and.w	r3, r3, #4
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	d115      	bne.n	8006a64 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006a40:	69bb      	ldr	r3, [r7, #24]
 8006a42:	f003 0304 	and.w	r3, r3, #4
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d002      	beq.n	8006a50 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f009 f9c2 	bl	800fdd4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6859      	ldr	r1, [r3, #4]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	69ba      	ldr	r2, [r7, #24]
 8006a5c:	430a      	orrs	r2, r1
 8006a5e:	605a      	str	r2, [r3, #4]
 8006a60:	e000      	b.n	8006a64 <HAL_PCD_IRQHandler+0x996>
      return;
 8006a62:	bf00      	nop
    }
  }
}
 8006a64:	3734      	adds	r7, #52	@ 0x34
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd90      	pop	{r4, r7, pc}

08006a6a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	b082      	sub	sp, #8
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
 8006a72:	460b      	mov	r3, r1
 8006a74:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d101      	bne.n	8006a84 <HAL_PCD_SetAddress+0x1a>
 8006a80:	2302      	movs	r3, #2
 8006a82:	e012      	b.n	8006aaa <HAL_PCD_SetAddress+0x40>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	78fa      	ldrb	r2, [r7, #3]
 8006a90:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	78fa      	ldrb	r2, [r7, #3]
 8006a98:	4611      	mov	r1, r2
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f006 fc4e 	bl	800d33c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3708      	adds	r7, #8
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}

08006ab2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006ab2:	b580      	push	{r7, lr}
 8006ab4:	b084      	sub	sp, #16
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
 8006aba:	4608      	mov	r0, r1
 8006abc:	4611      	mov	r1, r2
 8006abe:	461a      	mov	r2, r3
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	70fb      	strb	r3, [r7, #3]
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	803b      	strh	r3, [r7, #0]
 8006ac8:	4613      	mov	r3, r2
 8006aca:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006acc:	2300      	movs	r3, #0
 8006ace:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006ad0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	da0f      	bge.n	8006af8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ad8:	78fb      	ldrb	r3, [r7, #3]
 8006ada:	f003 020f 	and.w	r2, r3, #15
 8006ade:	4613      	mov	r3, r2
 8006ae0:	00db      	lsls	r3, r3, #3
 8006ae2:	4413      	add	r3, r2
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	3310      	adds	r3, #16
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	4413      	add	r3, r2
 8006aec:	3304      	adds	r3, #4
 8006aee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2201      	movs	r2, #1
 8006af4:	705a      	strb	r2, [r3, #1]
 8006af6:	e00f      	b.n	8006b18 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006af8:	78fb      	ldrb	r3, [r7, #3]
 8006afa:	f003 020f 	and.w	r2, r3, #15
 8006afe:	4613      	mov	r3, r2
 8006b00:	00db      	lsls	r3, r3, #3
 8006b02:	4413      	add	r3, r2
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	4413      	add	r3, r2
 8006b0e:	3304      	adds	r3, #4
 8006b10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2200      	movs	r2, #0
 8006b16:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006b18:	78fb      	ldrb	r3, [r7, #3]
 8006b1a:	f003 030f 	and.w	r3, r3, #15
 8006b1e:	b2da      	uxtb	r2, r3
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006b24:	883b      	ldrh	r3, [r7, #0]
 8006b26:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	78ba      	ldrb	r2, [r7, #2]
 8006b32:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	785b      	ldrb	r3, [r3, #1]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d004      	beq.n	8006b46 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	461a      	mov	r2, r3
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006b46:	78bb      	ldrb	r3, [r7, #2]
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d102      	bne.n	8006b52 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d101      	bne.n	8006b60 <HAL_PCD_EP_Open+0xae>
 8006b5c:	2302      	movs	r3, #2
 8006b5e:	e00e      	b.n	8006b7e <HAL_PCD_EP_Open+0xcc>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68f9      	ldr	r1, [r7, #12]
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f005 fdc8 	bl	800c704 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006b7c:	7afb      	ldrb	r3, [r7, #11]
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3710      	adds	r7, #16
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}

08006b86 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006b86:	b580      	push	{r7, lr}
 8006b88:	b084      	sub	sp, #16
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
 8006b8e:	460b      	mov	r3, r1
 8006b90:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006b92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	da0f      	bge.n	8006bba <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b9a:	78fb      	ldrb	r3, [r7, #3]
 8006b9c:	f003 020f 	and.w	r2, r3, #15
 8006ba0:	4613      	mov	r3, r2
 8006ba2:	00db      	lsls	r3, r3, #3
 8006ba4:	4413      	add	r3, r2
 8006ba6:	009b      	lsls	r3, r3, #2
 8006ba8:	3310      	adds	r3, #16
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	4413      	add	r3, r2
 8006bae:	3304      	adds	r3, #4
 8006bb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	705a      	strb	r2, [r3, #1]
 8006bb8:	e00f      	b.n	8006bda <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006bba:	78fb      	ldrb	r3, [r7, #3]
 8006bbc:	f003 020f 	and.w	r2, r3, #15
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	00db      	lsls	r3, r3, #3
 8006bc4:	4413      	add	r3, r2
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	4413      	add	r3, r2
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006bda:	78fb      	ldrb	r3, [r7, #3]
 8006bdc:	f003 030f 	and.w	r3, r3, #15
 8006be0:	b2da      	uxtb	r2, r3
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d101      	bne.n	8006bf4 <HAL_PCD_EP_Close+0x6e>
 8006bf0:	2302      	movs	r3, #2
 8006bf2:	e00e      	b.n	8006c12 <HAL_PCD_EP_Close+0x8c>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68f9      	ldr	r1, [r7, #12]
 8006c02:	4618      	mov	r0, r3
 8006c04:	f005 fe06 	bl	800c814 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b086      	sub	sp, #24
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	60f8      	str	r0, [r7, #12]
 8006c22:	607a      	str	r2, [r7, #4]
 8006c24:	603b      	str	r3, [r7, #0]
 8006c26:	460b      	mov	r3, r1
 8006c28:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006c2a:	7afb      	ldrb	r3, [r7, #11]
 8006c2c:	f003 020f 	and.w	r2, r3, #15
 8006c30:	4613      	mov	r3, r2
 8006c32:	00db      	lsls	r3, r3, #3
 8006c34:	4413      	add	r3, r2
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	4413      	add	r3, r2
 8006c40:	3304      	adds	r3, #4
 8006c42:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	683a      	ldr	r2, [r7, #0]
 8006c4e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	2200      	movs	r2, #0
 8006c54:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c5c:	7afb      	ldrb	r3, [r7, #11]
 8006c5e:	f003 030f 	and.w	r3, r3, #15
 8006c62:	b2da      	uxtb	r2, r3
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	799b      	ldrb	r3, [r3, #6]
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d102      	bne.n	8006c76 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6818      	ldr	r0, [r3, #0]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	799b      	ldrb	r3, [r3, #6]
 8006c7e:	461a      	mov	r2, r3
 8006c80:	6979      	ldr	r1, [r7, #20]
 8006c82:	f005 fea3 	bl	800c9cc <USB_EPStartXfer>

  return HAL_OK;
 8006c86:	2300      	movs	r3, #0
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3718      	adds	r7, #24
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006c9c:	78fb      	ldrb	r3, [r7, #3]
 8006c9e:	f003 020f 	and.w	r2, r3, #15
 8006ca2:	6879      	ldr	r1, [r7, #4]
 8006ca4:	4613      	mov	r3, r2
 8006ca6:	00db      	lsls	r3, r3, #3
 8006ca8:	4413      	add	r3, r2
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	440b      	add	r3, r1
 8006cae:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006cb2:	681b      	ldr	r3, [r3, #0]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	370c      	adds	r7, #12
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b086      	sub	sp, #24
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	607a      	str	r2, [r7, #4]
 8006cca:	603b      	str	r3, [r7, #0]
 8006ccc:	460b      	mov	r3, r1
 8006cce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006cd0:	7afb      	ldrb	r3, [r7, #11]
 8006cd2:	f003 020f 	and.w	r2, r3, #15
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	00db      	lsls	r3, r3, #3
 8006cda:	4413      	add	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	3310      	adds	r3, #16
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	3304      	adds	r3, #4
 8006ce6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	683a      	ldr	r2, [r7, #0]
 8006cf2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d00:	7afb      	ldrb	r3, [r7, #11]
 8006d02:	f003 030f 	and.w	r3, r3, #15
 8006d06:	b2da      	uxtb	r2, r3
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	799b      	ldrb	r3, [r3, #6]
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d102      	bne.n	8006d1a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6818      	ldr	r0, [r3, #0]
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	799b      	ldrb	r3, [r3, #6]
 8006d22:	461a      	mov	r2, r3
 8006d24:	6979      	ldr	r1, [r7, #20]
 8006d26:	f005 fe51 	bl	800c9cc <USB_EPStartXfer>

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3718      	adds	r7, #24
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	460b      	mov	r3, r1
 8006d3e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006d40:	78fb      	ldrb	r3, [r7, #3]
 8006d42:	f003 030f 	and.w	r3, r3, #15
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	7912      	ldrb	r2, [r2, #4]
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d901      	bls.n	8006d52 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e04f      	b.n	8006df2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006d52:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	da0f      	bge.n	8006d7a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d5a:	78fb      	ldrb	r3, [r7, #3]
 8006d5c:	f003 020f 	and.w	r2, r3, #15
 8006d60:	4613      	mov	r3, r2
 8006d62:	00db      	lsls	r3, r3, #3
 8006d64:	4413      	add	r3, r2
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	3310      	adds	r3, #16
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	4413      	add	r3, r2
 8006d6e:	3304      	adds	r3, #4
 8006d70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2201      	movs	r2, #1
 8006d76:	705a      	strb	r2, [r3, #1]
 8006d78:	e00d      	b.n	8006d96 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006d7a:	78fa      	ldrb	r2, [r7, #3]
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	00db      	lsls	r3, r3, #3
 8006d80:	4413      	add	r3, r2
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	4413      	add	r3, r2
 8006d8c:	3304      	adds	r3, #4
 8006d8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2200      	movs	r2, #0
 8006d94:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d9c:	78fb      	ldrb	r3, [r7, #3]
 8006d9e:	f003 030f 	and.w	r3, r3, #15
 8006da2:	b2da      	uxtb	r2, r3
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d101      	bne.n	8006db6 <HAL_PCD_EP_SetStall+0x82>
 8006db2:	2302      	movs	r3, #2
 8006db4:	e01d      	b.n	8006df2 <HAL_PCD_EP_SetStall+0xbe>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2201      	movs	r2, #1
 8006dba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68f9      	ldr	r1, [r7, #12]
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f006 f9e5 	bl	800d194 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006dca:	78fb      	ldrb	r3, [r7, #3]
 8006dcc:	f003 030f 	and.w	r3, r3, #15
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d109      	bne.n	8006de8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	7999      	ldrb	r1, [r3, #6]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006de2:	461a      	mov	r2, r3
 8006de4:	f006 fbd8 	bl	800d598 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006df0:	2300      	movs	r3, #0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}

08006dfa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006dfa:	b580      	push	{r7, lr}
 8006dfc:	b084      	sub	sp, #16
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
 8006e02:	460b      	mov	r3, r1
 8006e04:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006e06:	78fb      	ldrb	r3, [r7, #3]
 8006e08:	f003 030f 	and.w	r3, r3, #15
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	7912      	ldrb	r2, [r2, #4]
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d901      	bls.n	8006e18 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e042      	b.n	8006e9e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006e18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	da0f      	bge.n	8006e40 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e20:	78fb      	ldrb	r3, [r7, #3]
 8006e22:	f003 020f 	and.w	r2, r3, #15
 8006e26:	4613      	mov	r3, r2
 8006e28:	00db      	lsls	r3, r3, #3
 8006e2a:	4413      	add	r3, r2
 8006e2c:	009b      	lsls	r3, r3, #2
 8006e2e:	3310      	adds	r3, #16
 8006e30:	687a      	ldr	r2, [r7, #4]
 8006e32:	4413      	add	r3, r2
 8006e34:	3304      	adds	r3, #4
 8006e36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	705a      	strb	r2, [r3, #1]
 8006e3e:	e00f      	b.n	8006e60 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006e40:	78fb      	ldrb	r3, [r7, #3]
 8006e42:	f003 020f 	and.w	r2, r3, #15
 8006e46:	4613      	mov	r3, r2
 8006e48:	00db      	lsls	r3, r3, #3
 8006e4a:	4413      	add	r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	4413      	add	r3, r2
 8006e56:	3304      	adds	r3, #4
 8006e58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e66:	78fb      	ldrb	r3, [r7, #3]
 8006e68:	f003 030f 	and.w	r3, r3, #15
 8006e6c:	b2da      	uxtb	r2, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d101      	bne.n	8006e80 <HAL_PCD_EP_ClrStall+0x86>
 8006e7c:	2302      	movs	r3, #2
 8006e7e:	e00e      	b.n	8006e9e <HAL_PCD_EP_ClrStall+0xa4>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68f9      	ldr	r1, [r7, #12]
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f006 f9ee 	bl	800d270 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b084      	sub	sp, #16
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
 8006eae:	460b      	mov	r3, r1
 8006eb0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006eb2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	da0c      	bge.n	8006ed4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006eba:	78fb      	ldrb	r3, [r7, #3]
 8006ebc:	f003 020f 	and.w	r2, r3, #15
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	00db      	lsls	r3, r3, #3
 8006ec4:	4413      	add	r3, r2
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	3310      	adds	r3, #16
 8006eca:	687a      	ldr	r2, [r7, #4]
 8006ecc:	4413      	add	r3, r2
 8006ece:	3304      	adds	r3, #4
 8006ed0:	60fb      	str	r3, [r7, #12]
 8006ed2:	e00c      	b.n	8006eee <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ed4:	78fb      	ldrb	r3, [r7, #3]
 8006ed6:	f003 020f 	and.w	r2, r3, #15
 8006eda:	4613      	mov	r3, r2
 8006edc:	00db      	lsls	r3, r3, #3
 8006ede:	4413      	add	r3, r2
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	4413      	add	r3, r2
 8006eea:	3304      	adds	r3, #4
 8006eec:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68f9      	ldr	r1, [r7, #12]
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f006 f80d 	bl	800cf14 <USB_EPStopXfer>
 8006efa:	4603      	mov	r3, r0
 8006efc:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006efe:	7afb      	ldrb	r3, [r7, #11]
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3710      	adds	r7, #16
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b08a      	sub	sp, #40	@ 0x28
 8006f0c:	af02      	add	r7, sp, #8
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006f1c:	683a      	ldr	r2, [r7, #0]
 8006f1e:	4613      	mov	r3, r2
 8006f20:	00db      	lsls	r3, r3, #3
 8006f22:	4413      	add	r3, r2
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	3310      	adds	r3, #16
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	3304      	adds	r3, #4
 8006f2e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	695a      	ldr	r2, [r3, #20]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	691b      	ldr	r3, [r3, #16]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d901      	bls.n	8006f40 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e06b      	b.n	8007018 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	691a      	ldr	r2, [r3, #16]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	695b      	ldr	r3, [r3, #20]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	69fa      	ldr	r2, [r7, #28]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d902      	bls.n	8006f5c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	3303      	adds	r3, #3
 8006f60:	089b      	lsrs	r3, r3, #2
 8006f62:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006f64:	e02a      	b.n	8006fbc <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	691a      	ldr	r2, [r3, #16]
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	695b      	ldr	r3, [r3, #20]
 8006f6e:	1ad3      	subs	r3, r2, r3
 8006f70:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	69fa      	ldr	r2, [r7, #28]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d902      	bls.n	8006f82 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006f82:	69fb      	ldr	r3, [r7, #28]
 8006f84:	3303      	adds	r3, #3
 8006f86:	089b      	lsrs	r3, r3, #2
 8006f88:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	68d9      	ldr	r1, [r3, #12]
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	b2da      	uxtb	r2, r3
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006f9a:	9300      	str	r3, [sp, #0]
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	6978      	ldr	r0, [r7, #20]
 8006fa0:	f006 f862 	bl	800d068 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	68da      	ldr	r2, [r3, #12]
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	441a      	add	r2, r3
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	695a      	ldr	r2, [r3, #20]
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	441a      	add	r2, r3
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	015a      	lsls	r2, r3, #5
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	4413      	add	r3, r2
 8006fc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006fcc:	69ba      	ldr	r2, [r7, #24]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d809      	bhi.n	8006fe6 <PCD_WriteEmptyTxFifo+0xde>
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	695a      	ldr	r2, [r3, #20]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d203      	bcs.n	8006fe6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	691b      	ldr	r3, [r3, #16]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1bf      	bne.n	8006f66 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	691a      	ldr	r2, [r3, #16]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	695b      	ldr	r3, [r3, #20]
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d811      	bhi.n	8007016 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	f003 030f 	and.w	r3, r3, #15
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8006ffe:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007006:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	43db      	mvns	r3, r3
 800700c:	6939      	ldr	r1, [r7, #16]
 800700e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007012:	4013      	ands	r3, r2
 8007014:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007016:	2300      	movs	r3, #0
}
 8007018:	4618      	mov	r0, r3
 800701a:	3720      	adds	r7, #32
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b088      	sub	sp, #32
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007030:	69fb      	ldr	r3, [r7, #28]
 8007032:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	333c      	adds	r3, #60	@ 0x3c
 8007038:	3304      	adds	r3, #4
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	015a      	lsls	r2, r3, #5
 8007042:	69bb      	ldr	r3, [r7, #24]
 8007044:	4413      	add	r3, r2
 8007046:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	799b      	ldrb	r3, [r3, #6]
 8007052:	2b01      	cmp	r3, #1
 8007054:	d17b      	bne.n	800714e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f003 0308 	and.w	r3, r3, #8
 800705c:	2b00      	cmp	r3, #0
 800705e:	d015      	beq.n	800708c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	4a61      	ldr	r2, [pc, #388]	@ (80071e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007064:	4293      	cmp	r3, r2
 8007066:	f240 80b9 	bls.w	80071dc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007070:	2b00      	cmp	r3, #0
 8007072:	f000 80b3 	beq.w	80071dc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	015a      	lsls	r2, r3, #5
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	4413      	add	r3, r2
 800707e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007082:	461a      	mov	r2, r3
 8007084:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007088:	6093      	str	r3, [r2, #8]
 800708a:	e0a7      	b.n	80071dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	f003 0320 	and.w	r3, r3, #32
 8007092:	2b00      	cmp	r3, #0
 8007094:	d009      	beq.n	80070aa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	015a      	lsls	r2, r3, #5
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	4413      	add	r3, r2
 800709e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070a2:	461a      	mov	r2, r3
 80070a4:	2320      	movs	r3, #32
 80070a6:	6093      	str	r3, [r2, #8]
 80070a8:	e098      	b.n	80071dc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	f040 8093 	bne.w	80071dc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	4a4b      	ldr	r2, [pc, #300]	@ (80071e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d90f      	bls.n	80070de <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d00a      	beq.n	80070de <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	015a      	lsls	r2, r3, #5
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	4413      	add	r3, r2
 80070d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d4:	461a      	mov	r2, r3
 80070d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070da:	6093      	str	r3, [r2, #8]
 80070dc:	e07e      	b.n	80071dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80070de:	683a      	ldr	r2, [r7, #0]
 80070e0:	4613      	mov	r3, r2
 80070e2:	00db      	lsls	r3, r3, #3
 80070e4:	4413      	add	r3, r2
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	4413      	add	r3, r2
 80070f0:	3304      	adds	r3, #4
 80070f2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6a1a      	ldr	r2, [r3, #32]
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	0159      	lsls	r1, r3, #5
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	440b      	add	r3, r1
 8007100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007104:	691b      	ldr	r3, [r3, #16]
 8007106:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800710a:	1ad2      	subs	r2, r2, r3
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d114      	bne.n	8007140 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	691b      	ldr	r3, [r3, #16]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d109      	bne.n	8007132 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6818      	ldr	r0, [r3, #0]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007128:	461a      	mov	r2, r3
 800712a:	2101      	movs	r1, #1
 800712c:	f006 fa34 	bl	800d598 <USB_EP0_OutStart>
 8007130:	e006      	b.n	8007140 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	68da      	ldr	r2, [r3, #12]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	695b      	ldr	r3, [r3, #20]
 800713a:	441a      	add	r2, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	b2db      	uxtb	r3, r3
 8007144:	4619      	mov	r1, r3
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f008 fd72 	bl	800fc30 <HAL_PCD_DataOutStageCallback>
 800714c:	e046      	b.n	80071dc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	4a26      	ldr	r2, [pc, #152]	@ (80071ec <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d124      	bne.n	80071a0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00a      	beq.n	8007176 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	015a      	lsls	r2, r3, #5
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	4413      	add	r3, r2
 8007168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800716c:	461a      	mov	r2, r3
 800716e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007172:	6093      	str	r3, [r2, #8]
 8007174:	e032      	b.n	80071dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	f003 0320 	and.w	r3, r3, #32
 800717c:	2b00      	cmp	r3, #0
 800717e:	d008      	beq.n	8007192 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	015a      	lsls	r2, r3, #5
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	4413      	add	r3, r2
 8007188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800718c:	461a      	mov	r2, r3
 800718e:	2320      	movs	r3, #32
 8007190:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	b2db      	uxtb	r3, r3
 8007196:	4619      	mov	r1, r3
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f008 fd49 	bl	800fc30 <HAL_PCD_DataOutStageCallback>
 800719e:	e01d      	b.n	80071dc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d114      	bne.n	80071d0 <PCD_EP_OutXfrComplete_int+0x1b0>
 80071a6:	6879      	ldr	r1, [r7, #4]
 80071a8:	683a      	ldr	r2, [r7, #0]
 80071aa:	4613      	mov	r3, r2
 80071ac:	00db      	lsls	r3, r3, #3
 80071ae:	4413      	add	r3, r2
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	440b      	add	r3, r1
 80071b4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d108      	bne.n	80071d0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6818      	ldr	r0, [r3, #0]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80071c8:	461a      	mov	r2, r3
 80071ca:	2100      	movs	r1, #0
 80071cc:	f006 f9e4 	bl	800d598 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	4619      	mov	r1, r3
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f008 fd2a 	bl	800fc30 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3720      	adds	r7, #32
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
 80071e6:	bf00      	nop
 80071e8:	4f54300a 	.word	0x4f54300a
 80071ec:	4f54310a 	.word	0x4f54310a

080071f0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b086      	sub	sp, #24
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	333c      	adds	r3, #60	@ 0x3c
 8007208:	3304      	adds	r3, #4
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	015a      	lsls	r2, r3, #5
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	4413      	add	r3, r2
 8007216:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	4a15      	ldr	r2, [pc, #84]	@ (8007278 <PCD_EP_OutSetupPacket_int+0x88>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d90e      	bls.n	8007244 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800722c:	2b00      	cmp	r3, #0
 800722e:	d009      	beq.n	8007244 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	015a      	lsls	r2, r3, #5
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	4413      	add	r3, r2
 8007238:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800723c:	461a      	mov	r2, r3
 800723e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007242:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f008 fce1 	bl	800fc0c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	4a0a      	ldr	r2, [pc, #40]	@ (8007278 <PCD_EP_OutSetupPacket_int+0x88>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d90c      	bls.n	800726c <PCD_EP_OutSetupPacket_int+0x7c>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	799b      	ldrb	r3, [r3, #6]
 8007256:	2b01      	cmp	r3, #1
 8007258:	d108      	bne.n	800726c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6818      	ldr	r0, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007264:	461a      	mov	r2, r3
 8007266:	2101      	movs	r1, #1
 8007268:	f006 f996 	bl	800d598 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800726c:	2300      	movs	r3, #0
}
 800726e:	4618      	mov	r0, r3
 8007270:	3718      	adds	r7, #24
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	4f54300a 	.word	0x4f54300a

0800727c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	460b      	mov	r3, r1
 8007286:	70fb      	strb	r3, [r7, #3]
 8007288:	4613      	mov	r3, r2
 800728a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007292:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007294:	78fb      	ldrb	r3, [r7, #3]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d107      	bne.n	80072aa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800729a:	883b      	ldrh	r3, [r7, #0]
 800729c:	0419      	lsls	r1, r3, #16
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	68ba      	ldr	r2, [r7, #8]
 80072a4:	430a      	orrs	r2, r1
 80072a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80072a8:	e028      	b.n	80072fc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072b0:	0c1b      	lsrs	r3, r3, #16
 80072b2:	68ba      	ldr	r2, [r7, #8]
 80072b4:	4413      	add	r3, r2
 80072b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80072b8:	2300      	movs	r3, #0
 80072ba:	73fb      	strb	r3, [r7, #15]
 80072bc:	e00d      	b.n	80072da <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
 80072c4:	3340      	adds	r3, #64	@ 0x40
 80072c6:	009b      	lsls	r3, r3, #2
 80072c8:	4413      	add	r3, r2
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	0c1b      	lsrs	r3, r3, #16
 80072ce:	68ba      	ldr	r2, [r7, #8]
 80072d0:	4413      	add	r3, r2
 80072d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80072d4:	7bfb      	ldrb	r3, [r7, #15]
 80072d6:	3301      	adds	r3, #1
 80072d8:	73fb      	strb	r3, [r7, #15]
 80072da:	7bfa      	ldrb	r2, [r7, #15]
 80072dc:	78fb      	ldrb	r3, [r7, #3]
 80072de:	3b01      	subs	r3, #1
 80072e0:	429a      	cmp	r2, r3
 80072e2:	d3ec      	bcc.n	80072be <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80072e4:	883b      	ldrh	r3, [r7, #0]
 80072e6:	0418      	lsls	r0, r3, #16
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6819      	ldr	r1, [r3, #0]
 80072ec:	78fb      	ldrb	r3, [r7, #3]
 80072ee:	3b01      	subs	r3, #1
 80072f0:	68ba      	ldr	r2, [r7, #8]
 80072f2:	4302      	orrs	r2, r0
 80072f4:	3340      	adds	r3, #64	@ 0x40
 80072f6:	009b      	lsls	r3, r3, #2
 80072f8:	440b      	add	r3, r1
 80072fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3714      	adds	r7, #20
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr

0800730a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800730a:	b480      	push	{r7}
 800730c:	b083      	sub	sp, #12
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
 8007312:	460b      	mov	r3, r1
 8007314:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	887a      	ldrh	r2, [r7, #2]
 800731c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800732c:	b480      	push	{r7}
 800732e:	b085      	sub	sp, #20
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2201      	movs	r2, #1
 800733e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2200      	movs	r2, #0
 8007346:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	699b      	ldr	r3, [r3, #24]
 800734e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800735a:	4b05      	ldr	r3, [pc, #20]	@ (8007370 <HAL_PCDEx_ActivateLPM+0x44>)
 800735c:	4313      	orrs	r3, r2
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8007362:	2300      	movs	r3, #0
}
 8007364:	4618      	mov	r0, r3
 8007366:	3714      	adds	r7, #20
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr
 8007370:	10000003 	.word	0x10000003

08007374 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b082      	sub	sp, #8
 8007378:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800737a:	2300      	movs	r3, #0
 800737c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800737e:	4b23      	ldr	r3, [pc, #140]	@ (800740c <HAL_PWREx_EnableOverDrive+0x98>)
 8007380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007382:	4a22      	ldr	r2, [pc, #136]	@ (800740c <HAL_PWREx_EnableOverDrive+0x98>)
 8007384:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007388:	6413      	str	r3, [r2, #64]	@ 0x40
 800738a:	4b20      	ldr	r3, [pc, #128]	@ (800740c <HAL_PWREx_EnableOverDrive+0x98>)
 800738c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800738e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007392:	603b      	str	r3, [r7, #0]
 8007394:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007396:	4b1e      	ldr	r3, [pc, #120]	@ (8007410 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a1d      	ldr	r2, [pc, #116]	@ (8007410 <HAL_PWREx_EnableOverDrive+0x9c>)
 800739c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073a0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80073a2:	f7fd f83b 	bl	800441c <HAL_GetTick>
 80073a6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80073a8:	e009      	b.n	80073be <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80073aa:	f7fd f837 	bl	800441c <HAL_GetTick>
 80073ae:	4602      	mov	r2, r0
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	1ad3      	subs	r3, r2, r3
 80073b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80073b8:	d901      	bls.n	80073be <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80073ba:	2303      	movs	r3, #3
 80073bc:	e022      	b.n	8007404 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80073be:	4b14      	ldr	r3, [pc, #80]	@ (8007410 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073ca:	d1ee      	bne.n	80073aa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80073cc:	4b10      	ldr	r3, [pc, #64]	@ (8007410 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a0f      	ldr	r2, [pc, #60]	@ (8007410 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073d6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80073d8:	f7fd f820 	bl	800441c <HAL_GetTick>
 80073dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80073de:	e009      	b.n	80073f4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80073e0:	f7fd f81c 	bl	800441c <HAL_GetTick>
 80073e4:	4602      	mov	r2, r0
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80073ee:	d901      	bls.n	80073f4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80073f0:	2303      	movs	r3, #3
 80073f2:	e007      	b.n	8007404 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80073f4:	4b06      	ldr	r3, [pc, #24]	@ (8007410 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007400:	d1ee      	bne.n	80073e0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007402:	2300      	movs	r3, #0
}
 8007404:	4618      	mov	r0, r3
 8007406:	3708      	adds	r7, #8
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}
 800740c:	40023800 	.word	0x40023800
 8007410:	40007000 	.word	0x40007000

08007414 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b086      	sub	sp, #24
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800741c:	2300      	movs	r3, #0
 800741e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d101      	bne.n	800742a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	e291      	b.n	800794e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 0301 	and.w	r3, r3, #1
 8007432:	2b00      	cmp	r3, #0
 8007434:	f000 8087 	beq.w	8007546 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007438:	4b96      	ldr	r3, [pc, #600]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f003 030c 	and.w	r3, r3, #12
 8007440:	2b04      	cmp	r3, #4
 8007442:	d00c      	beq.n	800745e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007444:	4b93      	ldr	r3, [pc, #588]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	f003 030c 	and.w	r3, r3, #12
 800744c:	2b08      	cmp	r3, #8
 800744e:	d112      	bne.n	8007476 <HAL_RCC_OscConfig+0x62>
 8007450:	4b90      	ldr	r3, [pc, #576]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007458:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800745c:	d10b      	bne.n	8007476 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800745e:	4b8d      	ldr	r3, [pc, #564]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007466:	2b00      	cmp	r3, #0
 8007468:	d06c      	beq.n	8007544 <HAL_RCC_OscConfig+0x130>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d168      	bne.n	8007544 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e26b      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800747e:	d106      	bne.n	800748e <HAL_RCC_OscConfig+0x7a>
 8007480:	4b84      	ldr	r3, [pc, #528]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a83      	ldr	r2, [pc, #524]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007486:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800748a:	6013      	str	r3, [r2, #0]
 800748c:	e02e      	b.n	80074ec <HAL_RCC_OscConfig+0xd8>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d10c      	bne.n	80074b0 <HAL_RCC_OscConfig+0x9c>
 8007496:	4b7f      	ldr	r3, [pc, #508]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a7e      	ldr	r2, [pc, #504]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 800749c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074a0:	6013      	str	r3, [r2, #0]
 80074a2:	4b7c      	ldr	r3, [pc, #496]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a7b      	ldr	r2, [pc, #492]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80074a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80074ac:	6013      	str	r3, [r2, #0]
 80074ae:	e01d      	b.n	80074ec <HAL_RCC_OscConfig+0xd8>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074b8:	d10c      	bne.n	80074d4 <HAL_RCC_OscConfig+0xc0>
 80074ba:	4b76      	ldr	r3, [pc, #472]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a75      	ldr	r2, [pc, #468]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80074c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80074c4:	6013      	str	r3, [r2, #0]
 80074c6:	4b73      	ldr	r3, [pc, #460]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a72      	ldr	r2, [pc, #456]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80074cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074d0:	6013      	str	r3, [r2, #0]
 80074d2:	e00b      	b.n	80074ec <HAL_RCC_OscConfig+0xd8>
 80074d4:	4b6f      	ldr	r3, [pc, #444]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a6e      	ldr	r2, [pc, #440]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80074da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074de:	6013      	str	r3, [r2, #0]
 80074e0:	4b6c      	ldr	r3, [pc, #432]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a6b      	ldr	r2, [pc, #428]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80074e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80074ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d013      	beq.n	800751c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074f4:	f7fc ff92 	bl	800441c <HAL_GetTick>
 80074f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074fa:	e008      	b.n	800750e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80074fc:	f7fc ff8e 	bl	800441c <HAL_GetTick>
 8007500:	4602      	mov	r2, r0
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	1ad3      	subs	r3, r2, r3
 8007506:	2b64      	cmp	r3, #100	@ 0x64
 8007508:	d901      	bls.n	800750e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800750a:	2303      	movs	r3, #3
 800750c:	e21f      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800750e:	4b61      	ldr	r3, [pc, #388]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d0f0      	beq.n	80074fc <HAL_RCC_OscConfig+0xe8>
 800751a:	e014      	b.n	8007546 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800751c:	f7fc ff7e 	bl	800441c <HAL_GetTick>
 8007520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007522:	e008      	b.n	8007536 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007524:	f7fc ff7a 	bl	800441c <HAL_GetTick>
 8007528:	4602      	mov	r2, r0
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	1ad3      	subs	r3, r2, r3
 800752e:	2b64      	cmp	r3, #100	@ 0x64
 8007530:	d901      	bls.n	8007536 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007532:	2303      	movs	r3, #3
 8007534:	e20b      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007536:	4b57      	ldr	r3, [pc, #348]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800753e:	2b00      	cmp	r3, #0
 8007540:	d1f0      	bne.n	8007524 <HAL_RCC_OscConfig+0x110>
 8007542:	e000      	b.n	8007546 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007544:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f003 0302 	and.w	r3, r3, #2
 800754e:	2b00      	cmp	r3, #0
 8007550:	d069      	beq.n	8007626 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007552:	4b50      	ldr	r3, [pc, #320]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	f003 030c 	and.w	r3, r3, #12
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00b      	beq.n	8007576 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800755e:	4b4d      	ldr	r3, [pc, #308]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	f003 030c 	and.w	r3, r3, #12
 8007566:	2b08      	cmp	r3, #8
 8007568:	d11c      	bne.n	80075a4 <HAL_RCC_OscConfig+0x190>
 800756a:	4b4a      	ldr	r3, [pc, #296]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d116      	bne.n	80075a4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007576:	4b47      	ldr	r3, [pc, #284]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f003 0302 	and.w	r3, r3, #2
 800757e:	2b00      	cmp	r3, #0
 8007580:	d005      	beq.n	800758e <HAL_RCC_OscConfig+0x17a>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	2b01      	cmp	r3, #1
 8007588:	d001      	beq.n	800758e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	e1df      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800758e:	4b41      	ldr	r3, [pc, #260]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	691b      	ldr	r3, [r3, #16]
 800759a:	00db      	lsls	r3, r3, #3
 800759c:	493d      	ldr	r1, [pc, #244]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 800759e:	4313      	orrs	r3, r2
 80075a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075a2:	e040      	b.n	8007626 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d023      	beq.n	80075f4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80075ac:	4b39      	ldr	r3, [pc, #228]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a38      	ldr	r2, [pc, #224]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80075b2:	f043 0301 	orr.w	r3, r3, #1
 80075b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075b8:	f7fc ff30 	bl	800441c <HAL_GetTick>
 80075bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075be:	e008      	b.n	80075d2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075c0:	f7fc ff2c 	bl	800441c <HAL_GetTick>
 80075c4:	4602      	mov	r2, r0
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	1ad3      	subs	r3, r2, r3
 80075ca:	2b02      	cmp	r3, #2
 80075cc:	d901      	bls.n	80075d2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80075ce:	2303      	movs	r3, #3
 80075d0:	e1bd      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075d2:	4b30      	ldr	r3, [pc, #192]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 0302 	and.w	r3, r3, #2
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d0f0      	beq.n	80075c0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075de:	4b2d      	ldr	r3, [pc, #180]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	691b      	ldr	r3, [r3, #16]
 80075ea:	00db      	lsls	r3, r3, #3
 80075ec:	4929      	ldr	r1, [pc, #164]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80075ee:	4313      	orrs	r3, r2
 80075f0:	600b      	str	r3, [r1, #0]
 80075f2:	e018      	b.n	8007626 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80075f4:	4b27      	ldr	r3, [pc, #156]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a26      	ldr	r2, [pc, #152]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 80075fa:	f023 0301 	bic.w	r3, r3, #1
 80075fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007600:	f7fc ff0c 	bl	800441c <HAL_GetTick>
 8007604:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007606:	e008      	b.n	800761a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007608:	f7fc ff08 	bl	800441c <HAL_GetTick>
 800760c:	4602      	mov	r2, r0
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	2b02      	cmp	r3, #2
 8007614:	d901      	bls.n	800761a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007616:	2303      	movs	r3, #3
 8007618:	e199      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800761a:	4b1e      	ldr	r3, [pc, #120]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f003 0302 	and.w	r3, r3, #2
 8007622:	2b00      	cmp	r3, #0
 8007624:	d1f0      	bne.n	8007608 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f003 0308 	and.w	r3, r3, #8
 800762e:	2b00      	cmp	r3, #0
 8007630:	d038      	beq.n	80076a4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	695b      	ldr	r3, [r3, #20]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d019      	beq.n	800766e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800763a:	4b16      	ldr	r3, [pc, #88]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 800763c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800763e:	4a15      	ldr	r2, [pc, #84]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007640:	f043 0301 	orr.w	r3, r3, #1
 8007644:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007646:	f7fc fee9 	bl	800441c <HAL_GetTick>
 800764a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800764c:	e008      	b.n	8007660 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800764e:	f7fc fee5 	bl	800441c <HAL_GetTick>
 8007652:	4602      	mov	r2, r0
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	1ad3      	subs	r3, r2, r3
 8007658:	2b02      	cmp	r3, #2
 800765a:	d901      	bls.n	8007660 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800765c:	2303      	movs	r3, #3
 800765e:	e176      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007660:	4b0c      	ldr	r3, [pc, #48]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007662:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007664:	f003 0302 	and.w	r3, r3, #2
 8007668:	2b00      	cmp	r3, #0
 800766a:	d0f0      	beq.n	800764e <HAL_RCC_OscConfig+0x23a>
 800766c:	e01a      	b.n	80076a4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800766e:	4b09      	ldr	r3, [pc, #36]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007672:	4a08      	ldr	r2, [pc, #32]	@ (8007694 <HAL_RCC_OscConfig+0x280>)
 8007674:	f023 0301 	bic.w	r3, r3, #1
 8007678:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800767a:	f7fc fecf 	bl	800441c <HAL_GetTick>
 800767e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007680:	e00a      	b.n	8007698 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007682:	f7fc fecb 	bl	800441c <HAL_GetTick>
 8007686:	4602      	mov	r2, r0
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	1ad3      	subs	r3, r2, r3
 800768c:	2b02      	cmp	r3, #2
 800768e:	d903      	bls.n	8007698 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007690:	2303      	movs	r3, #3
 8007692:	e15c      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
 8007694:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007698:	4b91      	ldr	r3, [pc, #580]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 800769a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800769c:	f003 0302 	and.w	r3, r3, #2
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d1ee      	bne.n	8007682 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 0304 	and.w	r3, r3, #4
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	f000 80a4 	beq.w	80077fa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80076b2:	4b8b      	ldr	r3, [pc, #556]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80076b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d10d      	bne.n	80076da <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80076be:	4b88      	ldr	r3, [pc, #544]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80076c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076c2:	4a87      	ldr	r2, [pc, #540]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80076c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80076ca:	4b85      	ldr	r3, [pc, #532]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80076cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076d2:	60bb      	str	r3, [r7, #8]
 80076d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80076d6:	2301      	movs	r3, #1
 80076d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076da:	4b82      	ldr	r3, [pc, #520]	@ (80078e4 <HAL_RCC_OscConfig+0x4d0>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d118      	bne.n	8007718 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80076e6:	4b7f      	ldr	r3, [pc, #508]	@ (80078e4 <HAL_RCC_OscConfig+0x4d0>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a7e      	ldr	r2, [pc, #504]	@ (80078e4 <HAL_RCC_OscConfig+0x4d0>)
 80076ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80076f2:	f7fc fe93 	bl	800441c <HAL_GetTick>
 80076f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076f8:	e008      	b.n	800770c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076fa:	f7fc fe8f 	bl	800441c <HAL_GetTick>
 80076fe:	4602      	mov	r2, r0
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	2b64      	cmp	r3, #100	@ 0x64
 8007706:	d901      	bls.n	800770c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e120      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800770c:	4b75      	ldr	r3, [pc, #468]	@ (80078e4 <HAL_RCC_OscConfig+0x4d0>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007714:	2b00      	cmp	r3, #0
 8007716:	d0f0      	beq.n	80076fa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	2b01      	cmp	r3, #1
 800771e:	d106      	bne.n	800772e <HAL_RCC_OscConfig+0x31a>
 8007720:	4b6f      	ldr	r3, [pc, #444]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007724:	4a6e      	ldr	r2, [pc, #440]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007726:	f043 0301 	orr.w	r3, r3, #1
 800772a:	6713      	str	r3, [r2, #112]	@ 0x70
 800772c:	e02d      	b.n	800778a <HAL_RCC_OscConfig+0x376>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d10c      	bne.n	8007750 <HAL_RCC_OscConfig+0x33c>
 8007736:	4b6a      	ldr	r3, [pc, #424]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800773a:	4a69      	ldr	r2, [pc, #420]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 800773c:	f023 0301 	bic.w	r3, r3, #1
 8007740:	6713      	str	r3, [r2, #112]	@ 0x70
 8007742:	4b67      	ldr	r3, [pc, #412]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007746:	4a66      	ldr	r2, [pc, #408]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007748:	f023 0304 	bic.w	r3, r3, #4
 800774c:	6713      	str	r3, [r2, #112]	@ 0x70
 800774e:	e01c      	b.n	800778a <HAL_RCC_OscConfig+0x376>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	2b05      	cmp	r3, #5
 8007756:	d10c      	bne.n	8007772 <HAL_RCC_OscConfig+0x35e>
 8007758:	4b61      	ldr	r3, [pc, #388]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 800775a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800775c:	4a60      	ldr	r2, [pc, #384]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 800775e:	f043 0304 	orr.w	r3, r3, #4
 8007762:	6713      	str	r3, [r2, #112]	@ 0x70
 8007764:	4b5e      	ldr	r3, [pc, #376]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007768:	4a5d      	ldr	r2, [pc, #372]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 800776a:	f043 0301 	orr.w	r3, r3, #1
 800776e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007770:	e00b      	b.n	800778a <HAL_RCC_OscConfig+0x376>
 8007772:	4b5b      	ldr	r3, [pc, #364]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007774:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007776:	4a5a      	ldr	r2, [pc, #360]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007778:	f023 0301 	bic.w	r3, r3, #1
 800777c:	6713      	str	r3, [r2, #112]	@ 0x70
 800777e:	4b58      	ldr	r3, [pc, #352]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007782:	4a57      	ldr	r2, [pc, #348]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007784:	f023 0304 	bic.w	r3, r3, #4
 8007788:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d015      	beq.n	80077be <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007792:	f7fc fe43 	bl	800441c <HAL_GetTick>
 8007796:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007798:	e00a      	b.n	80077b0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800779a:	f7fc fe3f 	bl	800441c <HAL_GetTick>
 800779e:	4602      	mov	r2, r0
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d901      	bls.n	80077b0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80077ac:	2303      	movs	r3, #3
 80077ae:	e0ce      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077b0:	4b4b      	ldr	r3, [pc, #300]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80077b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077b4:	f003 0302 	and.w	r3, r3, #2
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d0ee      	beq.n	800779a <HAL_RCC_OscConfig+0x386>
 80077bc:	e014      	b.n	80077e8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077be:	f7fc fe2d 	bl	800441c <HAL_GetTick>
 80077c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80077c4:	e00a      	b.n	80077dc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077c6:	f7fc fe29 	bl	800441c <HAL_GetTick>
 80077ca:	4602      	mov	r2, r0
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	1ad3      	subs	r3, r2, r3
 80077d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d901      	bls.n	80077dc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80077d8:	2303      	movs	r3, #3
 80077da:	e0b8      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80077dc:	4b40      	ldr	r3, [pc, #256]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80077de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077e0:	f003 0302 	and.w	r3, r3, #2
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1ee      	bne.n	80077c6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80077e8:	7dfb      	ldrb	r3, [r7, #23]
 80077ea:	2b01      	cmp	r3, #1
 80077ec:	d105      	bne.n	80077fa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80077ee:	4b3c      	ldr	r3, [pc, #240]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80077f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077f2:	4a3b      	ldr	r2, [pc, #236]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80077f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077f8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	699b      	ldr	r3, [r3, #24]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	f000 80a4 	beq.w	800794c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007804:	4b36      	ldr	r3, [pc, #216]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	f003 030c 	and.w	r3, r3, #12
 800780c:	2b08      	cmp	r3, #8
 800780e:	d06b      	beq.n	80078e8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	699b      	ldr	r3, [r3, #24]
 8007814:	2b02      	cmp	r3, #2
 8007816:	d149      	bne.n	80078ac <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007818:	4b31      	ldr	r3, [pc, #196]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a30      	ldr	r2, [pc, #192]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 800781e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007822:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007824:	f7fc fdfa 	bl	800441c <HAL_GetTick>
 8007828:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800782a:	e008      	b.n	800783e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800782c:	f7fc fdf6 	bl	800441c <HAL_GetTick>
 8007830:	4602      	mov	r2, r0
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	2b02      	cmp	r3, #2
 8007838:	d901      	bls.n	800783e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800783a:	2303      	movs	r3, #3
 800783c:	e087      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800783e:	4b28      	ldr	r3, [pc, #160]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007846:	2b00      	cmp	r3, #0
 8007848:	d1f0      	bne.n	800782c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	69da      	ldr	r2, [r3, #28]
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a1b      	ldr	r3, [r3, #32]
 8007852:	431a      	orrs	r2, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007858:	019b      	lsls	r3, r3, #6
 800785a:	431a      	orrs	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007860:	085b      	lsrs	r3, r3, #1
 8007862:	3b01      	subs	r3, #1
 8007864:	041b      	lsls	r3, r3, #16
 8007866:	431a      	orrs	r2, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800786c:	061b      	lsls	r3, r3, #24
 800786e:	4313      	orrs	r3, r2
 8007870:	4a1b      	ldr	r2, [pc, #108]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 8007872:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007876:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007878:	4b19      	ldr	r3, [pc, #100]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a18      	ldr	r2, [pc, #96]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 800787e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007882:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007884:	f7fc fdca 	bl	800441c <HAL_GetTick>
 8007888:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800788a:	e008      	b.n	800789e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800788c:	f7fc fdc6 	bl	800441c <HAL_GetTick>
 8007890:	4602      	mov	r2, r0
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	1ad3      	subs	r3, r2, r3
 8007896:	2b02      	cmp	r3, #2
 8007898:	d901      	bls.n	800789e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800789a:	2303      	movs	r3, #3
 800789c:	e057      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800789e:	4b10      	ldr	r3, [pc, #64]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d0f0      	beq.n	800788c <HAL_RCC_OscConfig+0x478>
 80078aa:	e04f      	b.n	800794c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078ac:	4b0c      	ldr	r3, [pc, #48]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a0b      	ldr	r2, [pc, #44]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80078b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80078b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078b8:	f7fc fdb0 	bl	800441c <HAL_GetTick>
 80078bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078be:	e008      	b.n	80078d2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078c0:	f7fc fdac 	bl	800441c <HAL_GetTick>
 80078c4:	4602      	mov	r2, r0
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	1ad3      	subs	r3, r2, r3
 80078ca:	2b02      	cmp	r3, #2
 80078cc:	d901      	bls.n	80078d2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80078ce:	2303      	movs	r3, #3
 80078d0:	e03d      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078d2:	4b03      	ldr	r3, [pc, #12]	@ (80078e0 <HAL_RCC_OscConfig+0x4cc>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1f0      	bne.n	80078c0 <HAL_RCC_OscConfig+0x4ac>
 80078de:	e035      	b.n	800794c <HAL_RCC_OscConfig+0x538>
 80078e0:	40023800 	.word	0x40023800
 80078e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80078e8:	4b1b      	ldr	r3, [pc, #108]	@ (8007958 <HAL_RCC_OscConfig+0x544>)
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	699b      	ldr	r3, [r3, #24]
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d028      	beq.n	8007948 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007900:	429a      	cmp	r2, r3
 8007902:	d121      	bne.n	8007948 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800790e:	429a      	cmp	r2, r3
 8007910:	d11a      	bne.n	8007948 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007912:	68fa      	ldr	r2, [r7, #12]
 8007914:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007918:	4013      	ands	r3, r2
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800791e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007920:	4293      	cmp	r3, r2
 8007922:	d111      	bne.n	8007948 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800792e:	085b      	lsrs	r3, r3, #1
 8007930:	3b01      	subs	r3, #1
 8007932:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007934:	429a      	cmp	r2, r3
 8007936:	d107      	bne.n	8007948 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007942:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007944:	429a      	cmp	r2, r3
 8007946:	d001      	beq.n	800794c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e000      	b.n	800794e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	4618      	mov	r0, r3
 8007950:	3718      	adds	r7, #24
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	40023800 	.word	0x40023800

0800795c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007966:	2300      	movs	r3, #0
 8007968:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d101      	bne.n	8007974 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007970:	2301      	movs	r3, #1
 8007972:	e0d0      	b.n	8007b16 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007974:	4b6a      	ldr	r3, [pc, #424]	@ (8007b20 <HAL_RCC_ClockConfig+0x1c4>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f003 030f 	and.w	r3, r3, #15
 800797c:	683a      	ldr	r2, [r7, #0]
 800797e:	429a      	cmp	r2, r3
 8007980:	d910      	bls.n	80079a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007982:	4b67      	ldr	r3, [pc, #412]	@ (8007b20 <HAL_RCC_ClockConfig+0x1c4>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f023 020f 	bic.w	r2, r3, #15
 800798a:	4965      	ldr	r1, [pc, #404]	@ (8007b20 <HAL_RCC_ClockConfig+0x1c4>)
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	4313      	orrs	r3, r2
 8007990:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007992:	4b63      	ldr	r3, [pc, #396]	@ (8007b20 <HAL_RCC_ClockConfig+0x1c4>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f003 030f 	and.w	r3, r3, #15
 800799a:	683a      	ldr	r2, [r7, #0]
 800799c:	429a      	cmp	r2, r3
 800799e:	d001      	beq.n	80079a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80079a0:	2301      	movs	r3, #1
 80079a2:	e0b8      	b.n	8007b16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f003 0302 	and.w	r3, r3, #2
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d020      	beq.n	80079f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 0304 	and.w	r3, r3, #4
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d005      	beq.n	80079c8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80079bc:	4b59      	ldr	r3, [pc, #356]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	4a58      	ldr	r2, [pc, #352]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 80079c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80079c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f003 0308 	and.w	r3, r3, #8
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d005      	beq.n	80079e0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80079d4:	4b53      	ldr	r3, [pc, #332]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	4a52      	ldr	r2, [pc, #328]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 80079da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80079de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079e0:	4b50      	ldr	r3, [pc, #320]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	494d      	ldr	r1, [pc, #308]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 80079ee:	4313      	orrs	r3, r2
 80079f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f003 0301 	and.w	r3, r3, #1
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d040      	beq.n	8007a80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d107      	bne.n	8007a16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a06:	4b47      	ldr	r3, [pc, #284]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d115      	bne.n	8007a3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e07f      	b.n	8007b16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	2b02      	cmp	r3, #2
 8007a1c:	d107      	bne.n	8007a2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a1e:	4b41      	ldr	r3, [pc, #260]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d109      	bne.n	8007a3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e073      	b.n	8007b16 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a2e:	4b3d      	ldr	r3, [pc, #244]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 0302 	and.w	r3, r3, #2
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d101      	bne.n	8007a3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e06b      	b.n	8007b16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a3e:	4b39      	ldr	r3, [pc, #228]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f023 0203 	bic.w	r2, r3, #3
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	4936      	ldr	r1, [pc, #216]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a50:	f7fc fce4 	bl	800441c <HAL_GetTick>
 8007a54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a56:	e00a      	b.n	8007a6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a58:	f7fc fce0 	bl	800441c <HAL_GetTick>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	1ad3      	subs	r3, r2, r3
 8007a62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d901      	bls.n	8007a6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007a6a:	2303      	movs	r3, #3
 8007a6c:	e053      	b.n	8007b16 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a6e:	4b2d      	ldr	r3, [pc, #180]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	f003 020c 	and.w	r2, r3, #12
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	d1eb      	bne.n	8007a58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a80:	4b27      	ldr	r3, [pc, #156]	@ (8007b20 <HAL_RCC_ClockConfig+0x1c4>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f003 030f 	and.w	r3, r3, #15
 8007a88:	683a      	ldr	r2, [r7, #0]
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d210      	bcs.n	8007ab0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a8e:	4b24      	ldr	r3, [pc, #144]	@ (8007b20 <HAL_RCC_ClockConfig+0x1c4>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f023 020f 	bic.w	r2, r3, #15
 8007a96:	4922      	ldr	r1, [pc, #136]	@ (8007b20 <HAL_RCC_ClockConfig+0x1c4>)
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a9e:	4b20      	ldr	r3, [pc, #128]	@ (8007b20 <HAL_RCC_ClockConfig+0x1c4>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f003 030f 	and.w	r3, r3, #15
 8007aa6:	683a      	ldr	r2, [r7, #0]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d001      	beq.n	8007ab0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e032      	b.n	8007b16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 0304 	and.w	r3, r3, #4
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d008      	beq.n	8007ace <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007abc:	4b19      	ldr	r3, [pc, #100]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	68db      	ldr	r3, [r3, #12]
 8007ac8:	4916      	ldr	r1, [pc, #88]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 8007aca:	4313      	orrs	r3, r2
 8007acc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f003 0308 	and.w	r3, r3, #8
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d009      	beq.n	8007aee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007ada:	4b12      	ldr	r3, [pc, #72]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	00db      	lsls	r3, r3, #3
 8007ae8:	490e      	ldr	r1, [pc, #56]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 8007aea:	4313      	orrs	r3, r2
 8007aec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007aee:	f000 f821 	bl	8007b34 <HAL_RCC_GetSysClockFreq>
 8007af2:	4602      	mov	r2, r0
 8007af4:	4b0b      	ldr	r3, [pc, #44]	@ (8007b24 <HAL_RCC_ClockConfig+0x1c8>)
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	091b      	lsrs	r3, r3, #4
 8007afa:	f003 030f 	and.w	r3, r3, #15
 8007afe:	490a      	ldr	r1, [pc, #40]	@ (8007b28 <HAL_RCC_ClockConfig+0x1cc>)
 8007b00:	5ccb      	ldrb	r3, [r1, r3]
 8007b02:	fa22 f303 	lsr.w	r3, r2, r3
 8007b06:	4a09      	ldr	r2, [pc, #36]	@ (8007b2c <HAL_RCC_ClockConfig+0x1d0>)
 8007b08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007b0a:	4b09      	ldr	r3, [pc, #36]	@ (8007b30 <HAL_RCC_ClockConfig+0x1d4>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7fc fc40 	bl	8004394 <HAL_InitTick>

  return HAL_OK;
 8007b14:	2300      	movs	r3, #0
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3710      	adds	r7, #16
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	bf00      	nop
 8007b20:	40023c00 	.word	0x40023c00
 8007b24:	40023800 	.word	0x40023800
 8007b28:	08014114 	.word	0x08014114
 8007b2c:	20000000 	.word	0x20000000
 8007b30:	20000004 	.word	0x20000004

08007b34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b38:	b094      	sub	sp, #80	@ 0x50
 8007b3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b40:	2300      	movs	r3, #0
 8007b42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b44:	2300      	movs	r3, #0
 8007b46:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b4c:	4b79      	ldr	r3, [pc, #484]	@ (8007d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b4e:	689b      	ldr	r3, [r3, #8]
 8007b50:	f003 030c 	and.w	r3, r3, #12
 8007b54:	2b08      	cmp	r3, #8
 8007b56:	d00d      	beq.n	8007b74 <HAL_RCC_GetSysClockFreq+0x40>
 8007b58:	2b08      	cmp	r3, #8
 8007b5a:	f200 80e1 	bhi.w	8007d20 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d002      	beq.n	8007b68 <HAL_RCC_GetSysClockFreq+0x34>
 8007b62:	2b04      	cmp	r3, #4
 8007b64:	d003      	beq.n	8007b6e <HAL_RCC_GetSysClockFreq+0x3a>
 8007b66:	e0db      	b.n	8007d20 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b68:	4b73      	ldr	r3, [pc, #460]	@ (8007d38 <HAL_RCC_GetSysClockFreq+0x204>)
 8007b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007b6c:	e0db      	b.n	8007d26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007b6e:	4b73      	ldr	r3, [pc, #460]	@ (8007d3c <HAL_RCC_GetSysClockFreq+0x208>)
 8007b70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007b72:	e0d8      	b.n	8007d26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b74:	4b6f      	ldr	r3, [pc, #444]	@ (8007d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b7c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007b7e:	4b6d      	ldr	r3, [pc, #436]	@ (8007d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d063      	beq.n	8007c52 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b8a:	4b6a      	ldr	r3, [pc, #424]	@ (8007d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	099b      	lsrs	r3, r3, #6
 8007b90:	2200      	movs	r2, #0
 8007b92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b94:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ba2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007ba6:	4622      	mov	r2, r4
 8007ba8:	462b      	mov	r3, r5
 8007baa:	f04f 0000 	mov.w	r0, #0
 8007bae:	f04f 0100 	mov.w	r1, #0
 8007bb2:	0159      	lsls	r1, r3, #5
 8007bb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007bb8:	0150      	lsls	r0, r2, #5
 8007bba:	4602      	mov	r2, r0
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	4621      	mov	r1, r4
 8007bc0:	1a51      	subs	r1, r2, r1
 8007bc2:	6139      	str	r1, [r7, #16]
 8007bc4:	4629      	mov	r1, r5
 8007bc6:	eb63 0301 	sbc.w	r3, r3, r1
 8007bca:	617b      	str	r3, [r7, #20]
 8007bcc:	f04f 0200 	mov.w	r2, #0
 8007bd0:	f04f 0300 	mov.w	r3, #0
 8007bd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007bd8:	4659      	mov	r1, fp
 8007bda:	018b      	lsls	r3, r1, #6
 8007bdc:	4651      	mov	r1, sl
 8007bde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007be2:	4651      	mov	r1, sl
 8007be4:	018a      	lsls	r2, r1, #6
 8007be6:	4651      	mov	r1, sl
 8007be8:	ebb2 0801 	subs.w	r8, r2, r1
 8007bec:	4659      	mov	r1, fp
 8007bee:	eb63 0901 	sbc.w	r9, r3, r1
 8007bf2:	f04f 0200 	mov.w	r2, #0
 8007bf6:	f04f 0300 	mov.w	r3, #0
 8007bfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007bfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c06:	4690      	mov	r8, r2
 8007c08:	4699      	mov	r9, r3
 8007c0a:	4623      	mov	r3, r4
 8007c0c:	eb18 0303 	adds.w	r3, r8, r3
 8007c10:	60bb      	str	r3, [r7, #8]
 8007c12:	462b      	mov	r3, r5
 8007c14:	eb49 0303 	adc.w	r3, r9, r3
 8007c18:	60fb      	str	r3, [r7, #12]
 8007c1a:	f04f 0200 	mov.w	r2, #0
 8007c1e:	f04f 0300 	mov.w	r3, #0
 8007c22:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007c26:	4629      	mov	r1, r5
 8007c28:	024b      	lsls	r3, r1, #9
 8007c2a:	4621      	mov	r1, r4
 8007c2c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007c30:	4621      	mov	r1, r4
 8007c32:	024a      	lsls	r2, r1, #9
 8007c34:	4610      	mov	r0, r2
 8007c36:	4619      	mov	r1, r3
 8007c38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c40:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007c44:	f7f9 f848 	bl	8000cd8 <__aeabi_uldivmod>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c50:	e058      	b.n	8007d04 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c52:	4b38      	ldr	r3, [pc, #224]	@ (8007d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	099b      	lsrs	r3, r3, #6
 8007c58:	2200      	movs	r2, #0
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	4611      	mov	r1, r2
 8007c5e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007c62:	623b      	str	r3, [r7, #32]
 8007c64:	2300      	movs	r3, #0
 8007c66:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c68:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007c6c:	4642      	mov	r2, r8
 8007c6e:	464b      	mov	r3, r9
 8007c70:	f04f 0000 	mov.w	r0, #0
 8007c74:	f04f 0100 	mov.w	r1, #0
 8007c78:	0159      	lsls	r1, r3, #5
 8007c7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c7e:	0150      	lsls	r0, r2, #5
 8007c80:	4602      	mov	r2, r0
 8007c82:	460b      	mov	r3, r1
 8007c84:	4641      	mov	r1, r8
 8007c86:	ebb2 0a01 	subs.w	sl, r2, r1
 8007c8a:	4649      	mov	r1, r9
 8007c8c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007c90:	f04f 0200 	mov.w	r2, #0
 8007c94:	f04f 0300 	mov.w	r3, #0
 8007c98:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007c9c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007ca0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007ca4:	ebb2 040a 	subs.w	r4, r2, sl
 8007ca8:	eb63 050b 	sbc.w	r5, r3, fp
 8007cac:	f04f 0200 	mov.w	r2, #0
 8007cb0:	f04f 0300 	mov.w	r3, #0
 8007cb4:	00eb      	lsls	r3, r5, #3
 8007cb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007cba:	00e2      	lsls	r2, r4, #3
 8007cbc:	4614      	mov	r4, r2
 8007cbe:	461d      	mov	r5, r3
 8007cc0:	4643      	mov	r3, r8
 8007cc2:	18e3      	adds	r3, r4, r3
 8007cc4:	603b      	str	r3, [r7, #0]
 8007cc6:	464b      	mov	r3, r9
 8007cc8:	eb45 0303 	adc.w	r3, r5, r3
 8007ccc:	607b      	str	r3, [r7, #4]
 8007cce:	f04f 0200 	mov.w	r2, #0
 8007cd2:	f04f 0300 	mov.w	r3, #0
 8007cd6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007cda:	4629      	mov	r1, r5
 8007cdc:	028b      	lsls	r3, r1, #10
 8007cde:	4621      	mov	r1, r4
 8007ce0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007ce4:	4621      	mov	r1, r4
 8007ce6:	028a      	lsls	r2, r1, #10
 8007ce8:	4610      	mov	r0, r2
 8007cea:	4619      	mov	r1, r3
 8007cec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cee:	2200      	movs	r2, #0
 8007cf0:	61bb      	str	r3, [r7, #24]
 8007cf2:	61fa      	str	r2, [r7, #28]
 8007cf4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007cf8:	f7f8 ffee 	bl	8000cd8 <__aeabi_uldivmod>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	460b      	mov	r3, r1
 8007d00:	4613      	mov	r3, r2
 8007d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007d04:	4b0b      	ldr	r3, [pc, #44]	@ (8007d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	0c1b      	lsrs	r3, r3, #16
 8007d0a:	f003 0303 	and.w	r3, r3, #3
 8007d0e:	3301      	adds	r3, #1
 8007d10:	005b      	lsls	r3, r3, #1
 8007d12:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007d14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007d1e:	e002      	b.n	8007d26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007d20:	4b05      	ldr	r3, [pc, #20]	@ (8007d38 <HAL_RCC_GetSysClockFreq+0x204>)
 8007d22:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007d24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3750      	adds	r7, #80	@ 0x50
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d32:	bf00      	nop
 8007d34:	40023800 	.word	0x40023800
 8007d38:	00f42400 	.word	0x00f42400
 8007d3c:	007a1200 	.word	0x007a1200

08007d40 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d40:	b480      	push	{r7}
 8007d42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d44:	4b03      	ldr	r3, [pc, #12]	@ (8007d54 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d46:	681b      	ldr	r3, [r3, #0]
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr
 8007d52:	bf00      	nop
 8007d54:	20000000 	.word	0x20000000

08007d58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007d5c:	f7ff fff0 	bl	8007d40 <HAL_RCC_GetHCLKFreq>
 8007d60:	4602      	mov	r2, r0
 8007d62:	4b05      	ldr	r3, [pc, #20]	@ (8007d78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	0a9b      	lsrs	r3, r3, #10
 8007d68:	f003 0307 	and.w	r3, r3, #7
 8007d6c:	4903      	ldr	r1, [pc, #12]	@ (8007d7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d6e:	5ccb      	ldrb	r3, [r1, r3]
 8007d70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	bd80      	pop	{r7, pc}
 8007d78:	40023800 	.word	0x40023800
 8007d7c:	08014124 	.word	0x08014124

08007d80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007d84:	f7ff ffdc 	bl	8007d40 <HAL_RCC_GetHCLKFreq>
 8007d88:	4602      	mov	r2, r0
 8007d8a:	4b05      	ldr	r3, [pc, #20]	@ (8007da0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	0b5b      	lsrs	r3, r3, #13
 8007d90:	f003 0307 	and.w	r3, r3, #7
 8007d94:	4903      	ldr	r1, [pc, #12]	@ (8007da4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d96:	5ccb      	ldrb	r3, [r1, r3]
 8007d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	40023800 	.word	0x40023800
 8007da4:	08014124 	.word	0x08014124

08007da8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b088      	sub	sp, #32
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007db0:	2300      	movs	r3, #0
 8007db2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007db4:	2300      	movs	r3, #0
 8007db6:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8007db8:	2300      	movs	r3, #0
 8007dba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f003 0301 	and.w	r3, r3, #1
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d012      	beq.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007dcc:	4b65      	ldr	r3, [pc, #404]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	4a64      	ldr	r2, [pc, #400]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007dd2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007dd6:	6093      	str	r3, [r2, #8]
 8007dd8:	4b62      	ldr	r3, [pc, #392]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007dda:	689a      	ldr	r2, [r3, #8]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007de0:	4960      	ldr	r1, [pc, #384]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007de2:	4313      	orrs	r3, r2
 8007de4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d101      	bne.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8007dee:	2301      	movs	r3, #1
 8007df0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d017      	beq.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007dfe:	4b59      	ldr	r3, [pc, #356]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007e00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e04:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e0c:	4955      	ldr	r1, [pc, #340]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e1c:	d101      	bne.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d101      	bne.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d017      	beq.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007e3a:	4b4a      	ldr	r3, [pc, #296]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007e3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e40:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e48:	4946      	ldr	r1, [pc, #280]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e58:	d101      	bne.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d101      	bne.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8007e66:	2301      	movs	r3, #1
 8007e68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f003 0320 	and.w	r3, r3, #32
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	f000 808b 	beq.w	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007e78:	4b3a      	ldr	r3, [pc, #232]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e7c:	4a39      	ldr	r2, [pc, #228]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007e7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e82:	6413      	str	r3, [r2, #64]	@ 0x40
 8007e84:	4b37      	ldr	r3, [pc, #220]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e8c:	60fb      	str	r3, [r7, #12]
 8007e8e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007e90:	4b35      	ldr	r3, [pc, #212]	@ (8007f68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a34      	ldr	r2, [pc, #208]	@ (8007f68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007e96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e9c:	f7fc fabe 	bl	800441c <HAL_GetTick>
 8007ea0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007ea2:	e008      	b.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ea4:	f7fc faba 	bl	800441c <HAL_GetTick>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	1ad3      	subs	r3, r2, r3
 8007eae:	2b64      	cmp	r3, #100	@ 0x64
 8007eb0:	d901      	bls.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007eb2:	2303      	movs	r3, #3
 8007eb4:	e2bc      	b.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007eb6:	4b2c      	ldr	r3, [pc, #176]	@ (8007f68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d0f0      	beq.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007ec2:	4b28      	ldr	r3, [pc, #160]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ec6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007eca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d035      	beq.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ed6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007eda:	693a      	ldr	r2, [r7, #16]
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d02e      	beq.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007ee0:	4b20      	ldr	r3, [pc, #128]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007ee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ee4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ee8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007eea:	4b1e      	ldr	r3, [pc, #120]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007eee:	4a1d      	ldr	r2, [pc, #116]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007ef0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ef4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007ef6:	4b1b      	ldr	r3, [pc, #108]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007efa:	4a1a      	ldr	r2, [pc, #104]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007efc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007f00:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007f02:	4a18      	ldr	r2, [pc, #96]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007f08:	4b16      	ldr	r3, [pc, #88]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d114      	bne.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f14:	f7fc fa82 	bl	800441c <HAL_GetTick>
 8007f18:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f1a:	e00a      	b.n	8007f32 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f1c:	f7fc fa7e 	bl	800441c <HAL_GetTick>
 8007f20:	4602      	mov	r2, r0
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d901      	bls.n	8007f32 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8007f2e:	2303      	movs	r3, #3
 8007f30:	e27e      	b.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f32:	4b0c      	ldr	r3, [pc, #48]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f36:	f003 0302 	and.w	r3, r3, #2
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d0ee      	beq.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f4a:	d111      	bne.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8007f4c:	4b05      	ldr	r3, [pc, #20]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8007f58:	4b04      	ldr	r3, [pc, #16]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8007f5a:	400b      	ands	r3, r1
 8007f5c:	4901      	ldr	r1, [pc, #4]	@ (8007f64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	608b      	str	r3, [r1, #8]
 8007f62:	e00b      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8007f64:	40023800 	.word	0x40023800
 8007f68:	40007000 	.word	0x40007000
 8007f6c:	0ffffcff 	.word	0x0ffffcff
 8007f70:	4ba4      	ldr	r3, [pc, #656]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	4aa3      	ldr	r2, [pc, #652]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007f76:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007f7a:	6093      	str	r3, [r2, #8]
 8007f7c:	4ba1      	ldr	r3, [pc, #644]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007f7e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f88:	499e      	ldr	r1, [pc, #632]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 0310 	and.w	r3, r3, #16
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d010      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007f9a:	4b9a      	ldr	r3, [pc, #616]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fa0:	4a98      	ldr	r2, [pc, #608]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007fa2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007fa6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007faa:	4b96      	ldr	r3, [pc, #600]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007fac:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fb4:	4993      	ldr	r1, [pc, #588]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00a      	beq.n	8007fde <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007fc8:	4b8e      	ldr	r3, [pc, #568]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fce:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fd6:	498b      	ldr	r1, [pc, #556]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00a      	beq.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007fea:	4b86      	ldr	r3, [pc, #536]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ff0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ff8:	4982      	ldr	r1, [pc, #520]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008008:	2b00      	cmp	r3, #0
 800800a:	d00a      	beq.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800800c:	4b7d      	ldr	r3, [pc, #500]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800800e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008012:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800801a:	497a      	ldr	r1, [pc, #488]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800801c:	4313      	orrs	r3, r2
 800801e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800802a:	2b00      	cmp	r3, #0
 800802c:	d00a      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800802e:	4b75      	ldr	r3, [pc, #468]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008034:	f023 0203 	bic.w	r2, r3, #3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800803c:	4971      	ldr	r1, [pc, #452]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800803e:	4313      	orrs	r3, r2
 8008040:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00a      	beq.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008050:	4b6c      	ldr	r3, [pc, #432]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008056:	f023 020c 	bic.w	r2, r3, #12
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805e:	4969      	ldr	r1, [pc, #420]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008060:	4313      	orrs	r3, r2
 8008062:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00a      	beq.n	8008088 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008072:	4b64      	ldr	r3, [pc, #400]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008074:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008078:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008080:	4960      	ldr	r1, [pc, #384]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008082:	4313      	orrs	r3, r2
 8008084:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008090:	2b00      	cmp	r3, #0
 8008092:	d00a      	beq.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008094:	4b5b      	ldr	r3, [pc, #364]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800809a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080a2:	4958      	ldr	r1, [pc, #352]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80080a4:	4313      	orrs	r3, r2
 80080a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00a      	beq.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80080b6:	4b53      	ldr	r3, [pc, #332]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80080b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080c4:	494f      	ldr	r1, [pc, #316]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80080c6:	4313      	orrs	r3, r2
 80080c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d00a      	beq.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80080d8:	4b4a      	ldr	r3, [pc, #296]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80080da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080de:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080e6:	4947      	ldr	r1, [pc, #284]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80080e8:	4313      	orrs	r3, r2
 80080ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00a      	beq.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80080fa:	4b42      	ldr	r3, [pc, #264]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80080fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008100:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008108:	493e      	ldr	r1, [pc, #248]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800810a:	4313      	orrs	r3, r2
 800810c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00a      	beq.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800811c:	4b39      	ldr	r3, [pc, #228]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800811e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008122:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800812a:	4936      	ldr	r1, [pc, #216]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800812c:	4313      	orrs	r3, r2
 800812e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800813a:	2b00      	cmp	r3, #0
 800813c:	d011      	beq.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800813e:	4b31      	ldr	r3, [pc, #196]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008144:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800814c:	492d      	ldr	r1, [pc, #180]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800814e:	4313      	orrs	r3, r2
 8008150:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008158:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800815c:	d101      	bne.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 800815e:	2301      	movs	r3, #1
 8008160:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800816a:	2b00      	cmp	r3, #0
 800816c:	d00a      	beq.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800816e:	4b25      	ldr	r3, [pc, #148]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008174:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800817c:	4921      	ldr	r1, [pc, #132]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800817e:	4313      	orrs	r3, r2
 8008180:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800818c:	2b00      	cmp	r3, #0
 800818e:	d00a      	beq.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008190:	4b1c      	ldr	r3, [pc, #112]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008196:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800819e:	4919      	ldr	r1, [pc, #100]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80081a0:	4313      	orrs	r3, r2
 80081a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00a      	beq.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80081b2:	4b14      	ldr	r3, [pc, #80]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80081b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081b8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081c0:	4910      	ldr	r1, [pc, #64]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80081c2:	4313      	orrs	r3, r2
 80081c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d006      	beq.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x434>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	f000 809d 	beq.w	8008316 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80081dc:	4b09      	ldr	r3, [pc, #36]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a08      	ldr	r2, [pc, #32]	@ (8008204 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80081e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80081e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081e8:	f7fc f918 	bl	800441c <HAL_GetTick>
 80081ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80081ee:	e00b      	b.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80081f0:	f7fc f914 	bl	800441c <HAL_GetTick>
 80081f4:	4602      	mov	r2, r0
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	1ad3      	subs	r3, r2, r3
 80081fa:	2b64      	cmp	r3, #100	@ 0x64
 80081fc:	d904      	bls.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80081fe:	2303      	movs	r3, #3
 8008200:	e116      	b.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8008202:	bf00      	nop
 8008204:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008208:	4b8b      	ldr	r3, [pc, #556]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008210:	2b00      	cmp	r3, #0
 8008212:	d1ed      	bne.n	80081f0 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f003 0301 	and.w	r3, r3, #1
 800821c:	2b00      	cmp	r3, #0
 800821e:	d017      	beq.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008224:	2b00      	cmp	r3, #0
 8008226:	d113      	bne.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008228:	4b83      	ldr	r3, [pc, #524]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800822a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800822e:	0e1b      	lsrs	r3, r3, #24
 8008230:	f003 030f 	and.w	r3, r3, #15
 8008234:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	019a      	lsls	r2, r3, #6
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	061b      	lsls	r3, r3, #24
 8008240:	431a      	orrs	r2, r3
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	689b      	ldr	r3, [r3, #8]
 8008246:	071b      	lsls	r3, r3, #28
 8008248:	497b      	ldr	r1, [pc, #492]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800824a:	4313      	orrs	r3, r2
 800824c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008258:	2b00      	cmp	r3, #0
 800825a:	d004      	beq.n	8008266 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008260:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008264:	d00a      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800826e:	2b00      	cmp	r3, #0
 8008270:	d024      	beq.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008276:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800827a:	d11f      	bne.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800827c:	4b6e      	ldr	r3, [pc, #440]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800827e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008282:	0f1b      	lsrs	r3, r3, #28
 8008284:	f003 0307 	and.w	r3, r3, #7
 8008288:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	019a      	lsls	r2, r3, #6
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	061b      	lsls	r3, r3, #24
 8008296:	431a      	orrs	r2, r3
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	071b      	lsls	r3, r3, #28
 800829c:	4966      	ldr	r1, [pc, #408]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800829e:	4313      	orrs	r3, r2
 80082a0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80082a4:	4b64      	ldr	r3, [pc, #400]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80082a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082aa:	f023 021f 	bic.w	r2, r3, #31
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	69db      	ldr	r3, [r3, #28]
 80082b2:	3b01      	subs	r3, #1
 80082b4:	4960      	ldr	r1, [pc, #384]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80082b6:	4313      	orrs	r3, r2
 80082b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d00d      	beq.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	019a      	lsls	r2, r3, #6
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	68db      	ldr	r3, [r3, #12]
 80082d2:	061b      	lsls	r3, r3, #24
 80082d4:	431a      	orrs	r2, r3
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	071b      	lsls	r3, r3, #28
 80082dc:	4956      	ldr	r1, [pc, #344]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80082de:	4313      	orrs	r3, r2
 80082e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80082e4:	4b54      	ldr	r3, [pc, #336]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a53      	ldr	r2, [pc, #332]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80082ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80082ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082f0:	f7fc f894 	bl	800441c <HAL_GetTick>
 80082f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80082f6:	e008      	b.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80082f8:	f7fc f890 	bl	800441c <HAL_GetTick>
 80082fc:	4602      	mov	r2, r0
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	1ad3      	subs	r3, r2, r3
 8008302:	2b64      	cmp	r3, #100	@ 0x64
 8008304:	d901      	bls.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e092      	b.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800830a:	4b4b      	ldr	r3, [pc, #300]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008312:	2b00      	cmp	r3, #0
 8008314:	d0f0      	beq.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008316:	69bb      	ldr	r3, [r7, #24]
 8008318:	2b01      	cmp	r3, #1
 800831a:	f040 8088 	bne.w	800842e <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800831e:	4b46      	ldr	r3, [pc, #280]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a45      	ldr	r2, [pc, #276]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008324:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008328:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800832a:	f7fc f877 	bl	800441c <HAL_GetTick>
 800832e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008330:	e008      	b.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008332:	f7fc f873 	bl	800441c <HAL_GetTick>
 8008336:	4602      	mov	r2, r0
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	1ad3      	subs	r3, r2, r3
 800833c:	2b64      	cmp	r3, #100	@ 0x64
 800833e:	d901      	bls.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008340:	2303      	movs	r3, #3
 8008342:	e075      	b.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008344:	4b3c      	ldr	r3, [pc, #240]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800834c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008350:	d0ef      	beq.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800835a:	2b00      	cmp	r3, #0
 800835c:	d003      	beq.n	8008366 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008362:	2b00      	cmp	r3, #0
 8008364:	d009      	beq.n	800837a <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800836e:	2b00      	cmp	r3, #0
 8008370:	d024      	beq.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008376:	2b00      	cmp	r3, #0
 8008378:	d120      	bne.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800837a:	4b2f      	ldr	r3, [pc, #188]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800837c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008380:	0c1b      	lsrs	r3, r3, #16
 8008382:	f003 0303 	and.w	r3, r3, #3
 8008386:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	691b      	ldr	r3, [r3, #16]
 800838c:	019a      	lsls	r2, r3, #6
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	041b      	lsls	r3, r3, #16
 8008392:	431a      	orrs	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	695b      	ldr	r3, [r3, #20]
 8008398:	061b      	lsls	r3, r3, #24
 800839a:	4927      	ldr	r1, [pc, #156]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800839c:	4313      	orrs	r3, r2
 800839e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80083a2:	4b25      	ldr	r3, [pc, #148]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80083a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083a8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a1b      	ldr	r3, [r3, #32]
 80083b0:	3b01      	subs	r3, #1
 80083b2:	021b      	lsls	r3, r3, #8
 80083b4:	4920      	ldr	r1, [pc, #128]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80083b6:	4313      	orrs	r3, r2
 80083b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d018      	beq.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x652>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083d0:	d113      	bne.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80083d2:	4b19      	ldr	r3, [pc, #100]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80083d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083d8:	0e1b      	lsrs	r3, r3, #24
 80083da:	f003 030f 	and.w	r3, r3, #15
 80083de:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	691b      	ldr	r3, [r3, #16]
 80083e4:	019a      	lsls	r2, r3, #6
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	699b      	ldr	r3, [r3, #24]
 80083ea:	041b      	lsls	r3, r3, #16
 80083ec:	431a      	orrs	r2, r3
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	061b      	lsls	r3, r3, #24
 80083f2:	4911      	ldr	r1, [pc, #68]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80083f4:	4313      	orrs	r3, r2
 80083f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80083fa:	4b0f      	ldr	r3, [pc, #60]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a0e      	ldr	r2, [pc, #56]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008400:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008404:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008406:	f7fc f809 	bl	800441c <HAL_GetTick>
 800840a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800840c:	e008      	b.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800840e:	f7fc f805 	bl	800441c <HAL_GetTick>
 8008412:	4602      	mov	r2, r0
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	1ad3      	subs	r3, r2, r3
 8008418:	2b64      	cmp	r3, #100	@ 0x64
 800841a:	d901      	bls.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800841c:	2303      	movs	r3, #3
 800841e:	e007      	b.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008420:	4b05      	ldr	r3, [pc, #20]	@ (8008438 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008428:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800842c:	d1ef      	bne.n	800840e <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 800842e:	2300      	movs	r3, #0
}
 8008430:	4618      	mov	r0, r3
 8008432:	3720      	adds	r7, #32
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}
 8008438:	40023800 	.word	0x40023800

0800843c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b084      	sub	sp, #16
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d101      	bne.n	800844e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800844a:	2301      	movs	r3, #1
 800844c:	e09d      	b.n	800858a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008452:	2b00      	cmp	r3, #0
 8008454:	d108      	bne.n	8008468 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800845e:	d009      	beq.n	8008474 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2200      	movs	r2, #0
 8008464:	61da      	str	r2, [r3, #28]
 8008466:	e005      	b.n	8008474 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2200      	movs	r2, #0
 8008472:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2200      	movs	r2, #0
 8008478:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008480:	b2db      	uxtb	r3, r3
 8008482:	2b00      	cmp	r3, #0
 8008484:	d106      	bne.n	8008494 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f7fb fb32 	bl	8003af8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2202      	movs	r2, #2
 8008498:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80084b4:	d902      	bls.n	80084bc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80084b6:	2300      	movs	r3, #0
 80084b8:	60fb      	str	r3, [r7, #12]
 80084ba:	e002      	b.n	80084c2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80084bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80084c0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	68db      	ldr	r3, [r3, #12]
 80084c6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80084ca:	d007      	beq.n	80084dc <HAL_SPI_Init+0xa0>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80084d4:	d002      	beq.n	80084dc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80084ec:	431a      	orrs	r2, r3
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	691b      	ldr	r3, [r3, #16]
 80084f2:	f003 0302 	and.w	r3, r3, #2
 80084f6:	431a      	orrs	r2, r3
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	695b      	ldr	r3, [r3, #20]
 80084fc:	f003 0301 	and.w	r3, r3, #1
 8008500:	431a      	orrs	r2, r3
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	699b      	ldr	r3, [r3, #24]
 8008506:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800850a:	431a      	orrs	r2, r3
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	69db      	ldr	r3, [r3, #28]
 8008510:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008514:	431a      	orrs	r2, r3
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6a1b      	ldr	r3, [r3, #32]
 800851a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800851e:	ea42 0103 	orr.w	r1, r2, r3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008526:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	430a      	orrs	r2, r1
 8008530:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	699b      	ldr	r3, [r3, #24]
 8008536:	0c1b      	lsrs	r3, r3, #16
 8008538:	f003 0204 	and.w	r2, r3, #4
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008540:	f003 0310 	and.w	r3, r3, #16
 8008544:	431a      	orrs	r2, r3
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800854a:	f003 0308 	and.w	r3, r3, #8
 800854e:	431a      	orrs	r2, r3
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	68db      	ldr	r3, [r3, #12]
 8008554:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008558:	ea42 0103 	orr.w	r1, r2, r3
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	430a      	orrs	r2, r1
 8008568:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	69da      	ldr	r2, [r3, #28]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008578:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2200      	movs	r2, #0
 800857e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2201      	movs	r2, #1
 8008584:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008588:	2300      	movs	r3, #0
}
 800858a:	4618      	mov	r0, r3
 800858c:	3710      	adds	r7, #16
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}

08008592 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008592:	b580      	push	{r7, lr}
 8008594:	b088      	sub	sp, #32
 8008596:	af00      	add	r7, sp, #0
 8008598:	60f8      	str	r0, [r7, #12]
 800859a:	60b9      	str	r1, [r7, #8]
 800859c:	603b      	str	r3, [r7, #0]
 800859e:	4613      	mov	r3, r2
 80085a0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80085a2:	f7fb ff3b 	bl	800441c <HAL_GetTick>
 80085a6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80085a8:	88fb      	ldrh	r3, [r7, #6]
 80085aa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80085b2:	b2db      	uxtb	r3, r3
 80085b4:	2b01      	cmp	r3, #1
 80085b6:	d001      	beq.n	80085bc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80085b8:	2302      	movs	r3, #2
 80085ba:	e15c      	b.n	8008876 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d002      	beq.n	80085c8 <HAL_SPI_Transmit+0x36>
 80085c2:	88fb      	ldrh	r3, [r7, #6]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d101      	bne.n	80085cc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e154      	b.n	8008876 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d101      	bne.n	80085da <HAL_SPI_Transmit+0x48>
 80085d6:	2302      	movs	r3, #2
 80085d8:	e14d      	b.n	8008876 <HAL_SPI_Transmit+0x2e4>
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2201      	movs	r2, #1
 80085de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2203      	movs	r2, #3
 80085e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	68ba      	ldr	r2, [r7, #8]
 80085f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	88fa      	ldrh	r2, [r7, #6]
 80085fa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	88fa      	ldrh	r2, [r7, #6]
 8008600:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2200      	movs	r2, #0
 8008614:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2200      	movs	r2, #0
 800861c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2200      	movs	r2, #0
 8008622:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800862c:	d10f      	bne.n	800864e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800863c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800864c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008658:	2b40      	cmp	r3, #64	@ 0x40
 800865a:	d007      	beq.n	800866c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800866a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	68db      	ldr	r3, [r3, #12]
 8008670:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008674:	d952      	bls.n	800871c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d002      	beq.n	8008684 <HAL_SPI_Transmit+0xf2>
 800867e:	8b7b      	ldrh	r3, [r7, #26]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d145      	bne.n	8008710 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008688:	881a      	ldrh	r2, [r3, #0]
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008694:	1c9a      	adds	r2, r3, #2
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800869e:	b29b      	uxth	r3, r3
 80086a0:	3b01      	subs	r3, #1
 80086a2:	b29a      	uxth	r2, r3
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80086a8:	e032      	b.n	8008710 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	f003 0302 	and.w	r3, r3, #2
 80086b4:	2b02      	cmp	r3, #2
 80086b6:	d112      	bne.n	80086de <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086bc:	881a      	ldrh	r2, [r3, #0]
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086c8:	1c9a      	adds	r2, r3, #2
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	3b01      	subs	r3, #1
 80086d6:	b29a      	uxth	r2, r3
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80086dc:	e018      	b.n	8008710 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80086de:	f7fb fe9d 	bl	800441c <HAL_GetTick>
 80086e2:	4602      	mov	r2, r0
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	1ad3      	subs	r3, r2, r3
 80086e8:	683a      	ldr	r2, [r7, #0]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d803      	bhi.n	80086f6 <HAL_SPI_Transmit+0x164>
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086f4:	d102      	bne.n	80086fc <HAL_SPI_Transmit+0x16a>
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d109      	bne.n	8008710 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2201      	movs	r2, #1
 8008700:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2200      	movs	r2, #0
 8008708:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800870c:	2303      	movs	r3, #3
 800870e:	e0b2      	b.n	8008876 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008714:	b29b      	uxth	r3, r3
 8008716:	2b00      	cmp	r3, #0
 8008718:	d1c7      	bne.n	80086aa <HAL_SPI_Transmit+0x118>
 800871a:	e083      	b.n	8008824 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d002      	beq.n	800872a <HAL_SPI_Transmit+0x198>
 8008724:	8b7b      	ldrh	r3, [r7, #26]
 8008726:	2b01      	cmp	r3, #1
 8008728:	d177      	bne.n	800881a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800872e:	b29b      	uxth	r3, r3
 8008730:	2b01      	cmp	r3, #1
 8008732:	d912      	bls.n	800875a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008738:	881a      	ldrh	r2, [r3, #0]
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008744:	1c9a      	adds	r2, r3, #2
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800874e:	b29b      	uxth	r3, r3
 8008750:	3b02      	subs	r3, #2
 8008752:	b29a      	uxth	r2, r3
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008758:	e05f      	b.n	800881a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	330c      	adds	r3, #12
 8008764:	7812      	ldrb	r2, [r2, #0]
 8008766:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800876c:	1c5a      	adds	r2, r3, #1
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008776:	b29b      	uxth	r3, r3
 8008778:	3b01      	subs	r3, #1
 800877a:	b29a      	uxth	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008780:	e04b      	b.n	800881a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	f003 0302 	and.w	r3, r3, #2
 800878c:	2b02      	cmp	r3, #2
 800878e:	d12b      	bne.n	80087e8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008794:	b29b      	uxth	r3, r3
 8008796:	2b01      	cmp	r3, #1
 8008798:	d912      	bls.n	80087c0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800879e:	881a      	ldrh	r2, [r3, #0]
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087aa:	1c9a      	adds	r2, r3, #2
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	3b02      	subs	r3, #2
 80087b8:	b29a      	uxth	r2, r3
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80087be:	e02c      	b.n	800881a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	330c      	adds	r3, #12
 80087ca:	7812      	ldrb	r2, [r2, #0]
 80087cc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087d2:	1c5a      	adds	r2, r3, #1
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087dc:	b29b      	uxth	r3, r3
 80087de:	3b01      	subs	r3, #1
 80087e0:	b29a      	uxth	r2, r3
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80087e6:	e018      	b.n	800881a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087e8:	f7fb fe18 	bl	800441c <HAL_GetTick>
 80087ec:	4602      	mov	r2, r0
 80087ee:	69fb      	ldr	r3, [r7, #28]
 80087f0:	1ad3      	subs	r3, r2, r3
 80087f2:	683a      	ldr	r2, [r7, #0]
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d803      	bhi.n	8008800 <HAL_SPI_Transmit+0x26e>
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087fe:	d102      	bne.n	8008806 <HAL_SPI_Transmit+0x274>
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d109      	bne.n	800881a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2201      	movs	r2, #1
 800880a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008816:	2303      	movs	r3, #3
 8008818:	e02d      	b.n	8008876 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800881e:	b29b      	uxth	r3, r3
 8008820:	2b00      	cmp	r3, #0
 8008822:	d1ae      	bne.n	8008782 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008824:	69fa      	ldr	r2, [r7, #28]
 8008826:	6839      	ldr	r1, [r7, #0]
 8008828:	68f8      	ldr	r0, [r7, #12]
 800882a:	f001 f8b7 	bl	800999c <SPI_EndRxTxTransaction>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d002      	beq.n	800883a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2220      	movs	r2, #32
 8008838:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d10a      	bne.n	8008858 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008842:	2300      	movs	r3, #0
 8008844:	617b      	str	r3, [r7, #20]
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	617b      	str	r3, [r7, #20]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	617b      	str	r3, [r7, #20]
 8008856:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2201      	movs	r2, #1
 800885c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	2200      	movs	r2, #0
 8008864:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800886c:	2b00      	cmp	r3, #0
 800886e:	d001      	beq.n	8008874 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008870:	2301      	movs	r3, #1
 8008872:	e000      	b.n	8008876 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8008874:	2300      	movs	r3, #0
  }
}
 8008876:	4618      	mov	r0, r3
 8008878:	3720      	adds	r7, #32
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}

0800887e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800887e:	b580      	push	{r7, lr}
 8008880:	b088      	sub	sp, #32
 8008882:	af02      	add	r7, sp, #8
 8008884:	60f8      	str	r0, [r7, #12]
 8008886:	60b9      	str	r1, [r7, #8]
 8008888:	603b      	str	r3, [r7, #0]
 800888a:	4613      	mov	r3, r2
 800888c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008894:	b2db      	uxtb	r3, r3
 8008896:	2b01      	cmp	r3, #1
 8008898:	d001      	beq.n	800889e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800889a:	2302      	movs	r3, #2
 800889c:	e123      	b.n	8008ae6 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d002      	beq.n	80088aa <HAL_SPI_Receive+0x2c>
 80088a4:	88fb      	ldrh	r3, [r7, #6]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d101      	bne.n	80088ae <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80088aa:	2301      	movs	r3, #1
 80088ac:	e11b      	b.n	8008ae6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80088b6:	d112      	bne.n	80088de <HAL_SPI_Receive+0x60>
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	689b      	ldr	r3, [r3, #8]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d10e      	bne.n	80088de <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2204      	movs	r2, #4
 80088c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80088c8:	88fa      	ldrh	r2, [r7, #6]
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	9300      	str	r3, [sp, #0]
 80088ce:	4613      	mov	r3, r2
 80088d0:	68ba      	ldr	r2, [r7, #8]
 80088d2:	68b9      	ldr	r1, [r7, #8]
 80088d4:	68f8      	ldr	r0, [r7, #12]
 80088d6:	f000 f90a 	bl	8008aee <HAL_SPI_TransmitReceive>
 80088da:	4603      	mov	r3, r0
 80088dc:	e103      	b.n	8008ae6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088de:	f7fb fd9d 	bl	800441c <HAL_GetTick>
 80088e2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80088ea:	2b01      	cmp	r3, #1
 80088ec:	d101      	bne.n	80088f2 <HAL_SPI_Receive+0x74>
 80088ee:	2302      	movs	r3, #2
 80088f0:	e0f9      	b.n	8008ae6 <HAL_SPI_Receive+0x268>
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2201      	movs	r2, #1
 80088f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2204      	movs	r2, #4
 80088fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2200      	movs	r2, #0
 8008906:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	68ba      	ldr	r2, [r7, #8]
 800890c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	88fa      	ldrh	r2, [r7, #6]
 8008912:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	88fa      	ldrh	r2, [r7, #6]
 800891a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2200      	movs	r2, #0
 8008922:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2200      	movs	r2, #0
 8008928:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2200      	movs	r2, #0
 800892e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2200      	movs	r2, #0
 8008934:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2200      	movs	r2, #0
 800893a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	68db      	ldr	r3, [r3, #12]
 8008940:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008944:	d908      	bls.n	8008958 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	685a      	ldr	r2, [r3, #4]
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008954:	605a      	str	r2, [r3, #4]
 8008956:	e007      	b.n	8008968 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	685a      	ldr	r2, [r3, #4]
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008966:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008970:	d10f      	bne.n	8008992 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	681a      	ldr	r2, [r3, #0]
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008980:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681a      	ldr	r2, [r3, #0]
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008990:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800899c:	2b40      	cmp	r3, #64	@ 0x40
 800899e:	d007      	beq.n	80089b0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089ae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80089b8:	d875      	bhi.n	8008aa6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80089ba:	e037      	b.n	8008a2c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	d117      	bne.n	80089fa <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f103 020c 	add.w	r2, r3, #12
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089d6:	7812      	ldrb	r2, [r2, #0]
 80089d8:	b2d2      	uxtb	r2, r2
 80089da:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089e0:	1c5a      	adds	r2, r3, #1
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	3b01      	subs	r3, #1
 80089f0:	b29a      	uxth	r2, r3
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80089f8:	e018      	b.n	8008a2c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089fa:	f7fb fd0f 	bl	800441c <HAL_GetTick>
 80089fe:	4602      	mov	r2, r0
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	1ad3      	subs	r3, r2, r3
 8008a04:	683a      	ldr	r2, [r7, #0]
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d803      	bhi.n	8008a12 <HAL_SPI_Receive+0x194>
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a10:	d102      	bne.n	8008a18 <HAL_SPI_Receive+0x19a>
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d109      	bne.n	8008a2c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2200      	movs	r2, #0
 8008a24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008a28:	2303      	movs	r3, #3
 8008a2a:	e05c      	b.n	8008ae6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a32:	b29b      	uxth	r3, r3
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d1c1      	bne.n	80089bc <HAL_SPI_Receive+0x13e>
 8008a38:	e03b      	b.n	8008ab2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	689b      	ldr	r3, [r3, #8]
 8008a40:	f003 0301 	and.w	r3, r3, #1
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d115      	bne.n	8008a74 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	68da      	ldr	r2, [r3, #12]
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a52:	b292      	uxth	r2, r2
 8008a54:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a5a:	1c9a      	adds	r2, r3, #2
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a66:	b29b      	uxth	r3, r3
 8008a68:	3b01      	subs	r3, #1
 8008a6a:	b29a      	uxth	r2, r3
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008a72:	e018      	b.n	8008aa6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a74:	f7fb fcd2 	bl	800441c <HAL_GetTick>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	1ad3      	subs	r3, r2, r3
 8008a7e:	683a      	ldr	r2, [r7, #0]
 8008a80:	429a      	cmp	r2, r3
 8008a82:	d803      	bhi.n	8008a8c <HAL_SPI_Receive+0x20e>
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a8a:	d102      	bne.n	8008a92 <HAL_SPI_Receive+0x214>
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d109      	bne.n	8008aa6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2201      	movs	r2, #1
 8008a96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008aa2:	2303      	movs	r3, #3
 8008aa4:	e01f      	b.n	8008ae6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d1c3      	bne.n	8008a3a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ab2:	697a      	ldr	r2, [r7, #20]
 8008ab4:	6839      	ldr	r1, [r7, #0]
 8008ab6:	68f8      	ldr	r0, [r7, #12]
 8008ab8:	f000 fef4 	bl	80098a4 <SPI_EndRxTransaction>
 8008abc:	4603      	mov	r3, r0
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d002      	beq.n	8008ac8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	2220      	movs	r2, #32
 8008ac6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d001      	beq.n	8008ae4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	e000      	b.n	8008ae6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8008ae4:	2300      	movs	r3, #0
  }
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3718      	adds	r7, #24
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b08a      	sub	sp, #40	@ 0x28
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	60f8      	str	r0, [r7, #12]
 8008af6:	60b9      	str	r1, [r7, #8]
 8008af8:	607a      	str	r2, [r7, #4]
 8008afa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008afc:	2301      	movs	r3, #1
 8008afe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b00:	f7fb fc8c 	bl	800441c <HAL_GetTick>
 8008b04:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008b0c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008b14:	887b      	ldrh	r3, [r7, #2]
 8008b16:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008b18:	887b      	ldrh	r3, [r7, #2]
 8008b1a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008b1c:	7ffb      	ldrb	r3, [r7, #31]
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	d00c      	beq.n	8008b3c <HAL_SPI_TransmitReceive+0x4e>
 8008b22:	69bb      	ldr	r3, [r7, #24]
 8008b24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008b28:	d106      	bne.n	8008b38 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	689b      	ldr	r3, [r3, #8]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d102      	bne.n	8008b38 <HAL_SPI_TransmitReceive+0x4a>
 8008b32:	7ffb      	ldrb	r3, [r7, #31]
 8008b34:	2b04      	cmp	r3, #4
 8008b36:	d001      	beq.n	8008b3c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008b38:	2302      	movs	r3, #2
 8008b3a:	e1f3      	b.n	8008f24 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d005      	beq.n	8008b4e <HAL_SPI_TransmitReceive+0x60>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d002      	beq.n	8008b4e <HAL_SPI_TransmitReceive+0x60>
 8008b48:	887b      	ldrh	r3, [r7, #2]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d101      	bne.n	8008b52 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	e1e8      	b.n	8008f24 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	d101      	bne.n	8008b60 <HAL_SPI_TransmitReceive+0x72>
 8008b5c:	2302      	movs	r3, #2
 8008b5e:	e1e1      	b.n	8008f24 <HAL_SPI_TransmitReceive+0x436>
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2201      	movs	r2, #1
 8008b64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008b6e:	b2db      	uxtb	r3, r3
 8008b70:	2b04      	cmp	r3, #4
 8008b72:	d003      	beq.n	8008b7c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2205      	movs	r2, #5
 8008b78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	887a      	ldrh	r2, [r7, #2]
 8008b8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	887a      	ldrh	r2, [r7, #2]
 8008b94:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	68ba      	ldr	r2, [r7, #8]
 8008b9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	887a      	ldrh	r2, [r7, #2]
 8008ba2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	887a      	ldrh	r2, [r7, #2]
 8008ba8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2200      	movs	r2, #0
 8008bae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	68db      	ldr	r3, [r3, #12]
 8008bba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008bbe:	d802      	bhi.n	8008bc6 <HAL_SPI_TransmitReceive+0xd8>
 8008bc0:	8abb      	ldrh	r3, [r7, #20]
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d908      	bls.n	8008bd8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	685a      	ldr	r2, [r3, #4]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008bd4:	605a      	str	r2, [r3, #4]
 8008bd6:	e007      	b.n	8008be8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	685a      	ldr	r2, [r3, #4]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008be6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bf2:	2b40      	cmp	r3, #64	@ 0x40
 8008bf4:	d007      	beq.n	8008c06 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	681a      	ldr	r2, [r3, #0]
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008c04:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	68db      	ldr	r3, [r3, #12]
 8008c0a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008c0e:	f240 8083 	bls.w	8008d18 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d002      	beq.n	8008c20 <HAL_SPI_TransmitReceive+0x132>
 8008c1a:	8afb      	ldrh	r3, [r7, #22]
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d16f      	bne.n	8008d00 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c24:	881a      	ldrh	r2, [r3, #0]
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c30:	1c9a      	adds	r2, r3, #2
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	b29a      	uxth	r2, r3
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c44:	e05c      	b.n	8008d00 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	689b      	ldr	r3, [r3, #8]
 8008c4c:	f003 0302 	and.w	r3, r3, #2
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	d11b      	bne.n	8008c8c <HAL_SPI_TransmitReceive+0x19e>
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d016      	beq.n	8008c8c <HAL_SPI_TransmitReceive+0x19e>
 8008c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d113      	bne.n	8008c8c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c68:	881a      	ldrh	r2, [r3, #0]
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c74:	1c9a      	adds	r2, r3, #2
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	3b01      	subs	r3, #1
 8008c82:	b29a      	uxth	r2, r3
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	689b      	ldr	r3, [r3, #8]
 8008c92:	f003 0301 	and.w	r3, r3, #1
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d11c      	bne.n	8008cd4 <HAL_SPI_TransmitReceive+0x1e6>
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d016      	beq.n	8008cd4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	68da      	ldr	r2, [r3, #12]
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cb0:	b292      	uxth	r2, r2
 8008cb2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cb8:	1c9a      	adds	r2, r3, #2
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	3b01      	subs	r3, #1
 8008cc8:	b29a      	uxth	r2, r3
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008cd4:	f7fb fba2 	bl	800441c <HAL_GetTick>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	6a3b      	ldr	r3, [r7, #32]
 8008cdc:	1ad3      	subs	r3, r2, r3
 8008cde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	d80d      	bhi.n	8008d00 <HAL_SPI_TransmitReceive+0x212>
 8008ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cea:	d009      	beq.n	8008d00 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008cfc:	2303      	movs	r3, #3
 8008cfe:	e111      	b.n	8008f24 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d19d      	bne.n	8008c46 <HAL_SPI_TransmitReceive+0x158>
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d10:	b29b      	uxth	r3, r3
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d197      	bne.n	8008c46 <HAL_SPI_TransmitReceive+0x158>
 8008d16:	e0e5      	b.n	8008ee4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d003      	beq.n	8008d28 <HAL_SPI_TransmitReceive+0x23a>
 8008d20:	8afb      	ldrh	r3, [r7, #22]
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	f040 80d1 	bne.w	8008eca <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d912      	bls.n	8008d58 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d36:	881a      	ldrh	r2, [r3, #0]
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d42:	1c9a      	adds	r2, r3, #2
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	3b02      	subs	r3, #2
 8008d50:	b29a      	uxth	r2, r3
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008d56:	e0b8      	b.n	8008eca <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	330c      	adds	r3, #12
 8008d62:	7812      	ldrb	r2, [r2, #0]
 8008d64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d6a:	1c5a      	adds	r2, r3, #1
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	3b01      	subs	r3, #1
 8008d78:	b29a      	uxth	r2, r3
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d7e:	e0a4      	b.n	8008eca <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	f003 0302 	and.w	r3, r3, #2
 8008d8a:	2b02      	cmp	r3, #2
 8008d8c:	d134      	bne.n	8008df8 <HAL_SPI_TransmitReceive+0x30a>
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d02f      	beq.n	8008df8 <HAL_SPI_TransmitReceive+0x30a>
 8008d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d12c      	bne.n	8008df8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	d912      	bls.n	8008dce <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dac:	881a      	ldrh	r2, [r3, #0]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008db8:	1c9a      	adds	r2, r3, #2
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	3b02      	subs	r3, #2
 8008dc6:	b29a      	uxth	r2, r3
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008dcc:	e012      	b.n	8008df4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	330c      	adds	r3, #12
 8008dd8:	7812      	ldrb	r2, [r2, #0]
 8008dda:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008de0:	1c5a      	adds	r2, r3, #1
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	3b01      	subs	r3, #1
 8008dee:	b29a      	uxth	r2, r3
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008df4:	2300      	movs	r3, #0
 8008df6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	f003 0301 	and.w	r3, r3, #1
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d148      	bne.n	8008e98 <HAL_SPI_TransmitReceive+0x3aa>
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e0c:	b29b      	uxth	r3, r3
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d042      	beq.n	8008e98 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e18:	b29b      	uxth	r3, r3
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d923      	bls.n	8008e66 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	68da      	ldr	r2, [r3, #12]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e28:	b292      	uxth	r2, r2
 8008e2a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e30:	1c9a      	adds	r2, r3, #2
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	3b02      	subs	r3, #2
 8008e40:	b29a      	uxth	r2, r3
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d81f      	bhi.n	8008e94 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	685a      	ldr	r2, [r3, #4]
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008e62:	605a      	str	r2, [r3, #4]
 8008e64:	e016      	b.n	8008e94 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f103 020c 	add.w	r2, r3, #12
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e72:	7812      	ldrb	r2, [r2, #0]
 8008e74:	b2d2      	uxtb	r2, r2
 8008e76:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e7c:	1c5a      	adds	r2, r3, #1
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	3b01      	subs	r3, #1
 8008e8c:	b29a      	uxth	r2, r3
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e94:	2301      	movs	r3, #1
 8008e96:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008e98:	f7fb fac0 	bl	800441c <HAL_GetTick>
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	6a3b      	ldr	r3, [r7, #32]
 8008ea0:	1ad3      	subs	r3, r2, r3
 8008ea2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d803      	bhi.n	8008eb0 <HAL_SPI_TransmitReceive+0x3c2>
 8008ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eae:	d102      	bne.n	8008eb6 <HAL_SPI_TransmitReceive+0x3c8>
 8008eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d109      	bne.n	8008eca <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2201      	movs	r2, #1
 8008eba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008ec6:	2303      	movs	r3, #3
 8008ec8:	e02c      	b.n	8008f24 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	f47f af55 	bne.w	8008d80 <HAL_SPI_TransmitReceive+0x292>
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	f47f af4e 	bne.w	8008d80 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ee4:	6a3a      	ldr	r2, [r7, #32]
 8008ee6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008ee8:	68f8      	ldr	r0, [r7, #12]
 8008eea:	f000 fd57 	bl	800999c <SPI_EndRxTxTransaction>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d008      	beq.n	8008f06 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2220      	movs	r2, #32
 8008ef8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2200      	movs	r2, #0
 8008efe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008f02:	2301      	movs	r3, #1
 8008f04:	e00e      	b.n	8008f24 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2201      	movs	r2, #1
 8008f0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2200      	movs	r2, #0
 8008f12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d001      	beq.n	8008f22 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	e000      	b.n	8008f24 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8008f22:	2300      	movs	r3, #0
  }
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3728      	adds	r7, #40	@ 0x28
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b086      	sub	sp, #24
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	607a      	str	r2, [r7, #4]
 8008f38:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008f40:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8008f48:	7dfb      	ldrb	r3, [r7, #23]
 8008f4a:	2b01      	cmp	r3, #1
 8008f4c:	d00c      	beq.n	8008f68 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8008f4e:	693b      	ldr	r3, [r7, #16]
 8008f50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f54:	d106      	bne.n	8008f64 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	689b      	ldr	r3, [r3, #8]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d102      	bne.n	8008f64 <HAL_SPI_TransmitReceive_DMA+0x38>
 8008f5e:	7dfb      	ldrb	r3, [r7, #23]
 8008f60:	2b04      	cmp	r3, #4
 8008f62:	d001      	beq.n	8008f68 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008f64:	2302      	movs	r3, #2
 8008f66:	e158      	b.n	800921a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d005      	beq.n	8008f7a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d002      	beq.n	8008f7a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8008f74:	887b      	ldrh	r3, [r7, #2]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d101      	bne.n	8008f7e <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e14d      	b.n	800921a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	d101      	bne.n	8008f8c <HAL_SPI_TransmitReceive_DMA+0x60>
 8008f88:	2302      	movs	r3, #2
 8008f8a:	e146      	b.n	800921a <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008f9a:	b2db      	uxtb	r3, r3
 8008f9c:	2b04      	cmp	r3, #4
 8008f9e:	d003      	beq.n	8008fa8 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2205      	movs	r2, #5
 8008fa4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2200      	movs	r2, #0
 8008fac:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	68ba      	ldr	r2, [r7, #8]
 8008fb2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	887a      	ldrh	r2, [r7, #2]
 8008fb8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	887a      	ldrh	r2, [r7, #2]
 8008fbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	887a      	ldrh	r2, [r7, #2]
 8008fca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	887a      	ldrh	r2, [r7, #2]
 8008fd2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	685a      	ldr	r2, [r3, #4]
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8008ff0:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	68db      	ldr	r3, [r3, #12]
 8008ff6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008ffa:	d908      	bls.n	800900e <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	685a      	ldr	r2, [r3, #4]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800900a:	605a      	str	r2, [r3, #4]
 800900c:	e06f      	b.n	80090ee <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	685a      	ldr	r2, [r3, #4]
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800901c:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009022:	699b      	ldr	r3, [r3, #24]
 8009024:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009028:	d126      	bne.n	8009078 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800902e:	f003 0301 	and.w	r3, r3, #1
 8009032:	2b00      	cmp	r3, #0
 8009034:	d10f      	bne.n	8009056 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	685a      	ldr	r2, [r3, #4]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009044:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800904a:	b29b      	uxth	r3, r3
 800904c:	085b      	lsrs	r3, r3, #1
 800904e:	b29a      	uxth	r2, r3
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009054:	e010      	b.n	8009078 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	685a      	ldr	r2, [r3, #4]
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009064:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800906a:	b29b      	uxth	r3, r3
 800906c:	085b      	lsrs	r3, r3, #1
 800906e:	b29b      	uxth	r3, r3
 8009070:	3301      	adds	r3, #1
 8009072:	b29a      	uxth	r2, r3
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800907c:	699b      	ldr	r3, [r3, #24]
 800907e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009082:	d134      	bne.n	80090ee <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	685a      	ldr	r2, [r3, #4]
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009092:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800909a:	b29b      	uxth	r3, r3
 800909c:	f003 0301 	and.w	r3, r3, #1
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d111      	bne.n	80090c8 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	685a      	ldr	r2, [r3, #4]
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80090b2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80090ba:	b29b      	uxth	r3, r3
 80090bc:	085b      	lsrs	r3, r3, #1
 80090be:	b29a      	uxth	r2, r3
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80090c6:	e012      	b.n	80090ee <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	685a      	ldr	r2, [r3, #4]
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80090d6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80090de:	b29b      	uxth	r3, r3
 80090e0:	085b      	lsrs	r3, r3, #1
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	3301      	adds	r3, #1
 80090e6:	b29a      	uxth	r2, r3
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80090f4:	b2db      	uxtb	r3, r3
 80090f6:	2b04      	cmp	r3, #4
 80090f8:	d108      	bne.n	800910c <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090fe:	4a49      	ldr	r2, [pc, #292]	@ (8009224 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8009100:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009106:	4a48      	ldr	r2, [pc, #288]	@ (8009228 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8009108:	63da      	str	r2, [r3, #60]	@ 0x3c
 800910a:	e007      	b.n	800911c <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009110:	4a46      	ldr	r2, [pc, #280]	@ (800922c <HAL_SPI_TransmitReceive_DMA+0x300>)
 8009112:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009118:	4a45      	ldr	r2, [pc, #276]	@ (8009230 <HAL_SPI_TransmitReceive_DMA+0x304>)
 800911a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009120:	4a44      	ldr	r2, [pc, #272]	@ (8009234 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8009122:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009128:	2200      	movs	r2, #0
 800912a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	330c      	adds	r3, #12
 8009136:	4619      	mov	r1, r3
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800913c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009144:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009146:	f7fc f807 	bl	8005158 <HAL_DMA_Start_IT>
 800914a:	4603      	mov	r3, r0
 800914c:	2b00      	cmp	r3, #0
 800914e:	d00b      	beq.n	8009168 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009154:	f043 0210 	orr.w	r2, r3, #16
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2200      	movs	r2, #0
 8009160:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009164:	2301      	movs	r3, #1
 8009166:	e058      	b.n	800921a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	685a      	ldr	r2, [r3, #4]
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f042 0201 	orr.w	r2, r2, #1
 8009176:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800917c:	2200      	movs	r2, #0
 800917e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009184:	2200      	movs	r2, #0
 8009186:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800918c:	2200      	movs	r2, #0
 800918e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009194:	2200      	movs	r2, #0
 8009196:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091a0:	4619      	mov	r1, r3
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	330c      	adds	r3, #12
 80091a8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80091ae:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80091b0:	f7fb ffd2 	bl	8005158 <HAL_DMA_Start_IT>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d00b      	beq.n	80091d2 <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091be:	f043 0210 	orr.w	r2, r3, #16
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2200      	movs	r2, #0
 80091ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80091ce:	2301      	movs	r3, #1
 80091d0:	e023      	b.n	800921a <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091dc:	2b40      	cmp	r3, #64	@ 0x40
 80091de:	d007      	beq.n	80091f0 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	681a      	ldr	r2, [r3, #0]
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80091ee:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2200      	movs	r2, #0
 80091f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	685a      	ldr	r2, [r3, #4]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f042 0220 	orr.w	r2, r2, #32
 8009206:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	685a      	ldr	r2, [r3, #4]
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f042 0202 	orr.w	r2, r2, #2
 8009216:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009218:	2300      	movs	r3, #0
}
 800921a:	4618      	mov	r0, r3
 800921c:	3718      	adds	r7, #24
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}
 8009222:	bf00      	nop
 8009224:	080095c5 	.word	0x080095c5
 8009228:	08009489 	.word	0x08009489
 800922c:	080095e1 	.word	0x080095e1
 8009230:	08009533 	.word	0x08009533
 8009234:	080095fd 	.word	0x080095fd

08009238 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b088      	sub	sp, #32
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009250:	69bb      	ldr	r3, [r7, #24]
 8009252:	099b      	lsrs	r3, r3, #6
 8009254:	f003 0301 	and.w	r3, r3, #1
 8009258:	2b00      	cmp	r3, #0
 800925a:	d10f      	bne.n	800927c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800925c:	69bb      	ldr	r3, [r7, #24]
 800925e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009262:	2b00      	cmp	r3, #0
 8009264:	d00a      	beq.n	800927c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	099b      	lsrs	r3, r3, #6
 800926a:	f003 0301 	and.w	r3, r3, #1
 800926e:	2b00      	cmp	r3, #0
 8009270:	d004      	beq.n	800927c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	4798      	blx	r3
    return;
 800927a:	e0d7      	b.n	800942c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800927c:	69bb      	ldr	r3, [r7, #24]
 800927e:	085b      	lsrs	r3, r3, #1
 8009280:	f003 0301 	and.w	r3, r3, #1
 8009284:	2b00      	cmp	r3, #0
 8009286:	d00a      	beq.n	800929e <HAL_SPI_IRQHandler+0x66>
 8009288:	69fb      	ldr	r3, [r7, #28]
 800928a:	09db      	lsrs	r3, r3, #7
 800928c:	f003 0301 	and.w	r3, r3, #1
 8009290:	2b00      	cmp	r3, #0
 8009292:	d004      	beq.n	800929e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	4798      	blx	r3
    return;
 800929c:	e0c6      	b.n	800942c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800929e:	69bb      	ldr	r3, [r7, #24]
 80092a0:	095b      	lsrs	r3, r3, #5
 80092a2:	f003 0301 	and.w	r3, r3, #1
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d10c      	bne.n	80092c4 <HAL_SPI_IRQHandler+0x8c>
 80092aa:	69bb      	ldr	r3, [r7, #24]
 80092ac:	099b      	lsrs	r3, r3, #6
 80092ae:	f003 0301 	and.w	r3, r3, #1
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d106      	bne.n	80092c4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	0a1b      	lsrs	r3, r3, #8
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	f000 80b4 	beq.w	800942c <HAL_SPI_IRQHandler+0x1f4>
 80092c4:	69fb      	ldr	r3, [r7, #28]
 80092c6:	095b      	lsrs	r3, r3, #5
 80092c8:	f003 0301 	and.w	r3, r3, #1
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	f000 80ad 	beq.w	800942c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80092d2:	69bb      	ldr	r3, [r7, #24]
 80092d4:	099b      	lsrs	r3, r3, #6
 80092d6:	f003 0301 	and.w	r3, r3, #1
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d023      	beq.n	8009326 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80092e4:	b2db      	uxtb	r3, r3
 80092e6:	2b03      	cmp	r3, #3
 80092e8:	d011      	beq.n	800930e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092ee:	f043 0204 	orr.w	r2, r3, #4
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80092f6:	2300      	movs	r3, #0
 80092f8:	617b      	str	r3, [r7, #20]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	68db      	ldr	r3, [r3, #12]
 8009300:	617b      	str	r3, [r7, #20]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	617b      	str	r3, [r7, #20]
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	e00b      	b.n	8009326 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800930e:	2300      	movs	r3, #0
 8009310:	613b      	str	r3, [r7, #16]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	68db      	ldr	r3, [r3, #12]
 8009318:	613b      	str	r3, [r7, #16]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	689b      	ldr	r3, [r3, #8]
 8009320:	613b      	str	r3, [r7, #16]
 8009322:	693b      	ldr	r3, [r7, #16]
        return;
 8009324:	e082      	b.n	800942c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	095b      	lsrs	r3, r3, #5
 800932a:	f003 0301 	and.w	r3, r3, #1
 800932e:	2b00      	cmp	r3, #0
 8009330:	d014      	beq.n	800935c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009336:	f043 0201 	orr.w	r2, r3, #1
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800933e:	2300      	movs	r3, #0
 8009340:	60fb      	str	r3, [r7, #12]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	689b      	ldr	r3, [r3, #8]
 8009348:	60fb      	str	r3, [r7, #12]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009358:	601a      	str	r2, [r3, #0]
 800935a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800935c:	69bb      	ldr	r3, [r7, #24]
 800935e:	0a1b      	lsrs	r3, r3, #8
 8009360:	f003 0301 	and.w	r3, r3, #1
 8009364:	2b00      	cmp	r3, #0
 8009366:	d00c      	beq.n	8009382 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800936c:	f043 0208 	orr.w	r2, r3, #8
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009374:	2300      	movs	r3, #0
 8009376:	60bb      	str	r3, [r7, #8]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	60bb      	str	r3, [r7, #8]
 8009380:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009386:	2b00      	cmp	r3, #0
 8009388:	d04f      	beq.n	800942a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	685a      	ldr	r2, [r3, #4]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009398:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2201      	movs	r2, #1
 800939e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	f003 0302 	and.w	r3, r3, #2
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d104      	bne.n	80093b6 <HAL_SPI_IRQHandler+0x17e>
 80093ac:	69fb      	ldr	r3, [r7, #28]
 80093ae:	f003 0301 	and.w	r3, r3, #1
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d034      	beq.n	8009420 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	685a      	ldr	r2, [r3, #4]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f022 0203 	bic.w	r2, r2, #3
 80093c4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d011      	beq.n	80093f2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093d2:	4a18      	ldr	r2, [pc, #96]	@ (8009434 <HAL_SPI_IRQHandler+0x1fc>)
 80093d4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093da:	4618      	mov	r0, r3
 80093dc:	f7fb ff8c 	bl	80052f8 <HAL_DMA_Abort_IT>
 80093e0:	4603      	mov	r3, r0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d005      	beq.n	80093f2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d016      	beq.n	8009428 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093fe:	4a0d      	ldr	r2, [pc, #52]	@ (8009434 <HAL_SPI_IRQHandler+0x1fc>)
 8009400:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009406:	4618      	mov	r0, r3
 8009408:	f7fb ff76 	bl	80052f8 <HAL_DMA_Abort_IT>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d00a      	beq.n	8009428 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009416:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800941e:	e003      	b.n	8009428 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f000 f827 	bl	8009474 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009426:	e000      	b.n	800942a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009428:	bf00      	nop
    return;
 800942a:	bf00      	nop
  }
}
 800942c:	3720      	adds	r7, #32
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
 8009432:	bf00      	nop
 8009434:	0800963d 	.word	0x0800963d

08009438 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009438:	b480      	push	{r7}
 800943a:	b083      	sub	sp, #12
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009440:	bf00      	nop
 8009442:	370c      	adds	r7, #12
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr

0800944c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800944c:	b480      	push	{r7}
 800944e:	b083      	sub	sp, #12
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8009454:	bf00      	nop
 8009456:	370c      	adds	r7, #12
 8009458:	46bd      	mov	sp, r7
 800945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945e:	4770      	bx	lr

08009460 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009460:	b480      	push	{r7}
 8009462:	b083      	sub	sp, #12
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8009468:	bf00      	nop
 800946a:	370c      	adds	r7, #12
 800946c:	46bd      	mov	sp, r7
 800946e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009472:	4770      	bx	lr

08009474 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009474:	b480      	push	{r7}
 8009476:	b083      	sub	sp, #12
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800947c:	bf00      	nop
 800947e:	370c      	adds	r7, #12
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b084      	sub	sp, #16
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009494:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009496:	f7fa ffc1 	bl	800441c <HAL_GetTick>
 800949a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094aa:	d03c      	beq.n	8009526 <SPI_DMAReceiveCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	685a      	ldr	r2, [r3, #4]
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f022 0220 	bic.w	r2, r2, #32
 80094ba:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	689b      	ldr	r3, [r3, #8]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d10d      	bne.n	80094e0 <SPI_DMAReceiveCplt+0x58>
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80094cc:	d108      	bne.n	80094e0 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	685a      	ldr	r2, [r3, #4]
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f022 0203 	bic.w	r2, r2, #3
 80094dc:	605a      	str	r2, [r3, #4]
 80094de:	e007      	b.n	80094f0 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	685a      	ldr	r2, [r3, #4]
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f022 0201 	bic.w	r2, r2, #1
 80094ee:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80094f0:	68ba      	ldr	r2, [r7, #8]
 80094f2:	2164      	movs	r1, #100	@ 0x64
 80094f4:	68f8      	ldr	r0, [r7, #12]
 80094f6:	f000 f9d5 	bl	80098a4 <SPI_EndRxTransaction>
 80094fa:	4603      	mov	r3, r0
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d002      	beq.n	8009506 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2220      	movs	r2, #32
 8009504:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2200      	movs	r2, #0
 800950a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2201      	movs	r2, #1
 8009512:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800951a:	2b00      	cmp	r3, #0
 800951c:	d003      	beq.n	8009526 <SPI_DMAReceiveCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800951e:	68f8      	ldr	r0, [r7, #12]
 8009520:	f7ff ffa8 	bl	8009474 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009524:	e002      	b.n	800952c <SPI_DMAReceiveCplt+0xa4>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8009526:	68f8      	ldr	r0, [r7, #12]
 8009528:	f7ff ff86 	bl	8009438 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800952c:	3710      	adds	r7, #16
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}

08009532 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b084      	sub	sp, #16
 8009536:	af00      	add	r7, sp, #0
 8009538:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800953e:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009540:	f7fa ff6c 	bl	800441c <HAL_GetTick>
 8009544:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009550:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009554:	d030      	beq.n	80095b8 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	685a      	ldr	r2, [r3, #4]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f022 0220 	bic.w	r2, r2, #32
 8009564:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009566:	68ba      	ldr	r2, [r7, #8]
 8009568:	2164      	movs	r1, #100	@ 0x64
 800956a:	68f8      	ldr	r0, [r7, #12]
 800956c:	f000 fa16 	bl	800999c <SPI_EndRxTxTransaction>
 8009570:	4603      	mov	r3, r0
 8009572:	2b00      	cmp	r3, #0
 8009574:	d005      	beq.n	8009582 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800957a:	f043 0220 	orr.w	r2, r3, #32
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	685a      	ldr	r2, [r3, #4]
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f022 0203 	bic.w	r2, r2, #3
 8009590:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	2200      	movs	r2, #0
 8009596:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2200      	movs	r2, #0
 800959c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2201      	movs	r2, #1
 80095a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d003      	beq.n	80095b8 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80095b0:	68f8      	ldr	r0, [r7, #12]
 80095b2:	f7ff ff5f 	bl	8009474 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80095b6:	e002      	b.n	80095be <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80095b8:	68f8      	ldr	r0, [r7, #12]
 80095ba:	f7f9 fc53 	bl	8002e64 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80095be:	3710      	adds	r7, #16
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}

080095c4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b084      	sub	sp, #16
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095d0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80095d2:	68f8      	ldr	r0, [r7, #12]
 80095d4:	f7ff ff3a 	bl	800944c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80095d8:	bf00      	nop
 80095da:	3710      	adds	r7, #16
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}

080095e0 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095ec:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80095ee:	68f8      	ldr	r0, [r7, #12]
 80095f0:	f7ff ff36 	bl	8009460 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80095f4:	bf00      	nop
 80095f6:	3710      	adds	r7, #16
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}

080095fc <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b084      	sub	sp, #16
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009608:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	685a      	ldr	r2, [r3, #4]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f022 0203 	bic.w	r2, r2, #3
 8009618:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800961e:	f043 0210 	orr.w	r2, r3, #16
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2201      	movs	r2, #1
 800962a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800962e:	68f8      	ldr	r0, [r7, #12]
 8009630:	f7ff ff20 	bl	8009474 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009634:	bf00      	nop
 8009636:	3710      	adds	r7, #16
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b084      	sub	sp, #16
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009648:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2200      	movs	r2, #0
 800964e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2200      	movs	r2, #0
 8009656:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009658:	68f8      	ldr	r0, [r7, #12]
 800965a:	f7ff ff0b 	bl	8009474 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800965e:	bf00      	nop
 8009660:	3710      	adds	r7, #16
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
	...

08009668 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b088      	sub	sp, #32
 800966c:	af00      	add	r7, sp, #0
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	603b      	str	r3, [r7, #0]
 8009674:	4613      	mov	r3, r2
 8009676:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009678:	f7fa fed0 	bl	800441c <HAL_GetTick>
 800967c:	4602      	mov	r2, r0
 800967e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009680:	1a9b      	subs	r3, r3, r2
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	4413      	add	r3, r2
 8009686:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009688:	f7fa fec8 	bl	800441c <HAL_GetTick>
 800968c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800968e:	4b39      	ldr	r3, [pc, #228]	@ (8009774 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	015b      	lsls	r3, r3, #5
 8009694:	0d1b      	lsrs	r3, r3, #20
 8009696:	69fa      	ldr	r2, [r7, #28]
 8009698:	fb02 f303 	mul.w	r3, r2, r3
 800969c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800969e:	e055      	b.n	800974c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096a6:	d051      	beq.n	800974c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80096a8:	f7fa feb8 	bl	800441c <HAL_GetTick>
 80096ac:	4602      	mov	r2, r0
 80096ae:	69bb      	ldr	r3, [r7, #24]
 80096b0:	1ad3      	subs	r3, r2, r3
 80096b2:	69fa      	ldr	r2, [r7, #28]
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d902      	bls.n	80096be <SPI_WaitFlagStateUntilTimeout+0x56>
 80096b8:	69fb      	ldr	r3, [r7, #28]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d13d      	bne.n	800973a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	685a      	ldr	r2, [r3, #4]
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80096cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80096d6:	d111      	bne.n	80096fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	689b      	ldr	r3, [r3, #8]
 80096dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096e0:	d004      	beq.n	80096ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	689b      	ldr	r3, [r3, #8]
 80096e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096ea:	d107      	bne.n	80096fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80096fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009700:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009704:	d10f      	bne.n	8009726 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	681a      	ldr	r2, [r3, #0]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009714:	601a      	str	r2, [r3, #0]
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009724:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2201      	movs	r2, #1
 800972a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2200      	movs	r2, #0
 8009732:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009736:	2303      	movs	r3, #3
 8009738:	e018      	b.n	800976c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d102      	bne.n	8009746 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009740:	2300      	movs	r3, #0
 8009742:	61fb      	str	r3, [r7, #28]
 8009744:	e002      	b.n	800974c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	3b01      	subs	r3, #1
 800974a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	689a      	ldr	r2, [r3, #8]
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	4013      	ands	r3, r2
 8009756:	68ba      	ldr	r2, [r7, #8]
 8009758:	429a      	cmp	r2, r3
 800975a:	bf0c      	ite	eq
 800975c:	2301      	moveq	r3, #1
 800975e:	2300      	movne	r3, #0
 8009760:	b2db      	uxtb	r3, r3
 8009762:	461a      	mov	r2, r3
 8009764:	79fb      	ldrb	r3, [r7, #7]
 8009766:	429a      	cmp	r2, r3
 8009768:	d19a      	bne.n	80096a0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800976a:	2300      	movs	r3, #0
}
 800976c:	4618      	mov	r0, r3
 800976e:	3720      	adds	r7, #32
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}
 8009774:	20000000 	.word	0x20000000

08009778 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b08a      	sub	sp, #40	@ 0x28
 800977c:	af00      	add	r7, sp, #0
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
 8009784:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009786:	2300      	movs	r3, #0
 8009788:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800978a:	f7fa fe47 	bl	800441c <HAL_GetTick>
 800978e:	4602      	mov	r2, r0
 8009790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009792:	1a9b      	subs	r3, r3, r2
 8009794:	683a      	ldr	r2, [r7, #0]
 8009796:	4413      	add	r3, r2
 8009798:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800979a:	f7fa fe3f 	bl	800441c <HAL_GetTick>
 800979e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	330c      	adds	r3, #12
 80097a6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80097a8:	4b3d      	ldr	r3, [pc, #244]	@ (80098a0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	4613      	mov	r3, r2
 80097ae:	009b      	lsls	r3, r3, #2
 80097b0:	4413      	add	r3, r2
 80097b2:	00da      	lsls	r2, r3, #3
 80097b4:	1ad3      	subs	r3, r2, r3
 80097b6:	0d1b      	lsrs	r3, r3, #20
 80097b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097ba:	fb02 f303 	mul.w	r3, r2, r3
 80097be:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80097c0:	e061      	b.n	8009886 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80097c8:	d107      	bne.n	80097da <SPI_WaitFifoStateUntilTimeout+0x62>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d104      	bne.n	80097da <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80097d0:	69fb      	ldr	r3, [r7, #28]
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	b2db      	uxtb	r3, r3
 80097d6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80097d8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097e0:	d051      	beq.n	8009886 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80097e2:	f7fa fe1b 	bl	800441c <HAL_GetTick>
 80097e6:	4602      	mov	r2, r0
 80097e8:	6a3b      	ldr	r3, [r7, #32]
 80097ea:	1ad3      	subs	r3, r2, r3
 80097ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097ee:	429a      	cmp	r2, r3
 80097f0:	d902      	bls.n	80097f8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80097f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d13d      	bne.n	8009874 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	685a      	ldr	r2, [r3, #4]
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009806:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	685b      	ldr	r3, [r3, #4]
 800980c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009810:	d111      	bne.n	8009836 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	689b      	ldr	r3, [r3, #8]
 8009816:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800981a:	d004      	beq.n	8009826 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009824:	d107      	bne.n	8009836 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	681a      	ldr	r2, [r3, #0]
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009834:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800983a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800983e:	d10f      	bne.n	8009860 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	681a      	ldr	r2, [r3, #0]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800984e:	601a      	str	r2, [r3, #0]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	681a      	ldr	r2, [r3, #0]
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800985e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	2201      	movs	r2, #1
 8009864:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2200      	movs	r2, #0
 800986c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009870:	2303      	movs	r3, #3
 8009872:	e011      	b.n	8009898 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009874:	69bb      	ldr	r3, [r7, #24]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d102      	bne.n	8009880 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800987a:	2300      	movs	r3, #0
 800987c:	627b      	str	r3, [r7, #36]	@ 0x24
 800987e:	e002      	b.n	8009886 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8009880:	69bb      	ldr	r3, [r7, #24]
 8009882:	3b01      	subs	r3, #1
 8009884:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	689a      	ldr	r2, [r3, #8]
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	4013      	ands	r3, r2
 8009890:	687a      	ldr	r2, [r7, #4]
 8009892:	429a      	cmp	r2, r3
 8009894:	d195      	bne.n	80097c2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8009896:	2300      	movs	r3, #0
}
 8009898:	4618      	mov	r0, r3
 800989a:	3728      	adds	r7, #40	@ 0x28
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}
 80098a0:	20000000 	.word	0x20000000

080098a4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b088      	sub	sp, #32
 80098a8:	af02      	add	r7, sp, #8
 80098aa:	60f8      	str	r0, [r7, #12]
 80098ac:	60b9      	str	r1, [r7, #8]
 80098ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80098b8:	d111      	bne.n	80098de <SPI_EndRxTransaction+0x3a>
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	689b      	ldr	r3, [r3, #8]
 80098be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80098c2:	d004      	beq.n	80098ce <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098cc:	d107      	bne.n	80098de <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	681a      	ldr	r2, [r3, #0]
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80098dc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	685b      	ldr	r3, [r3, #4]
 80098e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80098e6:	d112      	bne.n	800990e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	9300      	str	r3, [sp, #0]
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	2200      	movs	r2, #0
 80098f0:	2180      	movs	r1, #128	@ 0x80
 80098f2:	68f8      	ldr	r0, [r7, #12]
 80098f4:	f7ff feb8 	bl	8009668 <SPI_WaitFlagStateUntilTimeout>
 80098f8:	4603      	mov	r3, r0
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d021      	beq.n	8009942 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009902:	f043 0220 	orr.w	r2, r3, #32
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800990a:	2303      	movs	r3, #3
 800990c:	e03d      	b.n	800998a <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800990e:	4b21      	ldr	r3, [pc, #132]	@ (8009994 <SPI_EndRxTransaction+0xf0>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	4a21      	ldr	r2, [pc, #132]	@ (8009998 <SPI_EndRxTransaction+0xf4>)
 8009914:	fba2 2303 	umull	r2, r3, r2, r3
 8009918:	0d5b      	lsrs	r3, r3, #21
 800991a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800991e:	fb02 f303 	mul.w	r3, r2, r3
 8009922:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d00a      	beq.n	8009940 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800992a:	697b      	ldr	r3, [r7, #20]
 800992c:	3b01      	subs	r3, #1
 800992e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	689b      	ldr	r3, [r3, #8]
 8009936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800993a:	2b80      	cmp	r3, #128	@ 0x80
 800993c:	d0f2      	beq.n	8009924 <SPI_EndRxTransaction+0x80>
 800993e:	e000      	b.n	8009942 <SPI_EndRxTransaction+0x9e>
        break;
 8009940:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800994a:	d11d      	bne.n	8009988 <SPI_EndRxTransaction+0xe4>
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	689b      	ldr	r3, [r3, #8]
 8009950:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009954:	d004      	beq.n	8009960 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800995e:	d113      	bne.n	8009988 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	9300      	str	r3, [sp, #0]
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	2200      	movs	r2, #0
 8009968:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800996c:	68f8      	ldr	r0, [r7, #12]
 800996e:	f7ff ff03 	bl	8009778 <SPI_WaitFifoStateUntilTimeout>
 8009972:	4603      	mov	r3, r0
 8009974:	2b00      	cmp	r3, #0
 8009976:	d007      	beq.n	8009988 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800997c:	f043 0220 	orr.w	r2, r3, #32
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009984:	2303      	movs	r3, #3
 8009986:	e000      	b.n	800998a <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8009988:	2300      	movs	r3, #0
}
 800998a:	4618      	mov	r0, r3
 800998c:	3718      	adds	r7, #24
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
 8009992:	bf00      	nop
 8009994:	20000000 	.word	0x20000000
 8009998:	165e9f81 	.word	0x165e9f81

0800999c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b088      	sub	sp, #32
 80099a0:	af02      	add	r7, sp, #8
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	9300      	str	r3, [sp, #0]
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	2200      	movs	r2, #0
 80099b0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80099b4:	68f8      	ldr	r0, [r7, #12]
 80099b6:	f7ff fedf 	bl	8009778 <SPI_WaitFifoStateUntilTimeout>
 80099ba:	4603      	mov	r3, r0
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d007      	beq.n	80099d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099c4:	f043 0220 	orr.w	r2, r3, #32
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80099cc:	2303      	movs	r3, #3
 80099ce:	e046      	b.n	8009a5e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80099d0:	4b25      	ldr	r3, [pc, #148]	@ (8009a68 <SPI_EndRxTxTransaction+0xcc>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a25      	ldr	r2, [pc, #148]	@ (8009a6c <SPI_EndRxTxTransaction+0xd0>)
 80099d6:	fba2 2303 	umull	r2, r3, r2, r3
 80099da:	0d5b      	lsrs	r3, r3, #21
 80099dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80099e0:	fb02 f303 	mul.w	r3, r2, r3
 80099e4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80099ee:	d112      	bne.n	8009a16 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	9300      	str	r3, [sp, #0]
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	2200      	movs	r2, #0
 80099f8:	2180      	movs	r1, #128	@ 0x80
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f7ff fe34 	bl	8009668 <SPI_WaitFlagStateUntilTimeout>
 8009a00:	4603      	mov	r3, r0
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d016      	beq.n	8009a34 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a0a:	f043 0220 	orr.w	r2, r3, #32
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009a12:	2303      	movs	r3, #3
 8009a14:	e023      	b.n	8009a5e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00a      	beq.n	8009a32 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	3b01      	subs	r3, #1
 8009a20:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a2c:	2b80      	cmp	r3, #128	@ 0x80
 8009a2e:	d0f2      	beq.n	8009a16 <SPI_EndRxTxTransaction+0x7a>
 8009a30:	e000      	b.n	8009a34 <SPI_EndRxTxTransaction+0x98>
        break;
 8009a32:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	9300      	str	r3, [sp, #0]
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009a40:	68f8      	ldr	r0, [r7, #12]
 8009a42:	f7ff fe99 	bl	8009778 <SPI_WaitFifoStateUntilTimeout>
 8009a46:	4603      	mov	r3, r0
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d007      	beq.n	8009a5c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a50:	f043 0220 	orr.w	r2, r3, #32
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009a58:	2303      	movs	r3, #3
 8009a5a:	e000      	b.n	8009a5e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8009a5c:	2300      	movs	r3, #0
}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3718      	adds	r7, #24
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}
 8009a66:	bf00      	nop
 8009a68:	20000000 	.word	0x20000000
 8009a6c:	165e9f81 	.word	0x165e9f81

08009a70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b082      	sub	sp, #8
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d101      	bne.n	8009a82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009a7e:	2301      	movs	r3, #1
 8009a80:	e049      	b.n	8009b16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d106      	bne.n	8009a9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2200      	movs	r2, #0
 8009a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f7fa f8de 	bl	8003c58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2202      	movs	r2, #2
 8009aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681a      	ldr	r2, [r3, #0]
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	3304      	adds	r3, #4
 8009aac:	4619      	mov	r1, r3
 8009aae:	4610      	mov	r0, r2
 8009ab0:	f000 fb6e 	bl	800a190 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2201      	movs	r2, #1
 8009af0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2201      	movs	r2, #1
 8009af8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2201      	movs	r2, #1
 8009b00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2201      	movs	r2, #1
 8009b08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009b14:	2300      	movs	r3, #0
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3708      	adds	r7, #8
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}

08009b1e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009b1e:	b580      	push	{r7, lr}
 8009b20:	b082      	sub	sp, #8
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d101      	bne.n	8009b30 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	e049      	b.n	8009bc4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d106      	bne.n	8009b4a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f000 f841 	bl	8009bcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2202      	movs	r2, #2
 8009b4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681a      	ldr	r2, [r3, #0]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	3304      	adds	r3, #4
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	4610      	mov	r0, r2
 8009b5e:	f000 fb17 	bl	800a190 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2201      	movs	r2, #1
 8009b66:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2201      	movs	r2, #1
 8009b76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2201      	movs	r2, #1
 8009b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2201      	movs	r2, #1
 8009b86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2201      	movs	r2, #1
 8009b96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2201      	movs	r2, #1
 8009bae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009bc2:	2300      	movs	r3, #0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3708      	adds	r7, #8
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b083      	sub	sp, #12
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009bd4:	bf00      	nop
 8009bd6:	370c      	adds	r7, #12
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr

08009be0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b084      	sub	sp, #16
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d109      	bne.n	8009c04 <HAL_TIM_PWM_Start+0x24>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	bf14      	ite	ne
 8009bfc:	2301      	movne	r3, #1
 8009bfe:	2300      	moveq	r3, #0
 8009c00:	b2db      	uxtb	r3, r3
 8009c02:	e03c      	b.n	8009c7e <HAL_TIM_PWM_Start+0x9e>
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	2b04      	cmp	r3, #4
 8009c08:	d109      	bne.n	8009c1e <HAL_TIM_PWM_Start+0x3e>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009c10:	b2db      	uxtb	r3, r3
 8009c12:	2b01      	cmp	r3, #1
 8009c14:	bf14      	ite	ne
 8009c16:	2301      	movne	r3, #1
 8009c18:	2300      	moveq	r3, #0
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	e02f      	b.n	8009c7e <HAL_TIM_PWM_Start+0x9e>
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	2b08      	cmp	r3, #8
 8009c22:	d109      	bne.n	8009c38 <HAL_TIM_PWM_Start+0x58>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009c2a:	b2db      	uxtb	r3, r3
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	bf14      	ite	ne
 8009c30:	2301      	movne	r3, #1
 8009c32:	2300      	moveq	r3, #0
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	e022      	b.n	8009c7e <HAL_TIM_PWM_Start+0x9e>
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	2b0c      	cmp	r3, #12
 8009c3c:	d109      	bne.n	8009c52 <HAL_TIM_PWM_Start+0x72>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	bf14      	ite	ne
 8009c4a:	2301      	movne	r3, #1
 8009c4c:	2300      	moveq	r3, #0
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	e015      	b.n	8009c7e <HAL_TIM_PWM_Start+0x9e>
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	2b10      	cmp	r3, #16
 8009c56:	d109      	bne.n	8009c6c <HAL_TIM_PWM_Start+0x8c>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	2b01      	cmp	r3, #1
 8009c62:	bf14      	ite	ne
 8009c64:	2301      	movne	r3, #1
 8009c66:	2300      	moveq	r3, #0
 8009c68:	b2db      	uxtb	r3, r3
 8009c6a:	e008      	b.n	8009c7e <HAL_TIM_PWM_Start+0x9e>
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009c72:	b2db      	uxtb	r3, r3
 8009c74:	2b01      	cmp	r3, #1
 8009c76:	bf14      	ite	ne
 8009c78:	2301      	movne	r3, #1
 8009c7a:	2300      	moveq	r3, #0
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d001      	beq.n	8009c86 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009c82:	2301      	movs	r3, #1
 8009c84:	e092      	b.n	8009dac <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d104      	bne.n	8009c96 <HAL_TIM_PWM_Start+0xb6>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2202      	movs	r2, #2
 8009c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009c94:	e023      	b.n	8009cde <HAL_TIM_PWM_Start+0xfe>
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	2b04      	cmp	r3, #4
 8009c9a:	d104      	bne.n	8009ca6 <HAL_TIM_PWM_Start+0xc6>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2202      	movs	r2, #2
 8009ca0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009ca4:	e01b      	b.n	8009cde <HAL_TIM_PWM_Start+0xfe>
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	2b08      	cmp	r3, #8
 8009caa:	d104      	bne.n	8009cb6 <HAL_TIM_PWM_Start+0xd6>
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2202      	movs	r2, #2
 8009cb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009cb4:	e013      	b.n	8009cde <HAL_TIM_PWM_Start+0xfe>
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	2b0c      	cmp	r3, #12
 8009cba:	d104      	bne.n	8009cc6 <HAL_TIM_PWM_Start+0xe6>
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2202      	movs	r2, #2
 8009cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009cc4:	e00b      	b.n	8009cde <HAL_TIM_PWM_Start+0xfe>
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	2b10      	cmp	r3, #16
 8009cca:	d104      	bne.n	8009cd6 <HAL_TIM_PWM_Start+0xf6>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2202      	movs	r2, #2
 8009cd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009cd4:	e003      	b.n	8009cde <HAL_TIM_PWM_Start+0xfe>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2202      	movs	r2, #2
 8009cda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	6839      	ldr	r1, [r7, #0]
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f000 fdf0 	bl	800a8cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a30      	ldr	r2, [pc, #192]	@ (8009db4 <HAL_TIM_PWM_Start+0x1d4>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d004      	beq.n	8009d00 <HAL_TIM_PWM_Start+0x120>
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4a2f      	ldr	r2, [pc, #188]	@ (8009db8 <HAL_TIM_PWM_Start+0x1d8>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d101      	bne.n	8009d04 <HAL_TIM_PWM_Start+0x124>
 8009d00:	2301      	movs	r3, #1
 8009d02:	e000      	b.n	8009d06 <HAL_TIM_PWM_Start+0x126>
 8009d04:	2300      	movs	r3, #0
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d007      	beq.n	8009d1a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009d18:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4a25      	ldr	r2, [pc, #148]	@ (8009db4 <HAL_TIM_PWM_Start+0x1d4>)
 8009d20:	4293      	cmp	r3, r2
 8009d22:	d022      	beq.n	8009d6a <HAL_TIM_PWM_Start+0x18a>
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d2c:	d01d      	beq.n	8009d6a <HAL_TIM_PWM_Start+0x18a>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	4a22      	ldr	r2, [pc, #136]	@ (8009dbc <HAL_TIM_PWM_Start+0x1dc>)
 8009d34:	4293      	cmp	r3, r2
 8009d36:	d018      	beq.n	8009d6a <HAL_TIM_PWM_Start+0x18a>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	4a20      	ldr	r2, [pc, #128]	@ (8009dc0 <HAL_TIM_PWM_Start+0x1e0>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d013      	beq.n	8009d6a <HAL_TIM_PWM_Start+0x18a>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	4a1f      	ldr	r2, [pc, #124]	@ (8009dc4 <HAL_TIM_PWM_Start+0x1e4>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d00e      	beq.n	8009d6a <HAL_TIM_PWM_Start+0x18a>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4a19      	ldr	r2, [pc, #100]	@ (8009db8 <HAL_TIM_PWM_Start+0x1d8>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d009      	beq.n	8009d6a <HAL_TIM_PWM_Start+0x18a>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	4a1b      	ldr	r2, [pc, #108]	@ (8009dc8 <HAL_TIM_PWM_Start+0x1e8>)
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d004      	beq.n	8009d6a <HAL_TIM_PWM_Start+0x18a>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	4a19      	ldr	r2, [pc, #100]	@ (8009dcc <HAL_TIM_PWM_Start+0x1ec>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d115      	bne.n	8009d96 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	689a      	ldr	r2, [r3, #8]
 8009d70:	4b17      	ldr	r3, [pc, #92]	@ (8009dd0 <HAL_TIM_PWM_Start+0x1f0>)
 8009d72:	4013      	ands	r3, r2
 8009d74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2b06      	cmp	r3, #6
 8009d7a:	d015      	beq.n	8009da8 <HAL_TIM_PWM_Start+0x1c8>
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d82:	d011      	beq.n	8009da8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	681a      	ldr	r2, [r3, #0]
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f042 0201 	orr.w	r2, r2, #1
 8009d92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d94:	e008      	b.n	8009da8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f042 0201 	orr.w	r2, r2, #1
 8009da4:	601a      	str	r2, [r3, #0]
 8009da6:	e000      	b.n	8009daa <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009da8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009daa:	2300      	movs	r3, #0
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3710      	adds	r7, #16
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}
 8009db4:	40010000 	.word	0x40010000
 8009db8:	40010400 	.word	0x40010400
 8009dbc:	40000400 	.word	0x40000400
 8009dc0:	40000800 	.word	0x40000800
 8009dc4:	40000c00 	.word	0x40000c00
 8009dc8:	40014000 	.word	0x40014000
 8009dcc:	40001800 	.word	0x40001800
 8009dd0:	00010007 	.word	0x00010007

08009dd4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b086      	sub	sp, #24
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	60f8      	str	r0, [r7, #12]
 8009ddc:	60b9      	str	r1, [r7, #8]
 8009dde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009de0:	2300      	movs	r3, #0
 8009de2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d101      	bne.n	8009df2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009dee:	2302      	movs	r3, #2
 8009df0:	e0ff      	b.n	8009ff2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	2201      	movs	r2, #1
 8009df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2b14      	cmp	r3, #20
 8009dfe:	f200 80f0 	bhi.w	8009fe2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009e02:	a201      	add	r2, pc, #4	@ (adr r2, 8009e08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e08:	08009e5d 	.word	0x08009e5d
 8009e0c:	08009fe3 	.word	0x08009fe3
 8009e10:	08009fe3 	.word	0x08009fe3
 8009e14:	08009fe3 	.word	0x08009fe3
 8009e18:	08009e9d 	.word	0x08009e9d
 8009e1c:	08009fe3 	.word	0x08009fe3
 8009e20:	08009fe3 	.word	0x08009fe3
 8009e24:	08009fe3 	.word	0x08009fe3
 8009e28:	08009edf 	.word	0x08009edf
 8009e2c:	08009fe3 	.word	0x08009fe3
 8009e30:	08009fe3 	.word	0x08009fe3
 8009e34:	08009fe3 	.word	0x08009fe3
 8009e38:	08009f1f 	.word	0x08009f1f
 8009e3c:	08009fe3 	.word	0x08009fe3
 8009e40:	08009fe3 	.word	0x08009fe3
 8009e44:	08009fe3 	.word	0x08009fe3
 8009e48:	08009f61 	.word	0x08009f61
 8009e4c:	08009fe3 	.word	0x08009fe3
 8009e50:	08009fe3 	.word	0x08009fe3
 8009e54:	08009fe3 	.word	0x08009fe3
 8009e58:	08009fa1 	.word	0x08009fa1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	68b9      	ldr	r1, [r7, #8]
 8009e62:	4618      	mov	r0, r3
 8009e64:	f000 fa3a 	bl	800a2dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	699a      	ldr	r2, [r3, #24]
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f042 0208 	orr.w	r2, r2, #8
 8009e76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	699a      	ldr	r2, [r3, #24]
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f022 0204 	bic.w	r2, r2, #4
 8009e86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	6999      	ldr	r1, [r3, #24]
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	691a      	ldr	r2, [r3, #16]
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	430a      	orrs	r2, r1
 8009e98:	619a      	str	r2, [r3, #24]
      break;
 8009e9a:	e0a5      	b.n	8009fe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	68b9      	ldr	r1, [r7, #8]
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f000 fa8c 	bl	800a3c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	699a      	ldr	r2, [r3, #24]
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009eb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	699a      	ldr	r2, [r3, #24]
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009ec6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	6999      	ldr	r1, [r3, #24]
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	691b      	ldr	r3, [r3, #16]
 8009ed2:	021a      	lsls	r2, r3, #8
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	430a      	orrs	r2, r1
 8009eda:	619a      	str	r2, [r3, #24]
      break;
 8009edc:	e084      	b.n	8009fe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	68b9      	ldr	r1, [r7, #8]
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f000 fae3 	bl	800a4b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	69da      	ldr	r2, [r3, #28]
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f042 0208 	orr.w	r2, r2, #8
 8009ef8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	69da      	ldr	r2, [r3, #28]
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f022 0204 	bic.w	r2, r2, #4
 8009f08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	69d9      	ldr	r1, [r3, #28]
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	691a      	ldr	r2, [r3, #16]
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	430a      	orrs	r2, r1
 8009f1a:	61da      	str	r2, [r3, #28]
      break;
 8009f1c:	e064      	b.n	8009fe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	68b9      	ldr	r1, [r7, #8]
 8009f24:	4618      	mov	r0, r3
 8009f26:	f000 fb39 	bl	800a59c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	69da      	ldr	r2, [r3, #28]
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009f38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	69da      	ldr	r2, [r3, #28]
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009f48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	69d9      	ldr	r1, [r3, #28]
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	691b      	ldr	r3, [r3, #16]
 8009f54:	021a      	lsls	r2, r3, #8
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	430a      	orrs	r2, r1
 8009f5c:	61da      	str	r2, [r3, #28]
      break;
 8009f5e:	e043      	b.n	8009fe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	68b9      	ldr	r1, [r7, #8]
 8009f66:	4618      	mov	r0, r3
 8009f68:	f000 fb70 	bl	800a64c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f042 0208 	orr.w	r2, r2, #8
 8009f7a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f022 0204 	bic.w	r2, r2, #4
 8009f8a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	691a      	ldr	r2, [r3, #16]
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	430a      	orrs	r2, r1
 8009f9c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009f9e:	e023      	b.n	8009fe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	68b9      	ldr	r1, [r7, #8]
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	f000 fba2 	bl	800a6f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009fba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009fca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	691b      	ldr	r3, [r3, #16]
 8009fd6:	021a      	lsls	r2, r3, #8
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	430a      	orrs	r2, r1
 8009fde:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009fe0:	e002      	b.n	8009fe8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	75fb      	strb	r3, [r7, #23]
      break;
 8009fe6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2200      	movs	r2, #0
 8009fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3718      	adds	r7, #24
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}
 8009ffa:	bf00      	nop

08009ffc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b084      	sub	sp, #16
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a006:	2300      	movs	r3, #0
 800a008:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a010:	2b01      	cmp	r3, #1
 800a012:	d101      	bne.n	800a018 <HAL_TIM_ConfigClockSource+0x1c>
 800a014:	2302      	movs	r3, #2
 800a016:	e0b4      	b.n	800a182 <HAL_TIM_ConfigClockSource+0x186>
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2201      	movs	r2, #1
 800a01c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2202      	movs	r2, #2
 800a024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	689b      	ldr	r3, [r3, #8]
 800a02e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a030:	68ba      	ldr	r2, [r7, #8]
 800a032:	4b56      	ldr	r3, [pc, #344]	@ (800a18c <HAL_TIM_ConfigClockSource+0x190>)
 800a034:	4013      	ands	r3, r2
 800a036:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a03e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a050:	d03e      	beq.n	800a0d0 <HAL_TIM_ConfigClockSource+0xd4>
 800a052:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a056:	f200 8087 	bhi.w	800a168 <HAL_TIM_ConfigClockSource+0x16c>
 800a05a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a05e:	f000 8086 	beq.w	800a16e <HAL_TIM_ConfigClockSource+0x172>
 800a062:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a066:	d87f      	bhi.n	800a168 <HAL_TIM_ConfigClockSource+0x16c>
 800a068:	2b70      	cmp	r3, #112	@ 0x70
 800a06a:	d01a      	beq.n	800a0a2 <HAL_TIM_ConfigClockSource+0xa6>
 800a06c:	2b70      	cmp	r3, #112	@ 0x70
 800a06e:	d87b      	bhi.n	800a168 <HAL_TIM_ConfigClockSource+0x16c>
 800a070:	2b60      	cmp	r3, #96	@ 0x60
 800a072:	d050      	beq.n	800a116 <HAL_TIM_ConfigClockSource+0x11a>
 800a074:	2b60      	cmp	r3, #96	@ 0x60
 800a076:	d877      	bhi.n	800a168 <HAL_TIM_ConfigClockSource+0x16c>
 800a078:	2b50      	cmp	r3, #80	@ 0x50
 800a07a:	d03c      	beq.n	800a0f6 <HAL_TIM_ConfigClockSource+0xfa>
 800a07c:	2b50      	cmp	r3, #80	@ 0x50
 800a07e:	d873      	bhi.n	800a168 <HAL_TIM_ConfigClockSource+0x16c>
 800a080:	2b40      	cmp	r3, #64	@ 0x40
 800a082:	d058      	beq.n	800a136 <HAL_TIM_ConfigClockSource+0x13a>
 800a084:	2b40      	cmp	r3, #64	@ 0x40
 800a086:	d86f      	bhi.n	800a168 <HAL_TIM_ConfigClockSource+0x16c>
 800a088:	2b30      	cmp	r3, #48	@ 0x30
 800a08a:	d064      	beq.n	800a156 <HAL_TIM_ConfigClockSource+0x15a>
 800a08c:	2b30      	cmp	r3, #48	@ 0x30
 800a08e:	d86b      	bhi.n	800a168 <HAL_TIM_ConfigClockSource+0x16c>
 800a090:	2b20      	cmp	r3, #32
 800a092:	d060      	beq.n	800a156 <HAL_TIM_ConfigClockSource+0x15a>
 800a094:	2b20      	cmp	r3, #32
 800a096:	d867      	bhi.n	800a168 <HAL_TIM_ConfigClockSource+0x16c>
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d05c      	beq.n	800a156 <HAL_TIM_ConfigClockSource+0x15a>
 800a09c:	2b10      	cmp	r3, #16
 800a09e:	d05a      	beq.n	800a156 <HAL_TIM_ConfigClockSource+0x15a>
 800a0a0:	e062      	b.n	800a168 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a0b2:	f000 fbeb 	bl	800a88c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	689b      	ldr	r3, [r3, #8]
 800a0bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a0c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	68ba      	ldr	r2, [r7, #8]
 800a0cc:	609a      	str	r2, [r3, #8]
      break;
 800a0ce:	e04f      	b.n	800a170 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a0e0:	f000 fbd4 	bl	800a88c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	689a      	ldr	r2, [r3, #8]
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a0f2:	609a      	str	r2, [r3, #8]
      break;
 800a0f4:	e03c      	b.n	800a170 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a102:	461a      	mov	r2, r3
 800a104:	f000 fb48 	bl	800a798 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	2150      	movs	r1, #80	@ 0x50
 800a10e:	4618      	mov	r0, r3
 800a110:	f000 fba1 	bl	800a856 <TIM_ITRx_SetConfig>
      break;
 800a114:	e02c      	b.n	800a170 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a122:	461a      	mov	r2, r3
 800a124:	f000 fb67 	bl	800a7f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	2160      	movs	r1, #96	@ 0x60
 800a12e:	4618      	mov	r0, r3
 800a130:	f000 fb91 	bl	800a856 <TIM_ITRx_SetConfig>
      break;
 800a134:	e01c      	b.n	800a170 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a142:	461a      	mov	r2, r3
 800a144:	f000 fb28 	bl	800a798 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	2140      	movs	r1, #64	@ 0x40
 800a14e:	4618      	mov	r0, r3
 800a150:	f000 fb81 	bl	800a856 <TIM_ITRx_SetConfig>
      break;
 800a154:	e00c      	b.n	800a170 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681a      	ldr	r2, [r3, #0]
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4619      	mov	r1, r3
 800a160:	4610      	mov	r0, r2
 800a162:	f000 fb78 	bl	800a856 <TIM_ITRx_SetConfig>
      break;
 800a166:	e003      	b.n	800a170 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a168:	2301      	movs	r3, #1
 800a16a:	73fb      	strb	r3, [r7, #15]
      break;
 800a16c:	e000      	b.n	800a170 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a16e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2201      	movs	r2, #1
 800a174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2200      	movs	r2, #0
 800a17c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a180:	7bfb      	ldrb	r3, [r7, #15]
}
 800a182:	4618      	mov	r0, r3
 800a184:	3710      	adds	r7, #16
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop
 800a18c:	fffeff88 	.word	0xfffeff88

0800a190 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a190:	b480      	push	{r7}
 800a192:	b085      	sub	sp, #20
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	4a43      	ldr	r2, [pc, #268]	@ (800a2b0 <TIM_Base_SetConfig+0x120>)
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d013      	beq.n	800a1d0 <TIM_Base_SetConfig+0x40>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1ae:	d00f      	beq.n	800a1d0 <TIM_Base_SetConfig+0x40>
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	4a40      	ldr	r2, [pc, #256]	@ (800a2b4 <TIM_Base_SetConfig+0x124>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d00b      	beq.n	800a1d0 <TIM_Base_SetConfig+0x40>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	4a3f      	ldr	r2, [pc, #252]	@ (800a2b8 <TIM_Base_SetConfig+0x128>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d007      	beq.n	800a1d0 <TIM_Base_SetConfig+0x40>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	4a3e      	ldr	r2, [pc, #248]	@ (800a2bc <TIM_Base_SetConfig+0x12c>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d003      	beq.n	800a1d0 <TIM_Base_SetConfig+0x40>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	4a3d      	ldr	r2, [pc, #244]	@ (800a2c0 <TIM_Base_SetConfig+0x130>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d108      	bne.n	800a1e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	685b      	ldr	r3, [r3, #4]
 800a1dc:	68fa      	ldr	r2, [r7, #12]
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	4a32      	ldr	r2, [pc, #200]	@ (800a2b0 <TIM_Base_SetConfig+0x120>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d02b      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1f0:	d027      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	4a2f      	ldr	r2, [pc, #188]	@ (800a2b4 <TIM_Base_SetConfig+0x124>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d023      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	4a2e      	ldr	r2, [pc, #184]	@ (800a2b8 <TIM_Base_SetConfig+0x128>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d01f      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	4a2d      	ldr	r2, [pc, #180]	@ (800a2bc <TIM_Base_SetConfig+0x12c>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d01b      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	4a2c      	ldr	r2, [pc, #176]	@ (800a2c0 <TIM_Base_SetConfig+0x130>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d017      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	4a2b      	ldr	r2, [pc, #172]	@ (800a2c4 <TIM_Base_SetConfig+0x134>)
 800a216:	4293      	cmp	r3, r2
 800a218:	d013      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	4a2a      	ldr	r2, [pc, #168]	@ (800a2c8 <TIM_Base_SetConfig+0x138>)
 800a21e:	4293      	cmp	r3, r2
 800a220:	d00f      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	4a29      	ldr	r2, [pc, #164]	@ (800a2cc <TIM_Base_SetConfig+0x13c>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d00b      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	4a28      	ldr	r2, [pc, #160]	@ (800a2d0 <TIM_Base_SetConfig+0x140>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d007      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	4a27      	ldr	r2, [pc, #156]	@ (800a2d4 <TIM_Base_SetConfig+0x144>)
 800a236:	4293      	cmp	r3, r2
 800a238:	d003      	beq.n	800a242 <TIM_Base_SetConfig+0xb2>
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	4a26      	ldr	r2, [pc, #152]	@ (800a2d8 <TIM_Base_SetConfig+0x148>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	d108      	bne.n	800a254 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a248:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	68db      	ldr	r3, [r3, #12]
 800a24e:	68fa      	ldr	r2, [r7, #12]
 800a250:	4313      	orrs	r3, r2
 800a252:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	695b      	ldr	r3, [r3, #20]
 800a25e:	4313      	orrs	r3, r2
 800a260:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	689a      	ldr	r2, [r3, #8]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	681a      	ldr	r2, [r3, #0]
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	4a0e      	ldr	r2, [pc, #56]	@ (800a2b0 <TIM_Base_SetConfig+0x120>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d003      	beq.n	800a282 <TIM_Base_SetConfig+0xf2>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	4a10      	ldr	r2, [pc, #64]	@ (800a2c0 <TIM_Base_SetConfig+0x130>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d103      	bne.n	800a28a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	691a      	ldr	r2, [r3, #16]
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f043 0204 	orr.w	r2, r3, #4
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2201      	movs	r2, #1
 800a29a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	68fa      	ldr	r2, [r7, #12]
 800a2a0:	601a      	str	r2, [r3, #0]
}
 800a2a2:	bf00      	nop
 800a2a4:	3714      	adds	r7, #20
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ac:	4770      	bx	lr
 800a2ae:	bf00      	nop
 800a2b0:	40010000 	.word	0x40010000
 800a2b4:	40000400 	.word	0x40000400
 800a2b8:	40000800 	.word	0x40000800
 800a2bc:	40000c00 	.word	0x40000c00
 800a2c0:	40010400 	.word	0x40010400
 800a2c4:	40014000 	.word	0x40014000
 800a2c8:	40014400 	.word	0x40014400
 800a2cc:	40014800 	.word	0x40014800
 800a2d0:	40001800 	.word	0x40001800
 800a2d4:	40001c00 	.word	0x40001c00
 800a2d8:	40002000 	.word	0x40002000

0800a2dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b087      	sub	sp, #28
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6a1b      	ldr	r3, [r3, #32]
 800a2ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6a1b      	ldr	r3, [r3, #32]
 800a2f0:	f023 0201 	bic.w	r2, r3, #1
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	699b      	ldr	r3, [r3, #24]
 800a302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a304:	68fa      	ldr	r2, [r7, #12]
 800a306:	4b2b      	ldr	r3, [pc, #172]	@ (800a3b4 <TIM_OC1_SetConfig+0xd8>)
 800a308:	4013      	ands	r3, r2
 800a30a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f023 0303 	bic.w	r3, r3, #3
 800a312:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	68fa      	ldr	r2, [r7, #12]
 800a31a:	4313      	orrs	r3, r2
 800a31c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a31e:	697b      	ldr	r3, [r7, #20]
 800a320:	f023 0302 	bic.w	r3, r3, #2
 800a324:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	689b      	ldr	r3, [r3, #8]
 800a32a:	697a      	ldr	r2, [r7, #20]
 800a32c:	4313      	orrs	r3, r2
 800a32e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	4a21      	ldr	r2, [pc, #132]	@ (800a3b8 <TIM_OC1_SetConfig+0xdc>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d003      	beq.n	800a340 <TIM_OC1_SetConfig+0x64>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	4a20      	ldr	r2, [pc, #128]	@ (800a3bc <TIM_OC1_SetConfig+0xe0>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d10c      	bne.n	800a35a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a340:	697b      	ldr	r3, [r7, #20]
 800a342:	f023 0308 	bic.w	r3, r3, #8
 800a346:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	68db      	ldr	r3, [r3, #12]
 800a34c:	697a      	ldr	r2, [r7, #20]
 800a34e:	4313      	orrs	r3, r2
 800a350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	f023 0304 	bic.w	r3, r3, #4
 800a358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	4a16      	ldr	r2, [pc, #88]	@ (800a3b8 <TIM_OC1_SetConfig+0xdc>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d003      	beq.n	800a36a <TIM_OC1_SetConfig+0x8e>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	4a15      	ldr	r2, [pc, #84]	@ (800a3bc <TIM_OC1_SetConfig+0xe0>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d111      	bne.n	800a38e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a36a:	693b      	ldr	r3, [r7, #16]
 800a36c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a370:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a378:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	695b      	ldr	r3, [r3, #20]
 800a37e:	693a      	ldr	r2, [r7, #16]
 800a380:	4313      	orrs	r3, r2
 800a382:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	699b      	ldr	r3, [r3, #24]
 800a388:	693a      	ldr	r2, [r7, #16]
 800a38a:	4313      	orrs	r3, r2
 800a38c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	693a      	ldr	r2, [r7, #16]
 800a392:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	68fa      	ldr	r2, [r7, #12]
 800a398:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	685a      	ldr	r2, [r3, #4]
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	697a      	ldr	r2, [r7, #20]
 800a3a6:	621a      	str	r2, [r3, #32]
}
 800a3a8:	bf00      	nop
 800a3aa:	371c      	adds	r7, #28
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b2:	4770      	bx	lr
 800a3b4:	fffeff8f 	.word	0xfffeff8f
 800a3b8:	40010000 	.word	0x40010000
 800a3bc:	40010400 	.word	0x40010400

0800a3c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b087      	sub	sp, #28
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
 800a3c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a1b      	ldr	r3, [r3, #32]
 800a3ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6a1b      	ldr	r3, [r3, #32]
 800a3d4:	f023 0210 	bic.w	r2, r3, #16
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	685b      	ldr	r3, [r3, #4]
 800a3e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	699b      	ldr	r3, [r3, #24]
 800a3e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a3e8:	68fa      	ldr	r2, [r7, #12]
 800a3ea:	4b2e      	ldr	r3, [pc, #184]	@ (800a4a4 <TIM_OC2_SetConfig+0xe4>)
 800a3ec:	4013      	ands	r3, r2
 800a3ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a3f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	021b      	lsls	r3, r3, #8
 800a3fe:	68fa      	ldr	r2, [r7, #12]
 800a400:	4313      	orrs	r3, r2
 800a402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a404:	697b      	ldr	r3, [r7, #20]
 800a406:	f023 0320 	bic.w	r3, r3, #32
 800a40a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	689b      	ldr	r3, [r3, #8]
 800a410:	011b      	lsls	r3, r3, #4
 800a412:	697a      	ldr	r2, [r7, #20]
 800a414:	4313      	orrs	r3, r2
 800a416:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	4a23      	ldr	r2, [pc, #140]	@ (800a4a8 <TIM_OC2_SetConfig+0xe8>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d003      	beq.n	800a428 <TIM_OC2_SetConfig+0x68>
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	4a22      	ldr	r2, [pc, #136]	@ (800a4ac <TIM_OC2_SetConfig+0xec>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d10d      	bne.n	800a444 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a42e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	68db      	ldr	r3, [r3, #12]
 800a434:	011b      	lsls	r3, r3, #4
 800a436:	697a      	ldr	r2, [r7, #20]
 800a438:	4313      	orrs	r3, r2
 800a43a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a442:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	4a18      	ldr	r2, [pc, #96]	@ (800a4a8 <TIM_OC2_SetConfig+0xe8>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d003      	beq.n	800a454 <TIM_OC2_SetConfig+0x94>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	4a17      	ldr	r2, [pc, #92]	@ (800a4ac <TIM_OC2_SetConfig+0xec>)
 800a450:	4293      	cmp	r3, r2
 800a452:	d113      	bne.n	800a47c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a45a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a45c:	693b      	ldr	r3, [r7, #16]
 800a45e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a462:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	695b      	ldr	r3, [r3, #20]
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	693a      	ldr	r2, [r7, #16]
 800a46c:	4313      	orrs	r3, r2
 800a46e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	699b      	ldr	r3, [r3, #24]
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	693a      	ldr	r2, [r7, #16]
 800a478:	4313      	orrs	r3, r2
 800a47a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	693a      	ldr	r2, [r7, #16]
 800a480:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	68fa      	ldr	r2, [r7, #12]
 800a486:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	685a      	ldr	r2, [r3, #4]
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	697a      	ldr	r2, [r7, #20]
 800a494:	621a      	str	r2, [r3, #32]
}
 800a496:	bf00      	nop
 800a498:	371c      	adds	r7, #28
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr
 800a4a2:	bf00      	nop
 800a4a4:	feff8fff 	.word	0xfeff8fff
 800a4a8:	40010000 	.word	0x40010000
 800a4ac:	40010400 	.word	0x40010400

0800a4b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a4b0:	b480      	push	{r7}
 800a4b2:	b087      	sub	sp, #28
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
 800a4b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6a1b      	ldr	r3, [r3, #32]
 800a4be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6a1b      	ldr	r3, [r3, #32]
 800a4c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	69db      	ldr	r3, [r3, #28]
 800a4d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a4d8:	68fa      	ldr	r2, [r7, #12]
 800a4da:	4b2d      	ldr	r3, [pc, #180]	@ (800a590 <TIM_OC3_SetConfig+0xe0>)
 800a4dc:	4013      	ands	r3, r2
 800a4de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f023 0303 	bic.w	r3, r3, #3
 800a4e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	68fa      	ldr	r2, [r7, #12]
 800a4ee:	4313      	orrs	r3, r2
 800a4f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a4f2:	697b      	ldr	r3, [r7, #20]
 800a4f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a4f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	689b      	ldr	r3, [r3, #8]
 800a4fe:	021b      	lsls	r3, r3, #8
 800a500:	697a      	ldr	r2, [r7, #20]
 800a502:	4313      	orrs	r3, r2
 800a504:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	4a22      	ldr	r2, [pc, #136]	@ (800a594 <TIM_OC3_SetConfig+0xe4>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d003      	beq.n	800a516 <TIM_OC3_SetConfig+0x66>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	4a21      	ldr	r2, [pc, #132]	@ (800a598 <TIM_OC3_SetConfig+0xe8>)
 800a512:	4293      	cmp	r3, r2
 800a514:	d10d      	bne.n	800a532 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a51c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	68db      	ldr	r3, [r3, #12]
 800a522:	021b      	lsls	r3, r3, #8
 800a524:	697a      	ldr	r2, [r7, #20]
 800a526:	4313      	orrs	r3, r2
 800a528:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a530:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	4a17      	ldr	r2, [pc, #92]	@ (800a594 <TIM_OC3_SetConfig+0xe4>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d003      	beq.n	800a542 <TIM_OC3_SetConfig+0x92>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	4a16      	ldr	r2, [pc, #88]	@ (800a598 <TIM_OC3_SetConfig+0xe8>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d113      	bne.n	800a56a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a548:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a550:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	695b      	ldr	r3, [r3, #20]
 800a556:	011b      	lsls	r3, r3, #4
 800a558:	693a      	ldr	r2, [r7, #16]
 800a55a:	4313      	orrs	r3, r2
 800a55c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	699b      	ldr	r3, [r3, #24]
 800a562:	011b      	lsls	r3, r3, #4
 800a564:	693a      	ldr	r2, [r7, #16]
 800a566:	4313      	orrs	r3, r2
 800a568:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	693a      	ldr	r2, [r7, #16]
 800a56e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	68fa      	ldr	r2, [r7, #12]
 800a574:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	685a      	ldr	r2, [r3, #4]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	697a      	ldr	r2, [r7, #20]
 800a582:	621a      	str	r2, [r3, #32]
}
 800a584:	bf00      	nop
 800a586:	371c      	adds	r7, #28
 800a588:	46bd      	mov	sp, r7
 800a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58e:	4770      	bx	lr
 800a590:	fffeff8f 	.word	0xfffeff8f
 800a594:	40010000 	.word	0x40010000
 800a598:	40010400 	.word	0x40010400

0800a59c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a59c:	b480      	push	{r7}
 800a59e:	b087      	sub	sp, #28
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6a1b      	ldr	r3, [r3, #32]
 800a5aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6a1b      	ldr	r3, [r3, #32]
 800a5b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	69db      	ldr	r3, [r3, #28]
 800a5c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a5c4:	68fa      	ldr	r2, [r7, #12]
 800a5c6:	4b1e      	ldr	r3, [pc, #120]	@ (800a640 <TIM_OC4_SetConfig+0xa4>)
 800a5c8:	4013      	ands	r3, r2
 800a5ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a5d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	021b      	lsls	r3, r3, #8
 800a5da:	68fa      	ldr	r2, [r7, #12]
 800a5dc:	4313      	orrs	r3, r2
 800a5de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a5e0:	693b      	ldr	r3, [r7, #16]
 800a5e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a5e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	031b      	lsls	r3, r3, #12
 800a5ee:	693a      	ldr	r2, [r7, #16]
 800a5f0:	4313      	orrs	r3, r2
 800a5f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	4a13      	ldr	r2, [pc, #76]	@ (800a644 <TIM_OC4_SetConfig+0xa8>)
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d003      	beq.n	800a604 <TIM_OC4_SetConfig+0x68>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	4a12      	ldr	r2, [pc, #72]	@ (800a648 <TIM_OC4_SetConfig+0xac>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d109      	bne.n	800a618 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a60a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	695b      	ldr	r3, [r3, #20]
 800a610:	019b      	lsls	r3, r3, #6
 800a612:	697a      	ldr	r2, [r7, #20]
 800a614:	4313      	orrs	r3, r2
 800a616:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	697a      	ldr	r2, [r7, #20]
 800a61c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	68fa      	ldr	r2, [r7, #12]
 800a622:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	685a      	ldr	r2, [r3, #4]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	693a      	ldr	r2, [r7, #16]
 800a630:	621a      	str	r2, [r3, #32]
}
 800a632:	bf00      	nop
 800a634:	371c      	adds	r7, #28
 800a636:	46bd      	mov	sp, r7
 800a638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63c:	4770      	bx	lr
 800a63e:	bf00      	nop
 800a640:	feff8fff 	.word	0xfeff8fff
 800a644:	40010000 	.word	0x40010000
 800a648:	40010400 	.word	0x40010400

0800a64c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b087      	sub	sp, #28
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6a1b      	ldr	r3, [r3, #32]
 800a65a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6a1b      	ldr	r3, [r3, #32]
 800a660:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	685b      	ldr	r3, [r3, #4]
 800a66c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a674:	68fa      	ldr	r2, [r7, #12]
 800a676:	4b1b      	ldr	r3, [pc, #108]	@ (800a6e4 <TIM_OC5_SetConfig+0x98>)
 800a678:	4013      	ands	r3, r2
 800a67a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	68fa      	ldr	r2, [r7, #12]
 800a682:	4313      	orrs	r3, r2
 800a684:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a68c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	689b      	ldr	r3, [r3, #8]
 800a692:	041b      	lsls	r3, r3, #16
 800a694:	693a      	ldr	r2, [r7, #16]
 800a696:	4313      	orrs	r3, r2
 800a698:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	4a12      	ldr	r2, [pc, #72]	@ (800a6e8 <TIM_OC5_SetConfig+0x9c>)
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	d003      	beq.n	800a6aa <TIM_OC5_SetConfig+0x5e>
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	4a11      	ldr	r2, [pc, #68]	@ (800a6ec <TIM_OC5_SetConfig+0xa0>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d109      	bne.n	800a6be <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a6aa:	697b      	ldr	r3, [r7, #20]
 800a6ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a6b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	695b      	ldr	r3, [r3, #20]
 800a6b6:	021b      	lsls	r3, r3, #8
 800a6b8:	697a      	ldr	r2, [r7, #20]
 800a6ba:	4313      	orrs	r3, r2
 800a6bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	697a      	ldr	r2, [r7, #20]
 800a6c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	68fa      	ldr	r2, [r7, #12]
 800a6c8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	685a      	ldr	r2, [r3, #4]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	693a      	ldr	r2, [r7, #16]
 800a6d6:	621a      	str	r2, [r3, #32]
}
 800a6d8:	bf00      	nop
 800a6da:	371c      	adds	r7, #28
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e2:	4770      	bx	lr
 800a6e4:	fffeff8f 	.word	0xfffeff8f
 800a6e8:	40010000 	.word	0x40010000
 800a6ec:	40010400 	.word	0x40010400

0800a6f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b087      	sub	sp, #28
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
 800a6f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	6a1b      	ldr	r3, [r3, #32]
 800a6fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6a1b      	ldr	r3, [r3, #32]
 800a704:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	685b      	ldr	r3, [r3, #4]
 800a710:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a718:	68fa      	ldr	r2, [r7, #12]
 800a71a:	4b1c      	ldr	r3, [pc, #112]	@ (800a78c <TIM_OC6_SetConfig+0x9c>)
 800a71c:	4013      	ands	r3, r2
 800a71e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	021b      	lsls	r3, r3, #8
 800a726:	68fa      	ldr	r2, [r7, #12]
 800a728:	4313      	orrs	r3, r2
 800a72a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a72c:	693b      	ldr	r3, [r7, #16]
 800a72e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a732:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	689b      	ldr	r3, [r3, #8]
 800a738:	051b      	lsls	r3, r3, #20
 800a73a:	693a      	ldr	r2, [r7, #16]
 800a73c:	4313      	orrs	r3, r2
 800a73e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	4a13      	ldr	r2, [pc, #76]	@ (800a790 <TIM_OC6_SetConfig+0xa0>)
 800a744:	4293      	cmp	r3, r2
 800a746:	d003      	beq.n	800a750 <TIM_OC6_SetConfig+0x60>
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	4a12      	ldr	r2, [pc, #72]	@ (800a794 <TIM_OC6_SetConfig+0xa4>)
 800a74c:	4293      	cmp	r3, r2
 800a74e:	d109      	bne.n	800a764 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a750:	697b      	ldr	r3, [r7, #20]
 800a752:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a756:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	695b      	ldr	r3, [r3, #20]
 800a75c:	029b      	lsls	r3, r3, #10
 800a75e:	697a      	ldr	r2, [r7, #20]
 800a760:	4313      	orrs	r3, r2
 800a762:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	697a      	ldr	r2, [r7, #20]
 800a768:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	68fa      	ldr	r2, [r7, #12]
 800a76e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	685a      	ldr	r2, [r3, #4]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	693a      	ldr	r2, [r7, #16]
 800a77c:	621a      	str	r2, [r3, #32]
}
 800a77e:	bf00      	nop
 800a780:	371c      	adds	r7, #28
 800a782:	46bd      	mov	sp, r7
 800a784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a788:	4770      	bx	lr
 800a78a:	bf00      	nop
 800a78c:	feff8fff 	.word	0xfeff8fff
 800a790:	40010000 	.word	0x40010000
 800a794:	40010400 	.word	0x40010400

0800a798 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a798:	b480      	push	{r7}
 800a79a:	b087      	sub	sp, #28
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	60f8      	str	r0, [r7, #12]
 800a7a0:	60b9      	str	r1, [r7, #8]
 800a7a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	6a1b      	ldr	r3, [r3, #32]
 800a7a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	6a1b      	ldr	r3, [r3, #32]
 800a7ae:	f023 0201 	bic.w	r2, r3, #1
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	699b      	ldr	r3, [r3, #24]
 800a7ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a7c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	011b      	lsls	r3, r3, #4
 800a7c8:	693a      	ldr	r2, [r7, #16]
 800a7ca:	4313      	orrs	r3, r2
 800a7cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a7ce:	697b      	ldr	r3, [r7, #20]
 800a7d0:	f023 030a 	bic.w	r3, r3, #10
 800a7d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a7d6:	697a      	ldr	r2, [r7, #20]
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	693a      	ldr	r2, [r7, #16]
 800a7e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	697a      	ldr	r2, [r7, #20]
 800a7e8:	621a      	str	r2, [r3, #32]
}
 800a7ea:	bf00      	nop
 800a7ec:	371c      	adds	r7, #28
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f4:	4770      	bx	lr

0800a7f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a7f6:	b480      	push	{r7}
 800a7f8:	b087      	sub	sp, #28
 800a7fa:	af00      	add	r7, sp, #0
 800a7fc:	60f8      	str	r0, [r7, #12]
 800a7fe:	60b9      	str	r1, [r7, #8]
 800a800:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	6a1b      	ldr	r3, [r3, #32]
 800a806:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	6a1b      	ldr	r3, [r3, #32]
 800a80c:	f023 0210 	bic.w	r2, r3, #16
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	699b      	ldr	r3, [r3, #24]
 800a818:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a820:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	031b      	lsls	r3, r3, #12
 800a826:	693a      	ldr	r2, [r7, #16]
 800a828:	4313      	orrs	r3, r2
 800a82a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a832:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	011b      	lsls	r3, r3, #4
 800a838:	697a      	ldr	r2, [r7, #20]
 800a83a:	4313      	orrs	r3, r2
 800a83c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	693a      	ldr	r2, [r7, #16]
 800a842:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	697a      	ldr	r2, [r7, #20]
 800a848:	621a      	str	r2, [r3, #32]
}
 800a84a:	bf00      	nop
 800a84c:	371c      	adds	r7, #28
 800a84e:	46bd      	mov	sp, r7
 800a850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a854:	4770      	bx	lr

0800a856 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a856:	b480      	push	{r7}
 800a858:	b085      	sub	sp, #20
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
 800a85e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a86c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a86e:	683a      	ldr	r2, [r7, #0]
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	4313      	orrs	r3, r2
 800a874:	f043 0307 	orr.w	r3, r3, #7
 800a878:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	68fa      	ldr	r2, [r7, #12]
 800a87e:	609a      	str	r2, [r3, #8]
}
 800a880:	bf00      	nop
 800a882:	3714      	adds	r7, #20
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b087      	sub	sp, #28
 800a890:	af00      	add	r7, sp, #0
 800a892:	60f8      	str	r0, [r7, #12]
 800a894:	60b9      	str	r1, [r7, #8]
 800a896:	607a      	str	r2, [r7, #4]
 800a898:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	689b      	ldr	r3, [r3, #8]
 800a89e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a8a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	021a      	lsls	r2, r3, #8
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	431a      	orrs	r2, r3
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	4313      	orrs	r3, r2
 800a8b4:	697a      	ldr	r2, [r7, #20]
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	697a      	ldr	r2, [r7, #20]
 800a8be:	609a      	str	r2, [r3, #8]
}
 800a8c0:	bf00      	nop
 800a8c2:	371c      	adds	r7, #28
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr

0800a8cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b087      	sub	sp, #28
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	60f8      	str	r0, [r7, #12]
 800a8d4:	60b9      	str	r1, [r7, #8]
 800a8d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	f003 031f 	and.w	r3, r3, #31
 800a8de:	2201      	movs	r2, #1
 800a8e0:	fa02 f303 	lsl.w	r3, r2, r3
 800a8e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	6a1a      	ldr	r2, [r3, #32]
 800a8ea:	697b      	ldr	r3, [r7, #20]
 800a8ec:	43db      	mvns	r3, r3
 800a8ee:	401a      	ands	r2, r3
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	6a1a      	ldr	r2, [r3, #32]
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	f003 031f 	and.w	r3, r3, #31
 800a8fe:	6879      	ldr	r1, [r7, #4]
 800a900:	fa01 f303 	lsl.w	r3, r1, r3
 800a904:	431a      	orrs	r2, r3
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	621a      	str	r2, [r3, #32]
}
 800a90a:	bf00      	nop
 800a90c:	371c      	adds	r7, #28
 800a90e:	46bd      	mov	sp, r7
 800a910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a914:	4770      	bx	lr
	...

0800a918 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a918:	b480      	push	{r7}
 800a91a:	b085      	sub	sp, #20
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
 800a920:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a928:	2b01      	cmp	r3, #1
 800a92a:	d101      	bne.n	800a930 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a92c:	2302      	movs	r3, #2
 800a92e:	e06d      	b.n	800aa0c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2201      	movs	r2, #1
 800a934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2202      	movs	r2, #2
 800a93c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	685b      	ldr	r3, [r3, #4]
 800a946:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	689b      	ldr	r3, [r3, #8]
 800a94e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	4a30      	ldr	r2, [pc, #192]	@ (800aa18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a956:	4293      	cmp	r3, r2
 800a958:	d004      	beq.n	800a964 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	4a2f      	ldr	r2, [pc, #188]	@ (800aa1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a960:	4293      	cmp	r3, r2
 800a962:	d108      	bne.n	800a976 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a96a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	68fa      	ldr	r2, [r7, #12]
 800a972:	4313      	orrs	r3, r2
 800a974:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a97c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	68fa      	ldr	r2, [r7, #12]
 800a984:	4313      	orrs	r3, r2
 800a986:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	68fa      	ldr	r2, [r7, #12]
 800a98e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	4a20      	ldr	r2, [pc, #128]	@ (800aa18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d022      	beq.n	800a9e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9a2:	d01d      	beq.n	800a9e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	4a1d      	ldr	r2, [pc, #116]	@ (800aa20 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a9aa:	4293      	cmp	r3, r2
 800a9ac:	d018      	beq.n	800a9e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	4a1c      	ldr	r2, [pc, #112]	@ (800aa24 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	d013      	beq.n	800a9e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	4a1a      	ldr	r2, [pc, #104]	@ (800aa28 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d00e      	beq.n	800a9e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	4a15      	ldr	r2, [pc, #84]	@ (800aa1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a9c8:	4293      	cmp	r3, r2
 800a9ca:	d009      	beq.n	800a9e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4a16      	ldr	r2, [pc, #88]	@ (800aa2c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a9d2:	4293      	cmp	r3, r2
 800a9d4:	d004      	beq.n	800a9e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4a15      	ldr	r2, [pc, #84]	@ (800aa30 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a9dc:	4293      	cmp	r3, r2
 800a9de:	d10c      	bne.n	800a9fa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a9e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	689b      	ldr	r3, [r3, #8]
 800a9ec:	68ba      	ldr	r2, [r7, #8]
 800a9ee:	4313      	orrs	r3, r2
 800a9f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	68ba      	ldr	r2, [r7, #8]
 800a9f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	2200      	movs	r2, #0
 800aa06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800aa0a:	2300      	movs	r3, #0
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3714      	adds	r7, #20
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr
 800aa18:	40010000 	.word	0x40010000
 800aa1c:	40010400 	.word	0x40010400
 800aa20:	40000400 	.word	0x40000400
 800aa24:	40000800 	.word	0x40000800
 800aa28:	40000c00 	.word	0x40000c00
 800aa2c:	40014000 	.word	0x40014000
 800aa30:	40001800 	.word	0x40001800

0800aa34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b082      	sub	sp, #8
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d101      	bne.n	800aa46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aa42:	2301      	movs	r3, #1
 800aa44:	e040      	b.n	800aac8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d106      	bne.n	800aa5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2200      	movs	r2, #0
 800aa52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f7f9 f9a8 	bl	8003dac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2224      	movs	r2, #36	@ 0x24
 800aa60:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	681a      	ldr	r2, [r3, #0]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f022 0201 	bic.w	r2, r2, #1
 800aa70:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d002      	beq.n	800aa80 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800aa7a:	6878      	ldr	r0, [r7, #4]
 800aa7c:	f000 fe50 	bl	800b720 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f000 fbe9 	bl	800b258 <UART_SetConfig>
 800aa86:	4603      	mov	r3, r0
 800aa88:	2b01      	cmp	r3, #1
 800aa8a:	d101      	bne.n	800aa90 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e01b      	b.n	800aac8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	685a      	ldr	r2, [r3, #4]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800aa9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	689a      	ldr	r2, [r3, #8]
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800aaae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	681a      	ldr	r2, [r3, #0]
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f042 0201 	orr.w	r2, r2, #1
 800aabe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f000 fecf 	bl	800b864 <UART_CheckIdleState>
 800aac6:	4603      	mov	r3, r0
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3708      	adds	r7, #8
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b09a      	sub	sp, #104	@ 0x68
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	64bb      	str	r3, [r7, #72]	@ 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aade:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aae0:	e853 3f00 	ldrex	r3, [r3]
 800aae4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800aae6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aae8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aaec:	667b      	str	r3, [r7, #100]	@ 0x64
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	461a      	mov	r2, r3
 800aaf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aaf6:	657b      	str	r3, [r7, #84]	@ 0x54
 800aaf8:	653a      	str	r2, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aafa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aafc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800aafe:	e841 2300 	strex	r3, r2, [r1]
 800ab02:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ab04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d1e6      	bne.n	800aad8 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	3308      	adds	r3, #8
 800ab10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab14:	e853 3f00 	ldrex	r3, [r3]
 800ab18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ab1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab1c:	f023 0301 	bic.w	r3, r3, #1
 800ab20:	663b      	str	r3, [r7, #96]	@ 0x60
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	3308      	adds	r3, #8
 800ab28:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ab2a:	643a      	str	r2, [r7, #64]	@ 0x40
 800ab2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ab30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ab32:	e841 2300 	strex	r3, r2, [r1]
 800ab36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ab38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d1e5      	bne.n	800ab0a <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d118      	bne.n	800ab78 <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab4c:	6a3b      	ldr	r3, [r7, #32]
 800ab4e:	e853 3f00 	ldrex	r3, [r3]
 800ab52:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab54:	69fb      	ldr	r3, [r7, #28]
 800ab56:	f023 0310 	bic.w	r3, r3, #16
 800ab5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	461a      	mov	r2, r3
 800ab62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab66:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab6c:	e841 2300 	strex	r3, r2, [r1]
 800ab70:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d1e6      	bne.n	800ab46 <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	689b      	ldr	r3, [r3, #8]
 800ab7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab82:	2b40      	cmp	r3, #64	@ 0x40
 800ab84:	d137      	bne.n	800abf6 <HAL_UART_AbortReceive+0x126>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	3308      	adds	r3, #8
 800ab8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	e853 3f00 	ldrex	r3, [r3]
 800ab94:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	3308      	adds	r3, #8
 800aba4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aba6:	61ba      	str	r2, [r7, #24]
 800aba8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abaa:	6979      	ldr	r1, [r7, #20]
 800abac:	69ba      	ldr	r2, [r7, #24]
 800abae:	e841 2300 	strex	r3, r2, [r1]
 800abb2:	613b      	str	r3, [r7, #16]
   return(result);
 800abb4:	693b      	ldr	r3, [r7, #16]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d1e5      	bne.n	800ab86 <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d019      	beq.n	800abf6 <HAL_UART_AbortReceive+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abc6:	2200      	movs	r2, #0
 800abc8:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abce:	4618      	mov	r0, r3
 800abd0:	f7fa fb22 	bl	8005218 <HAL_DMA_Abort>
 800abd4:	4603      	mov	r3, r0
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d00d      	beq.n	800abf6 <HAL_UART_AbortReceive+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abde:	4618      	mov	r0, r3
 800abe0:	f7fa fd36 	bl	8005650 <HAL_DMA_GetError>
 800abe4:	4603      	mov	r3, r0
 800abe6:	2b20      	cmp	r3, #32
 800abe8:	d105      	bne.n	800abf6 <HAL_UART_AbortReceive+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2210      	movs	r2, #16
 800abee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800abf2:	2303      	movs	r3, #3
 800abf4:	e017      	b.n	800ac26 <HAL_UART_AbortReceive+0x156>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2200      	movs	r2, #0
 800abfa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	220f      	movs	r2, #15
 800ac04:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	699a      	ldr	r2, [r3, #24]
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f042 0208 	orr.w	r2, r2, #8
 800ac14:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2220      	movs	r2, #32
 800ac1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2200      	movs	r2, #0
 800ac22:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 800ac24:	2300      	movs	r3, #0
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3768      	adds	r7, #104	@ 0x68
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}
	...

0800ac30 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b0ba      	sub	sp, #232	@ 0xe8
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	69db      	ldr	r3, [r3, #28]
 800ac3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	689b      	ldr	r3, [r3, #8]
 800ac52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ac56:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ac5a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ac5e:	4013      	ands	r3, r2
 800ac60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ac64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d115      	bne.n	800ac98 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800ac6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac70:	f003 0320 	and.w	r3, r3, #32
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d00f      	beq.n	800ac98 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ac78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac7c:	f003 0320 	and.w	r3, r3, #32
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d009      	beq.n	800ac98 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f000 82b1 	beq.w	800b1f0 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	4798      	blx	r3
      }
      return;
 800ac96:	e2ab      	b.n	800b1f0 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ac98:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	f000 8117 	beq.w	800aed0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800aca2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aca6:	f003 0301 	and.w	r3, r3, #1
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d106      	bne.n	800acbc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800acae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800acb2:	4b85      	ldr	r3, [pc, #532]	@ (800aec8 <HAL_UART_IRQHandler+0x298>)
 800acb4:	4013      	ands	r3, r2
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	f000 810a 	beq.w	800aed0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800acbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acc0:	f003 0301 	and.w	r3, r3, #1
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d011      	beq.n	800acec <HAL_UART_IRQHandler+0xbc>
 800acc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800accc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d00b      	beq.n	800acec <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	2201      	movs	r2, #1
 800acda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ace2:	f043 0201 	orr.w	r2, r3, #1
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800acec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acf0:	f003 0302 	and.w	r3, r3, #2
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d011      	beq.n	800ad1c <HAL_UART_IRQHandler+0xec>
 800acf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800acfc:	f003 0301 	and.w	r3, r3, #1
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d00b      	beq.n	800ad1c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	2202      	movs	r2, #2
 800ad0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad12:	f043 0204 	orr.w	r2, r3, #4
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad20:	f003 0304 	and.w	r3, r3, #4
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d011      	beq.n	800ad4c <HAL_UART_IRQHandler+0x11c>
 800ad28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad2c:	f003 0301 	and.w	r3, r3, #1
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d00b      	beq.n	800ad4c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	2204      	movs	r2, #4
 800ad3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad42:	f043 0202 	orr.w	r2, r3, #2
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ad4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad50:	f003 0308 	and.w	r3, r3, #8
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d017      	beq.n	800ad88 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800ad58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad5c:	f003 0320 	and.w	r3, r3, #32
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d105      	bne.n	800ad70 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800ad64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad68:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d00b      	beq.n	800ad88 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	2208      	movs	r2, #8
 800ad76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad7e:	f043 0208 	orr.w	r2, r3, #8
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ad88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d012      	beq.n	800adba <HAL_UART_IRQHandler+0x18a>
 800ad94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad98:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d00c      	beq.n	800adba <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ada8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800adb0:	f043 0220 	orr.w	r2, r3, #32
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	f000 8217 	beq.w	800b1f4 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800adc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adca:	f003 0320 	and.w	r3, r3, #32
 800adce:	2b00      	cmp	r3, #0
 800add0:	d00d      	beq.n	800adee <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800add2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800add6:	f003 0320 	and.w	r3, r3, #32
 800adda:	2b00      	cmp	r3, #0
 800addc:	d007      	beq.n	800adee <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d003      	beq.n	800adee <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800adf4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	689b      	ldr	r3, [r3, #8]
 800adfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae02:	2b40      	cmp	r3, #64	@ 0x40
 800ae04:	d005      	beq.n	800ae12 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ae06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae0a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d04f      	beq.n	800aeb2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f000 feb0 	bl	800bb78 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	689b      	ldr	r3, [r3, #8]
 800ae1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae22:	2b40      	cmp	r3, #64	@ 0x40
 800ae24:	d141      	bne.n	800aeaa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	3308      	adds	r3, #8
 800ae2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ae34:	e853 3f00 	ldrex	r3, [r3]
 800ae38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ae3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	3308      	adds	r3, #8
 800ae4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ae52:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ae56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ae5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ae62:	e841 2300 	strex	r3, r2, [r1]
 800ae66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ae6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d1d9      	bne.n	800ae26 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d013      	beq.n	800aea2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae7e:	4a13      	ldr	r2, [pc, #76]	@ (800aecc <HAL_UART_IRQHandler+0x29c>)
 800ae80:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae86:	4618      	mov	r0, r3
 800ae88:	f7fa fa36 	bl	80052f8 <HAL_DMA_Abort_IT>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d017      	beq.n	800aec2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae98:	687a      	ldr	r2, [r7, #4]
 800ae9a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800ae9c:	4610      	mov	r0, r2
 800ae9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aea0:	e00f      	b.n	800aec2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f000 f9ce 	bl	800b244 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aea8:	e00b      	b.n	800aec2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aeaa:	6878      	ldr	r0, [r7, #4]
 800aeac:	f000 f9ca 	bl	800b244 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aeb0:	e007      	b.n	800aec2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f000 f9c6 	bl	800b244 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2200      	movs	r2, #0
 800aebc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800aec0:	e198      	b.n	800b1f4 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aec2:	bf00      	nop
    return;
 800aec4:	e196      	b.n	800b1f4 <HAL_UART_IRQHandler+0x5c4>
 800aec6:	bf00      	nop
 800aec8:	04000120 	.word	0x04000120
 800aecc:	0800be8f 	.word	0x0800be8f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aed4:	2b01      	cmp	r3, #1
 800aed6:	f040 8166 	bne.w	800b1a6 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800aeda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aede:	f003 0310 	and.w	r3, r3, #16
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	f000 815f 	beq.w	800b1a6 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800aee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aeec:	f003 0310 	and.w	r3, r3, #16
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	f000 8158 	beq.w	800b1a6 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	2210      	movs	r2, #16
 800aefc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	689b      	ldr	r3, [r3, #8]
 800af04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af08:	2b40      	cmp	r3, #64	@ 0x40
 800af0a:	f040 80d0 	bne.w	800b0ae <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800af1a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800af1e:	2b00      	cmp	r3, #0
 800af20:	f000 80ab 	beq.w	800b07a <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800af2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800af2e:	429a      	cmp	r2, r3
 800af30:	f080 80a3 	bcs.w	800b07a <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800af3a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af42:	69db      	ldr	r3, [r3, #28]
 800af44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af48:	f000 8086 	beq.w	800b058 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800af58:	e853 3f00 	ldrex	r3, [r3]
 800af5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800af60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800af64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	461a      	mov	r2, r3
 800af72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800af76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af7a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800af82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800af86:	e841 2300 	strex	r3, r2, [r1]
 800af8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800af8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800af92:	2b00      	cmp	r3, #0
 800af94:	d1da      	bne.n	800af4c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	3308      	adds	r3, #8
 800af9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800afa0:	e853 3f00 	ldrex	r3, [r3]
 800afa4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800afa6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800afa8:	f023 0301 	bic.w	r3, r3, #1
 800afac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	3308      	adds	r3, #8
 800afb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800afba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800afbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afc0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800afc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800afc6:	e841 2300 	strex	r3, r2, [r1]
 800afca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800afcc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d1e1      	bne.n	800af96 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	3308      	adds	r3, #8
 800afd8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800afdc:	e853 3f00 	ldrex	r3, [r3]
 800afe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800afe2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800afe4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afe8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	3308      	adds	r3, #8
 800aff2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800aff6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800aff8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800affa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800affc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800affe:	e841 2300 	strex	r3, r2, [r1]
 800b002:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b004:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b006:	2b00      	cmp	r3, #0
 800b008:	d1e3      	bne.n	800afd2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2220      	movs	r2, #32
 800b00e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2200      	movs	r2, #0
 800b016:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b01e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b020:	e853 3f00 	ldrex	r3, [r3]
 800b024:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b026:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b028:	f023 0310 	bic.w	r3, r3, #16
 800b02c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	461a      	mov	r2, r3
 800b036:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b03a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b03c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b03e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b040:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b042:	e841 2300 	strex	r3, r2, [r1]
 800b046:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b048:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d1e4      	bne.n	800b018 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b052:	4618      	mov	r0, r3
 800b054:	f7fa f8e0 	bl	8005218 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2202      	movs	r2, #2
 800b05c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b06a:	b29b      	uxth	r3, r3
 800b06c:	1ad3      	subs	r3, r2, r3
 800b06e:	b29b      	uxth	r3, r3
 800b070:	4619      	mov	r1, r3
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f7f7 feb0 	bl	8002dd8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b078:	e0be      	b.n	800b1f8 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b080:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b084:	429a      	cmp	r2, r3
 800b086:	f040 80b7 	bne.w	800b1f8 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b08e:	69db      	ldr	r3, [r3, #28]
 800b090:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b094:	f040 80b0 	bne.w	800b1f8 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	2202      	movs	r2, #2
 800b09c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f7f7 fe96 	bl	8002dd8 <HAL_UARTEx_RxEventCallback>
      return;
 800b0ac:	e0a4      	b.n	800b1f8 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b0ba:	b29b      	uxth	r3, r3
 800b0bc:	1ad3      	subs	r3, r2, r3
 800b0be:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b0c8:	b29b      	uxth	r3, r3
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	f000 8096 	beq.w	800b1fc <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800b0d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	f000 8091 	beq.w	800b1fc <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e2:	e853 3f00 	ldrex	r3, [r3]
 800b0e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	461a      	mov	r2, r3
 800b0f8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b0fc:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b100:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b102:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b104:	e841 2300 	strex	r3, r2, [r1]
 800b108:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b10a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d1e4      	bne.n	800b0da <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	3308      	adds	r3, #8
 800b116:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b11a:	e853 3f00 	ldrex	r3, [r3]
 800b11e:	623b      	str	r3, [r7, #32]
   return(result);
 800b120:	6a3b      	ldr	r3, [r7, #32]
 800b122:	f023 0301 	bic.w	r3, r3, #1
 800b126:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	3308      	adds	r3, #8
 800b130:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b134:	633a      	str	r2, [r7, #48]	@ 0x30
 800b136:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b138:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b13a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b13c:	e841 2300 	strex	r3, r2, [r1]
 800b140:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b144:	2b00      	cmp	r3, #0
 800b146:	d1e3      	bne.n	800b110 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2220      	movs	r2, #32
 800b14c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2200      	movs	r2, #0
 800b154:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2200      	movs	r2, #0
 800b15a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b162:	693b      	ldr	r3, [r7, #16]
 800b164:	e853 3f00 	ldrex	r3, [r3]
 800b168:	60fb      	str	r3, [r7, #12]
   return(result);
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	f023 0310 	bic.w	r3, r3, #16
 800b170:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	461a      	mov	r2, r3
 800b17a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b17e:	61fb      	str	r3, [r7, #28]
 800b180:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b182:	69b9      	ldr	r1, [r7, #24]
 800b184:	69fa      	ldr	r2, [r7, #28]
 800b186:	e841 2300 	strex	r3, r2, [r1]
 800b18a:	617b      	str	r3, [r7, #20]
   return(result);
 800b18c:	697b      	ldr	r3, [r7, #20]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d1e4      	bne.n	800b15c <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2202      	movs	r2, #2
 800b196:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b198:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b19c:	4619      	mov	r1, r3
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f7f7 fe1a 	bl	8002dd8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b1a4:	e02a      	b.n	800b1fc <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800b1a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d00e      	beq.n	800b1d0 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800b1b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d008      	beq.n	800b1d0 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d01c      	beq.n	800b200 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b1ca:	6878      	ldr	r0, [r7, #4]
 800b1cc:	4798      	blx	r3
    }
    return;
 800b1ce:	e017      	b.n	800b200 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b1d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d012      	beq.n	800b202 <HAL_UART_IRQHandler+0x5d2>
 800b1dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d00c      	beq.n	800b202 <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f000 fe62 	bl	800beb2 <UART_EndTransmit_IT>
    return;
 800b1ee:	e008      	b.n	800b202 <HAL_UART_IRQHandler+0x5d2>
      return;
 800b1f0:	bf00      	nop
 800b1f2:	e006      	b.n	800b202 <HAL_UART_IRQHandler+0x5d2>
    return;
 800b1f4:	bf00      	nop
 800b1f6:	e004      	b.n	800b202 <HAL_UART_IRQHandler+0x5d2>
      return;
 800b1f8:	bf00      	nop
 800b1fa:	e002      	b.n	800b202 <HAL_UART_IRQHandler+0x5d2>
      return;
 800b1fc:	bf00      	nop
 800b1fe:	e000      	b.n	800b202 <HAL_UART_IRQHandler+0x5d2>
    return;
 800b200:	bf00      	nop
  }

}
 800b202:	37e8      	adds	r7, #232	@ 0xe8
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}

0800b208 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b208:	b480      	push	{r7}
 800b20a:	b083      	sub	sp, #12
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b210:	bf00      	nop
 800b212:	370c      	adds	r7, #12
 800b214:	46bd      	mov	sp, r7
 800b216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21a:	4770      	bx	lr

0800b21c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b21c:	b480      	push	{r7}
 800b21e:	b083      	sub	sp, #12
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800b224:	bf00      	nop
 800b226:	370c      	adds	r7, #12
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr

0800b230 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800b238:	bf00      	nop
 800b23a:	370c      	adds	r7, #12
 800b23c:	46bd      	mov	sp, r7
 800b23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b242:	4770      	bx	lr

0800b244 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b244:	b480      	push	{r7}
 800b246:	b083      	sub	sp, #12
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b24c:	bf00      	nop
 800b24e:	370c      	adds	r7, #12
 800b250:	46bd      	mov	sp, r7
 800b252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b256:	4770      	bx	lr

0800b258 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b088      	sub	sp, #32
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b260:	2300      	movs	r3, #0
 800b262:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	689a      	ldr	r2, [r3, #8]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	691b      	ldr	r3, [r3, #16]
 800b26c:	431a      	orrs	r2, r3
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	695b      	ldr	r3, [r3, #20]
 800b272:	431a      	orrs	r2, r3
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	69db      	ldr	r3, [r3, #28]
 800b278:	4313      	orrs	r3, r2
 800b27a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	681a      	ldr	r2, [r3, #0]
 800b282:	4ba6      	ldr	r3, [pc, #664]	@ (800b51c <UART_SetConfig+0x2c4>)
 800b284:	4013      	ands	r3, r2
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	6812      	ldr	r2, [r2, #0]
 800b28a:	6979      	ldr	r1, [r7, #20]
 800b28c:	430b      	orrs	r3, r1
 800b28e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	685b      	ldr	r3, [r3, #4]
 800b296:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	68da      	ldr	r2, [r3, #12]
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	430a      	orrs	r2, r1
 800b2a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	699b      	ldr	r3, [r3, #24]
 800b2aa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6a1b      	ldr	r3, [r3, #32]
 800b2b0:	697a      	ldr	r2, [r7, #20]
 800b2b2:	4313      	orrs	r3, r2
 800b2b4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	689b      	ldr	r3, [r3, #8]
 800b2bc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	697a      	ldr	r2, [r7, #20]
 800b2c6:	430a      	orrs	r2, r1
 800b2c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	4a94      	ldr	r2, [pc, #592]	@ (800b520 <UART_SetConfig+0x2c8>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d120      	bne.n	800b316 <UART_SetConfig+0xbe>
 800b2d4:	4b93      	ldr	r3, [pc, #588]	@ (800b524 <UART_SetConfig+0x2cc>)
 800b2d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2da:	f003 0303 	and.w	r3, r3, #3
 800b2de:	2b03      	cmp	r3, #3
 800b2e0:	d816      	bhi.n	800b310 <UART_SetConfig+0xb8>
 800b2e2:	a201      	add	r2, pc, #4	@ (adr r2, 800b2e8 <UART_SetConfig+0x90>)
 800b2e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2e8:	0800b2f9 	.word	0x0800b2f9
 800b2ec:	0800b305 	.word	0x0800b305
 800b2f0:	0800b2ff 	.word	0x0800b2ff
 800b2f4:	0800b30b 	.word	0x0800b30b
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	77fb      	strb	r3, [r7, #31]
 800b2fc:	e150      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b2fe:	2302      	movs	r3, #2
 800b300:	77fb      	strb	r3, [r7, #31]
 800b302:	e14d      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b304:	2304      	movs	r3, #4
 800b306:	77fb      	strb	r3, [r7, #31]
 800b308:	e14a      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b30a:	2308      	movs	r3, #8
 800b30c:	77fb      	strb	r3, [r7, #31]
 800b30e:	e147      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b310:	2310      	movs	r3, #16
 800b312:	77fb      	strb	r3, [r7, #31]
 800b314:	e144      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	4a83      	ldr	r2, [pc, #524]	@ (800b528 <UART_SetConfig+0x2d0>)
 800b31c:	4293      	cmp	r3, r2
 800b31e:	d132      	bne.n	800b386 <UART_SetConfig+0x12e>
 800b320:	4b80      	ldr	r3, [pc, #512]	@ (800b524 <UART_SetConfig+0x2cc>)
 800b322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b326:	f003 030c 	and.w	r3, r3, #12
 800b32a:	2b0c      	cmp	r3, #12
 800b32c:	d828      	bhi.n	800b380 <UART_SetConfig+0x128>
 800b32e:	a201      	add	r2, pc, #4	@ (adr r2, 800b334 <UART_SetConfig+0xdc>)
 800b330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b334:	0800b369 	.word	0x0800b369
 800b338:	0800b381 	.word	0x0800b381
 800b33c:	0800b381 	.word	0x0800b381
 800b340:	0800b381 	.word	0x0800b381
 800b344:	0800b375 	.word	0x0800b375
 800b348:	0800b381 	.word	0x0800b381
 800b34c:	0800b381 	.word	0x0800b381
 800b350:	0800b381 	.word	0x0800b381
 800b354:	0800b36f 	.word	0x0800b36f
 800b358:	0800b381 	.word	0x0800b381
 800b35c:	0800b381 	.word	0x0800b381
 800b360:	0800b381 	.word	0x0800b381
 800b364:	0800b37b 	.word	0x0800b37b
 800b368:	2300      	movs	r3, #0
 800b36a:	77fb      	strb	r3, [r7, #31]
 800b36c:	e118      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b36e:	2302      	movs	r3, #2
 800b370:	77fb      	strb	r3, [r7, #31]
 800b372:	e115      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b374:	2304      	movs	r3, #4
 800b376:	77fb      	strb	r3, [r7, #31]
 800b378:	e112      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b37a:	2308      	movs	r3, #8
 800b37c:	77fb      	strb	r3, [r7, #31]
 800b37e:	e10f      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b380:	2310      	movs	r3, #16
 800b382:	77fb      	strb	r3, [r7, #31]
 800b384:	e10c      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	4a68      	ldr	r2, [pc, #416]	@ (800b52c <UART_SetConfig+0x2d4>)
 800b38c:	4293      	cmp	r3, r2
 800b38e:	d120      	bne.n	800b3d2 <UART_SetConfig+0x17a>
 800b390:	4b64      	ldr	r3, [pc, #400]	@ (800b524 <UART_SetConfig+0x2cc>)
 800b392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b396:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b39a:	2b30      	cmp	r3, #48	@ 0x30
 800b39c:	d013      	beq.n	800b3c6 <UART_SetConfig+0x16e>
 800b39e:	2b30      	cmp	r3, #48	@ 0x30
 800b3a0:	d814      	bhi.n	800b3cc <UART_SetConfig+0x174>
 800b3a2:	2b20      	cmp	r3, #32
 800b3a4:	d009      	beq.n	800b3ba <UART_SetConfig+0x162>
 800b3a6:	2b20      	cmp	r3, #32
 800b3a8:	d810      	bhi.n	800b3cc <UART_SetConfig+0x174>
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d002      	beq.n	800b3b4 <UART_SetConfig+0x15c>
 800b3ae:	2b10      	cmp	r3, #16
 800b3b0:	d006      	beq.n	800b3c0 <UART_SetConfig+0x168>
 800b3b2:	e00b      	b.n	800b3cc <UART_SetConfig+0x174>
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	77fb      	strb	r3, [r7, #31]
 800b3b8:	e0f2      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b3ba:	2302      	movs	r3, #2
 800b3bc:	77fb      	strb	r3, [r7, #31]
 800b3be:	e0ef      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b3c0:	2304      	movs	r3, #4
 800b3c2:	77fb      	strb	r3, [r7, #31]
 800b3c4:	e0ec      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b3c6:	2308      	movs	r3, #8
 800b3c8:	77fb      	strb	r3, [r7, #31]
 800b3ca:	e0e9      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b3cc:	2310      	movs	r3, #16
 800b3ce:	77fb      	strb	r3, [r7, #31]
 800b3d0:	e0e6      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	4a56      	ldr	r2, [pc, #344]	@ (800b530 <UART_SetConfig+0x2d8>)
 800b3d8:	4293      	cmp	r3, r2
 800b3da:	d120      	bne.n	800b41e <UART_SetConfig+0x1c6>
 800b3dc:	4b51      	ldr	r3, [pc, #324]	@ (800b524 <UART_SetConfig+0x2cc>)
 800b3de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3e2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b3e6:	2bc0      	cmp	r3, #192	@ 0xc0
 800b3e8:	d013      	beq.n	800b412 <UART_SetConfig+0x1ba>
 800b3ea:	2bc0      	cmp	r3, #192	@ 0xc0
 800b3ec:	d814      	bhi.n	800b418 <UART_SetConfig+0x1c0>
 800b3ee:	2b80      	cmp	r3, #128	@ 0x80
 800b3f0:	d009      	beq.n	800b406 <UART_SetConfig+0x1ae>
 800b3f2:	2b80      	cmp	r3, #128	@ 0x80
 800b3f4:	d810      	bhi.n	800b418 <UART_SetConfig+0x1c0>
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d002      	beq.n	800b400 <UART_SetConfig+0x1a8>
 800b3fa:	2b40      	cmp	r3, #64	@ 0x40
 800b3fc:	d006      	beq.n	800b40c <UART_SetConfig+0x1b4>
 800b3fe:	e00b      	b.n	800b418 <UART_SetConfig+0x1c0>
 800b400:	2300      	movs	r3, #0
 800b402:	77fb      	strb	r3, [r7, #31]
 800b404:	e0cc      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b406:	2302      	movs	r3, #2
 800b408:	77fb      	strb	r3, [r7, #31]
 800b40a:	e0c9      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b40c:	2304      	movs	r3, #4
 800b40e:	77fb      	strb	r3, [r7, #31]
 800b410:	e0c6      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b412:	2308      	movs	r3, #8
 800b414:	77fb      	strb	r3, [r7, #31]
 800b416:	e0c3      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b418:	2310      	movs	r3, #16
 800b41a:	77fb      	strb	r3, [r7, #31]
 800b41c:	e0c0      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	4a44      	ldr	r2, [pc, #272]	@ (800b534 <UART_SetConfig+0x2dc>)
 800b424:	4293      	cmp	r3, r2
 800b426:	d125      	bne.n	800b474 <UART_SetConfig+0x21c>
 800b428:	4b3e      	ldr	r3, [pc, #248]	@ (800b524 <UART_SetConfig+0x2cc>)
 800b42a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b42e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b432:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b436:	d017      	beq.n	800b468 <UART_SetConfig+0x210>
 800b438:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b43c:	d817      	bhi.n	800b46e <UART_SetConfig+0x216>
 800b43e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b442:	d00b      	beq.n	800b45c <UART_SetConfig+0x204>
 800b444:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b448:	d811      	bhi.n	800b46e <UART_SetConfig+0x216>
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d003      	beq.n	800b456 <UART_SetConfig+0x1fe>
 800b44e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b452:	d006      	beq.n	800b462 <UART_SetConfig+0x20a>
 800b454:	e00b      	b.n	800b46e <UART_SetConfig+0x216>
 800b456:	2300      	movs	r3, #0
 800b458:	77fb      	strb	r3, [r7, #31]
 800b45a:	e0a1      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b45c:	2302      	movs	r3, #2
 800b45e:	77fb      	strb	r3, [r7, #31]
 800b460:	e09e      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b462:	2304      	movs	r3, #4
 800b464:	77fb      	strb	r3, [r7, #31]
 800b466:	e09b      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b468:	2308      	movs	r3, #8
 800b46a:	77fb      	strb	r3, [r7, #31]
 800b46c:	e098      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b46e:	2310      	movs	r3, #16
 800b470:	77fb      	strb	r3, [r7, #31]
 800b472:	e095      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	4a2f      	ldr	r2, [pc, #188]	@ (800b538 <UART_SetConfig+0x2e0>)
 800b47a:	4293      	cmp	r3, r2
 800b47c:	d125      	bne.n	800b4ca <UART_SetConfig+0x272>
 800b47e:	4b29      	ldr	r3, [pc, #164]	@ (800b524 <UART_SetConfig+0x2cc>)
 800b480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b484:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b488:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b48c:	d017      	beq.n	800b4be <UART_SetConfig+0x266>
 800b48e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b492:	d817      	bhi.n	800b4c4 <UART_SetConfig+0x26c>
 800b494:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b498:	d00b      	beq.n	800b4b2 <UART_SetConfig+0x25a>
 800b49a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b49e:	d811      	bhi.n	800b4c4 <UART_SetConfig+0x26c>
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d003      	beq.n	800b4ac <UART_SetConfig+0x254>
 800b4a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4a8:	d006      	beq.n	800b4b8 <UART_SetConfig+0x260>
 800b4aa:	e00b      	b.n	800b4c4 <UART_SetConfig+0x26c>
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	77fb      	strb	r3, [r7, #31]
 800b4b0:	e076      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b4b2:	2302      	movs	r3, #2
 800b4b4:	77fb      	strb	r3, [r7, #31]
 800b4b6:	e073      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b4b8:	2304      	movs	r3, #4
 800b4ba:	77fb      	strb	r3, [r7, #31]
 800b4bc:	e070      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b4be:	2308      	movs	r3, #8
 800b4c0:	77fb      	strb	r3, [r7, #31]
 800b4c2:	e06d      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b4c4:	2310      	movs	r3, #16
 800b4c6:	77fb      	strb	r3, [r7, #31]
 800b4c8:	e06a      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	4a1b      	ldr	r2, [pc, #108]	@ (800b53c <UART_SetConfig+0x2e4>)
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	d138      	bne.n	800b546 <UART_SetConfig+0x2ee>
 800b4d4:	4b13      	ldr	r3, [pc, #76]	@ (800b524 <UART_SetConfig+0x2cc>)
 800b4d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4da:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800b4de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b4e2:	d017      	beq.n	800b514 <UART_SetConfig+0x2bc>
 800b4e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b4e8:	d82a      	bhi.n	800b540 <UART_SetConfig+0x2e8>
 800b4ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4ee:	d00b      	beq.n	800b508 <UART_SetConfig+0x2b0>
 800b4f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4f4:	d824      	bhi.n	800b540 <UART_SetConfig+0x2e8>
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d003      	beq.n	800b502 <UART_SetConfig+0x2aa>
 800b4fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4fe:	d006      	beq.n	800b50e <UART_SetConfig+0x2b6>
 800b500:	e01e      	b.n	800b540 <UART_SetConfig+0x2e8>
 800b502:	2300      	movs	r3, #0
 800b504:	77fb      	strb	r3, [r7, #31]
 800b506:	e04b      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b508:	2302      	movs	r3, #2
 800b50a:	77fb      	strb	r3, [r7, #31]
 800b50c:	e048      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b50e:	2304      	movs	r3, #4
 800b510:	77fb      	strb	r3, [r7, #31]
 800b512:	e045      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b514:	2308      	movs	r3, #8
 800b516:	77fb      	strb	r3, [r7, #31]
 800b518:	e042      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b51a:	bf00      	nop
 800b51c:	efff69f3 	.word	0xefff69f3
 800b520:	40011000 	.word	0x40011000
 800b524:	40023800 	.word	0x40023800
 800b528:	40004400 	.word	0x40004400
 800b52c:	40004800 	.word	0x40004800
 800b530:	40004c00 	.word	0x40004c00
 800b534:	40005000 	.word	0x40005000
 800b538:	40011400 	.word	0x40011400
 800b53c:	40007800 	.word	0x40007800
 800b540:	2310      	movs	r3, #16
 800b542:	77fb      	strb	r3, [r7, #31]
 800b544:	e02c      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	4a72      	ldr	r2, [pc, #456]	@ (800b714 <UART_SetConfig+0x4bc>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d125      	bne.n	800b59c <UART_SetConfig+0x344>
 800b550:	4b71      	ldr	r3, [pc, #452]	@ (800b718 <UART_SetConfig+0x4c0>)
 800b552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b556:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b55a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b55e:	d017      	beq.n	800b590 <UART_SetConfig+0x338>
 800b560:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b564:	d817      	bhi.n	800b596 <UART_SetConfig+0x33e>
 800b566:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b56a:	d00b      	beq.n	800b584 <UART_SetConfig+0x32c>
 800b56c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b570:	d811      	bhi.n	800b596 <UART_SetConfig+0x33e>
 800b572:	2b00      	cmp	r3, #0
 800b574:	d003      	beq.n	800b57e <UART_SetConfig+0x326>
 800b576:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b57a:	d006      	beq.n	800b58a <UART_SetConfig+0x332>
 800b57c:	e00b      	b.n	800b596 <UART_SetConfig+0x33e>
 800b57e:	2300      	movs	r3, #0
 800b580:	77fb      	strb	r3, [r7, #31]
 800b582:	e00d      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b584:	2302      	movs	r3, #2
 800b586:	77fb      	strb	r3, [r7, #31]
 800b588:	e00a      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b58a:	2304      	movs	r3, #4
 800b58c:	77fb      	strb	r3, [r7, #31]
 800b58e:	e007      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b590:	2308      	movs	r3, #8
 800b592:	77fb      	strb	r3, [r7, #31]
 800b594:	e004      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b596:	2310      	movs	r3, #16
 800b598:	77fb      	strb	r3, [r7, #31]
 800b59a:	e001      	b.n	800b5a0 <UART_SetConfig+0x348>
 800b59c:	2310      	movs	r3, #16
 800b59e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	69db      	ldr	r3, [r3, #28]
 800b5a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b5a8:	d15b      	bne.n	800b662 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800b5aa:	7ffb      	ldrb	r3, [r7, #31]
 800b5ac:	2b08      	cmp	r3, #8
 800b5ae:	d828      	bhi.n	800b602 <UART_SetConfig+0x3aa>
 800b5b0:	a201      	add	r2, pc, #4	@ (adr r2, 800b5b8 <UART_SetConfig+0x360>)
 800b5b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5b6:	bf00      	nop
 800b5b8:	0800b5dd 	.word	0x0800b5dd
 800b5bc:	0800b5e5 	.word	0x0800b5e5
 800b5c0:	0800b5ed 	.word	0x0800b5ed
 800b5c4:	0800b603 	.word	0x0800b603
 800b5c8:	0800b5f3 	.word	0x0800b5f3
 800b5cc:	0800b603 	.word	0x0800b603
 800b5d0:	0800b603 	.word	0x0800b603
 800b5d4:	0800b603 	.word	0x0800b603
 800b5d8:	0800b5fb 	.word	0x0800b5fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b5dc:	f7fc fbbc 	bl	8007d58 <HAL_RCC_GetPCLK1Freq>
 800b5e0:	61b8      	str	r0, [r7, #24]
        break;
 800b5e2:	e013      	b.n	800b60c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b5e4:	f7fc fbcc 	bl	8007d80 <HAL_RCC_GetPCLK2Freq>
 800b5e8:	61b8      	str	r0, [r7, #24]
        break;
 800b5ea:	e00f      	b.n	800b60c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b5ec:	4b4b      	ldr	r3, [pc, #300]	@ (800b71c <UART_SetConfig+0x4c4>)
 800b5ee:	61bb      	str	r3, [r7, #24]
        break;
 800b5f0:	e00c      	b.n	800b60c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b5f2:	f7fc fa9f 	bl	8007b34 <HAL_RCC_GetSysClockFreq>
 800b5f6:	61b8      	str	r0, [r7, #24]
        break;
 800b5f8:	e008      	b.n	800b60c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b5fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b5fe:	61bb      	str	r3, [r7, #24]
        break;
 800b600:	e004      	b.n	800b60c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800b602:	2300      	movs	r3, #0
 800b604:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b606:	2301      	movs	r3, #1
 800b608:	77bb      	strb	r3, [r7, #30]
        break;
 800b60a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b60c:	69bb      	ldr	r3, [r7, #24]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d074      	beq.n	800b6fc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b612:	69bb      	ldr	r3, [r7, #24]
 800b614:	005a      	lsls	r2, r3, #1
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	685b      	ldr	r3, [r3, #4]
 800b61a:	085b      	lsrs	r3, r3, #1
 800b61c:	441a      	add	r2, r3
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	685b      	ldr	r3, [r3, #4]
 800b622:	fbb2 f3f3 	udiv	r3, r2, r3
 800b626:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b628:	693b      	ldr	r3, [r7, #16]
 800b62a:	2b0f      	cmp	r3, #15
 800b62c:	d916      	bls.n	800b65c <UART_SetConfig+0x404>
 800b62e:	693b      	ldr	r3, [r7, #16]
 800b630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b634:	d212      	bcs.n	800b65c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b636:	693b      	ldr	r3, [r7, #16]
 800b638:	b29b      	uxth	r3, r3
 800b63a:	f023 030f 	bic.w	r3, r3, #15
 800b63e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b640:	693b      	ldr	r3, [r7, #16]
 800b642:	085b      	lsrs	r3, r3, #1
 800b644:	b29b      	uxth	r3, r3
 800b646:	f003 0307 	and.w	r3, r3, #7
 800b64a:	b29a      	uxth	r2, r3
 800b64c:	89fb      	ldrh	r3, [r7, #14]
 800b64e:	4313      	orrs	r3, r2
 800b650:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	89fa      	ldrh	r2, [r7, #14]
 800b658:	60da      	str	r2, [r3, #12]
 800b65a:	e04f      	b.n	800b6fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b65c:	2301      	movs	r3, #1
 800b65e:	77bb      	strb	r3, [r7, #30]
 800b660:	e04c      	b.n	800b6fc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b662:	7ffb      	ldrb	r3, [r7, #31]
 800b664:	2b08      	cmp	r3, #8
 800b666:	d828      	bhi.n	800b6ba <UART_SetConfig+0x462>
 800b668:	a201      	add	r2, pc, #4	@ (adr r2, 800b670 <UART_SetConfig+0x418>)
 800b66a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b66e:	bf00      	nop
 800b670:	0800b695 	.word	0x0800b695
 800b674:	0800b69d 	.word	0x0800b69d
 800b678:	0800b6a5 	.word	0x0800b6a5
 800b67c:	0800b6bb 	.word	0x0800b6bb
 800b680:	0800b6ab 	.word	0x0800b6ab
 800b684:	0800b6bb 	.word	0x0800b6bb
 800b688:	0800b6bb 	.word	0x0800b6bb
 800b68c:	0800b6bb 	.word	0x0800b6bb
 800b690:	0800b6b3 	.word	0x0800b6b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b694:	f7fc fb60 	bl	8007d58 <HAL_RCC_GetPCLK1Freq>
 800b698:	61b8      	str	r0, [r7, #24]
        break;
 800b69a:	e013      	b.n	800b6c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b69c:	f7fc fb70 	bl	8007d80 <HAL_RCC_GetPCLK2Freq>
 800b6a0:	61b8      	str	r0, [r7, #24]
        break;
 800b6a2:	e00f      	b.n	800b6c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b6a4:	4b1d      	ldr	r3, [pc, #116]	@ (800b71c <UART_SetConfig+0x4c4>)
 800b6a6:	61bb      	str	r3, [r7, #24]
        break;
 800b6a8:	e00c      	b.n	800b6c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b6aa:	f7fc fa43 	bl	8007b34 <HAL_RCC_GetSysClockFreq>
 800b6ae:	61b8      	str	r0, [r7, #24]
        break;
 800b6b0:	e008      	b.n	800b6c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b6b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b6b6:	61bb      	str	r3, [r7, #24]
        break;
 800b6b8:	e004      	b.n	800b6c4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b6be:	2301      	movs	r3, #1
 800b6c0:	77bb      	strb	r3, [r7, #30]
        break;
 800b6c2:	bf00      	nop
    }

    if (pclk != 0U)
 800b6c4:	69bb      	ldr	r3, [r7, #24]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d018      	beq.n	800b6fc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	685b      	ldr	r3, [r3, #4]
 800b6ce:	085a      	lsrs	r2, r3, #1
 800b6d0:	69bb      	ldr	r3, [r7, #24]
 800b6d2:	441a      	add	r2, r3
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	685b      	ldr	r3, [r3, #4]
 800b6d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b6de:	693b      	ldr	r3, [r7, #16]
 800b6e0:	2b0f      	cmp	r3, #15
 800b6e2:	d909      	bls.n	800b6f8 <UART_SetConfig+0x4a0>
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b6ea:	d205      	bcs.n	800b6f8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	b29a      	uxth	r2, r3
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	60da      	str	r2, [r3, #12]
 800b6f6:	e001      	b.n	800b6fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b6f8:	2301      	movs	r3, #1
 800b6fa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	2200      	movs	r2, #0
 800b700:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2200      	movs	r2, #0
 800b706:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b708:	7fbb      	ldrb	r3, [r7, #30]
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3720      	adds	r7, #32
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}
 800b712:	bf00      	nop
 800b714:	40007c00 	.word	0x40007c00
 800b718:	40023800 	.word	0x40023800
 800b71c:	00f42400 	.word	0x00f42400

0800b720 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b720:	b480      	push	{r7}
 800b722:	b083      	sub	sp, #12
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b72c:	f003 0308 	and.w	r3, r3, #8
 800b730:	2b00      	cmp	r3, #0
 800b732:	d00a      	beq.n	800b74a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	685b      	ldr	r3, [r3, #4]
 800b73a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	430a      	orrs	r2, r1
 800b748:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b74e:	f003 0301 	and.w	r3, r3, #1
 800b752:	2b00      	cmp	r3, #0
 800b754:	d00a      	beq.n	800b76c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	685b      	ldr	r3, [r3, #4]
 800b75c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	430a      	orrs	r2, r1
 800b76a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b770:	f003 0302 	and.w	r3, r3, #2
 800b774:	2b00      	cmp	r3, #0
 800b776:	d00a      	beq.n	800b78e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	685b      	ldr	r3, [r3, #4]
 800b77e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	430a      	orrs	r2, r1
 800b78c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b792:	f003 0304 	and.w	r3, r3, #4
 800b796:	2b00      	cmp	r3, #0
 800b798:	d00a      	beq.n	800b7b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	430a      	orrs	r2, r1
 800b7ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7b4:	f003 0310 	and.w	r3, r3, #16
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d00a      	beq.n	800b7d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	689b      	ldr	r3, [r3, #8]
 800b7c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	430a      	orrs	r2, r1
 800b7d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7d6:	f003 0320 	and.w	r3, r3, #32
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d00a      	beq.n	800b7f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	689b      	ldr	r3, [r3, #8]
 800b7e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	430a      	orrs	r2, r1
 800b7f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d01a      	beq.n	800b836 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	685b      	ldr	r3, [r3, #4]
 800b806:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	430a      	orrs	r2, r1
 800b814:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b81a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b81e:	d10a      	bne.n	800b836 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	685b      	ldr	r3, [r3, #4]
 800b826:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	430a      	orrs	r2, r1
 800b834:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b83a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d00a      	beq.n	800b858 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	685b      	ldr	r3, [r3, #4]
 800b848:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	430a      	orrs	r2, r1
 800b856:	605a      	str	r2, [r3, #4]
  }
}
 800b858:	bf00      	nop
 800b85a:	370c      	adds	r7, #12
 800b85c:	46bd      	mov	sp, r7
 800b85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b862:	4770      	bx	lr

0800b864 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b08c      	sub	sp, #48	@ 0x30
 800b868:	af02      	add	r7, sp, #8
 800b86a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2200      	movs	r2, #0
 800b870:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b874:	f7f8 fdd2 	bl	800441c <HAL_GetTick>
 800b878:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	f003 0308 	and.w	r3, r3, #8
 800b884:	2b08      	cmp	r3, #8
 800b886:	d12e      	bne.n	800b8e6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b888:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b88c:	9300      	str	r3, [sp, #0]
 800b88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b890:	2200      	movs	r2, #0
 800b892:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b896:	6878      	ldr	r0, [r7, #4]
 800b898:	f000 f83b 	bl	800b912 <UART_WaitOnFlagUntilTimeout>
 800b89c:	4603      	mov	r3, r0
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d021      	beq.n	800b8e6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8a8:	693b      	ldr	r3, [r7, #16]
 800b8aa:	e853 3f00 	ldrex	r3, [r3]
 800b8ae:	60fb      	str	r3, [r7, #12]
   return(result);
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b8b6:	623b      	str	r3, [r7, #32]
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	461a      	mov	r2, r3
 800b8be:	6a3b      	ldr	r3, [r7, #32]
 800b8c0:	61fb      	str	r3, [r7, #28]
 800b8c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8c4:	69b9      	ldr	r1, [r7, #24]
 800b8c6:	69fa      	ldr	r2, [r7, #28]
 800b8c8:	e841 2300 	strex	r3, r2, [r1]
 800b8cc:	617b      	str	r3, [r7, #20]
   return(result);
 800b8ce:	697b      	ldr	r3, [r7, #20]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d1e6      	bne.n	800b8a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2220      	movs	r2, #32
 800b8d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2200      	movs	r2, #0
 800b8de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b8e2:	2303      	movs	r3, #3
 800b8e4:	e011      	b.n	800b90a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2220      	movs	r2, #32
 800b8ea:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2220      	movs	r2, #32
 800b8f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2200      	movs	r2, #0
 800b904:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800b908:	2300      	movs	r3, #0
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	3728      	adds	r7, #40	@ 0x28
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd80      	pop	{r7, pc}

0800b912 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b912:	b580      	push	{r7, lr}
 800b914:	b084      	sub	sp, #16
 800b916:	af00      	add	r7, sp, #0
 800b918:	60f8      	str	r0, [r7, #12]
 800b91a:	60b9      	str	r1, [r7, #8]
 800b91c:	603b      	str	r3, [r7, #0]
 800b91e:	4613      	mov	r3, r2
 800b920:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b922:	e04f      	b.n	800b9c4 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b924:	69bb      	ldr	r3, [r7, #24]
 800b926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b92a:	d04b      	beq.n	800b9c4 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b92c:	f7f8 fd76 	bl	800441c <HAL_GetTick>
 800b930:	4602      	mov	r2, r0
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	1ad3      	subs	r3, r2, r3
 800b936:	69ba      	ldr	r2, [r7, #24]
 800b938:	429a      	cmp	r2, r3
 800b93a:	d302      	bcc.n	800b942 <UART_WaitOnFlagUntilTimeout+0x30>
 800b93c:	69bb      	ldr	r3, [r7, #24]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d101      	bne.n	800b946 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b942:	2303      	movs	r3, #3
 800b944:	e04e      	b.n	800b9e4 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	f003 0304 	and.w	r3, r3, #4
 800b950:	2b00      	cmp	r3, #0
 800b952:	d037      	beq.n	800b9c4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b954:	68bb      	ldr	r3, [r7, #8]
 800b956:	2b80      	cmp	r3, #128	@ 0x80
 800b958:	d034      	beq.n	800b9c4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	2b40      	cmp	r3, #64	@ 0x40
 800b95e:	d031      	beq.n	800b9c4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	69db      	ldr	r3, [r3, #28]
 800b966:	f003 0308 	and.w	r3, r3, #8
 800b96a:	2b08      	cmp	r3, #8
 800b96c:	d110      	bne.n	800b990 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	2208      	movs	r2, #8
 800b974:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b976:	68f8      	ldr	r0, [r7, #12]
 800b978:	f000 f8fe 	bl	800bb78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	2208      	movs	r2, #8
 800b980:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	2200      	movs	r2, #0
 800b988:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800b98c:	2301      	movs	r3, #1
 800b98e:	e029      	b.n	800b9e4 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	69db      	ldr	r3, [r3, #28]
 800b996:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b99a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b99e:	d111      	bne.n	800b9c4 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b9a8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b9aa:	68f8      	ldr	r0, [r7, #12]
 800b9ac:	f000 f8e4 	bl	800bb78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	2220      	movs	r2, #32
 800b9b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800b9c0:	2303      	movs	r3, #3
 800b9c2:	e00f      	b.n	800b9e4 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	69da      	ldr	r2, [r3, #28]
 800b9ca:	68bb      	ldr	r3, [r7, #8]
 800b9cc:	4013      	ands	r3, r2
 800b9ce:	68ba      	ldr	r2, [r7, #8]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	bf0c      	ite	eq
 800b9d4:	2301      	moveq	r3, #1
 800b9d6:	2300      	movne	r3, #0
 800b9d8:	b2db      	uxtb	r3, r3
 800b9da:	461a      	mov	r2, r3
 800b9dc:	79fb      	ldrb	r3, [r7, #7]
 800b9de:	429a      	cmp	r2, r3
 800b9e0:	d0a0      	beq.n	800b924 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b9e2:	2300      	movs	r3, #0
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	3710      	adds	r7, #16
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}

0800b9ec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b096      	sub	sp, #88	@ 0x58
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	60f8      	str	r0, [r7, #12]
 800b9f4:	60b9      	str	r1, [r7, #8]
 800b9f6:	4613      	mov	r3, r2
 800b9f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	68ba      	ldr	r2, [r7, #8]
 800b9fe:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	88fa      	ldrh	r2, [r7, #6]
 800ba04:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	2222      	movs	r2, #34	@ 0x22
 800ba14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d028      	beq.n	800ba72 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba24:	4a3e      	ldr	r2, [pc, #248]	@ (800bb20 <UART_Start_Receive_DMA+0x134>)
 800ba26:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba2c:	4a3d      	ldr	r2, [pc, #244]	@ (800bb24 <UART_Start_Receive_DMA+0x138>)
 800ba2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba34:	4a3c      	ldr	r2, [pc, #240]	@ (800bb28 <UART_Start_Receive_DMA+0x13c>)
 800ba36:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	3324      	adds	r3, #36	@ 0x24
 800ba4a:	4619      	mov	r1, r3
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba50:	461a      	mov	r2, r3
 800ba52:	88fb      	ldrh	r3, [r7, #6]
 800ba54:	f7f9 fb80 	bl	8005158 <HAL_DMA_Start_IT>
 800ba58:	4603      	mov	r3, r0
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d009      	beq.n	800ba72 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	2210      	movs	r2, #16
 800ba62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	2220      	movs	r2, #32
 800ba6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800ba6e:	2301      	movs	r3, #1
 800ba70:	e051      	b.n	800bb16 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	691b      	ldr	r3, [r3, #16]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d018      	beq.n	800baac <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba82:	e853 3f00 	ldrex	r3, [r3]
 800ba86:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ba88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ba8e:	657b      	str	r3, [r7, #84]	@ 0x54
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	461a      	mov	r2, r3
 800ba96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ba98:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ba9a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba9c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ba9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800baa0:	e841 2300 	strex	r3, r2, [r1]
 800baa4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800baa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d1e6      	bne.n	800ba7a <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	3308      	adds	r3, #8
 800bab2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bab6:	e853 3f00 	ldrex	r3, [r3]
 800baba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800babc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800babe:	f043 0301 	orr.w	r3, r3, #1
 800bac2:	653b      	str	r3, [r7, #80]	@ 0x50
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	3308      	adds	r3, #8
 800baca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bacc:	637a      	str	r2, [r7, #52]	@ 0x34
 800bace:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bad2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bad4:	e841 2300 	strex	r3, r2, [r1]
 800bad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800badc:	2b00      	cmp	r3, #0
 800bade:	d1e5      	bne.n	800baac <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	3308      	adds	r3, #8
 800bae6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	e853 3f00 	ldrex	r3, [r3]
 800baee:	613b      	str	r3, [r7, #16]
   return(result);
 800baf0:	693b      	ldr	r3, [r7, #16]
 800baf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800baf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	3308      	adds	r3, #8
 800bafe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bb00:	623a      	str	r2, [r7, #32]
 800bb02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb04:	69f9      	ldr	r1, [r7, #28]
 800bb06:	6a3a      	ldr	r2, [r7, #32]
 800bb08:	e841 2300 	strex	r3, r2, [r1]
 800bb0c:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb0e:	69bb      	ldr	r3, [r7, #24]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d1e5      	bne.n	800bae0 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800bb14:	2300      	movs	r3, #0
}
 800bb16:	4618      	mov	r0, r3
 800bb18:	3758      	adds	r7, #88	@ 0x58
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	bd80      	pop	{r7, pc}
 800bb1e:	bf00      	nop
 800bb20:	0800bc41 	.word	0x0800bc41
 800bb24:	0800bd9f 	.word	0x0800bd9f
 800bb28:	0800be11 	.word	0x0800be11

0800bb2c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b089      	sub	sp, #36	@ 0x24
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	e853 3f00 	ldrex	r3, [r3]
 800bb40:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800bb48:	61fb      	str	r3, [r7, #28]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	461a      	mov	r2, r3
 800bb50:	69fb      	ldr	r3, [r7, #28]
 800bb52:	61bb      	str	r3, [r7, #24]
 800bb54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb56:	6979      	ldr	r1, [r7, #20]
 800bb58:	69ba      	ldr	r2, [r7, #24]
 800bb5a:	e841 2300 	strex	r3, r2, [r1]
 800bb5e:	613b      	str	r3, [r7, #16]
   return(result);
 800bb60:	693b      	ldr	r3, [r7, #16]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d1e6      	bne.n	800bb34 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2220      	movs	r2, #32
 800bb6a:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800bb6c:	bf00      	nop
 800bb6e:	3724      	adds	r7, #36	@ 0x24
 800bb70:	46bd      	mov	sp, r7
 800bb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb76:	4770      	bx	lr

0800bb78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b095      	sub	sp, #84	@ 0x54
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb88:	e853 3f00 	ldrex	r3, [r3]
 800bb8c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bb8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bb94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb9e:	643b      	str	r3, [r7, #64]	@ 0x40
 800bba0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bba2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bba4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bba6:	e841 2300 	strex	r3, r2, [r1]
 800bbaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bbac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d1e6      	bne.n	800bb80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	3308      	adds	r3, #8
 800bbb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbba:	6a3b      	ldr	r3, [r7, #32]
 800bbbc:	e853 3f00 	ldrex	r3, [r3]
 800bbc0:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbc2:	69fb      	ldr	r3, [r7, #28]
 800bbc4:	f023 0301 	bic.w	r3, r3, #1
 800bbc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	3308      	adds	r3, #8
 800bbd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bbd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bbd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bbd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bbda:	e841 2300 	strex	r3, r2, [r1]
 800bbde:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bbe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d1e5      	bne.n	800bbb2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbea:	2b01      	cmp	r3, #1
 800bbec:	d118      	bne.n	800bc20 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	e853 3f00 	ldrex	r3, [r3]
 800bbfa:	60bb      	str	r3, [r7, #8]
   return(result);
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	f023 0310 	bic.w	r3, r3, #16
 800bc02:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	461a      	mov	r2, r3
 800bc0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc0c:	61bb      	str	r3, [r7, #24]
 800bc0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc10:	6979      	ldr	r1, [r7, #20]
 800bc12:	69ba      	ldr	r2, [r7, #24]
 800bc14:	e841 2300 	strex	r3, r2, [r1]
 800bc18:	613b      	str	r3, [r7, #16]
   return(result);
 800bc1a:	693b      	ldr	r3, [r7, #16]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d1e6      	bne.n	800bbee <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2220      	movs	r2, #32
 800bc24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2200      	movs	r2, #0
 800bc32:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800bc34:	bf00      	nop
 800bc36:	3754      	adds	r7, #84	@ 0x54
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3e:	4770      	bx	lr

0800bc40 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b09c      	sub	sp, #112	@ 0x70
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc4c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	69db      	ldr	r3, [r3, #28]
 800bc52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc56:	d071      	beq.n	800bd3c <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800bc58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc68:	e853 3f00 	ldrex	r3, [r3]
 800bc6c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bc6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc74:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bc76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	461a      	mov	r2, r3
 800bc7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc7e:	657b      	str	r3, [r7, #84]	@ 0x54
 800bc80:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bc84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bc86:	e841 2300 	strex	r3, r2, [r1]
 800bc8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bc8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d1e6      	bne.n	800bc60 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	3308      	adds	r3, #8
 800bc98:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc9c:	e853 3f00 	ldrex	r3, [r3]
 800bca0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bca4:	f023 0301 	bic.w	r3, r3, #1
 800bca8:	667b      	str	r3, [r7, #100]	@ 0x64
 800bcaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	3308      	adds	r3, #8
 800bcb0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bcb2:	643a      	str	r2, [r7, #64]	@ 0x40
 800bcb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcb6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bcb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bcba:	e841 2300 	strex	r3, r2, [r1]
 800bcbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bcc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d1e5      	bne.n	800bc92 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bcc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	3308      	adds	r3, #8
 800bccc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcce:	6a3b      	ldr	r3, [r7, #32]
 800bcd0:	e853 3f00 	ldrex	r3, [r3]
 800bcd4:	61fb      	str	r3, [r7, #28]
   return(result);
 800bcd6:	69fb      	ldr	r3, [r7, #28]
 800bcd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bcdc:	663b      	str	r3, [r7, #96]	@ 0x60
 800bcde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	3308      	adds	r3, #8
 800bce4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bce6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bce8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bcec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bcee:	e841 2300 	strex	r3, r2, [r1]
 800bcf2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bcf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d1e5      	bne.n	800bcc6 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bcfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcfc:	2220      	movs	r2, #32
 800bcfe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd06:	2b01      	cmp	r3, #1
 800bd08:	d118      	bne.n	800bd3c <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	e853 3f00 	ldrex	r3, [r3]
 800bd16:	60bb      	str	r3, [r7, #8]
   return(result);
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	f023 0310 	bic.w	r3, r3, #16
 800bd1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bd20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	461a      	mov	r2, r3
 800bd26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd28:	61bb      	str	r3, [r7, #24]
 800bd2a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd2c:	6979      	ldr	r1, [r7, #20]
 800bd2e:	69ba      	ldr	r2, [r7, #24]
 800bd30:	e841 2300 	strex	r3, r2, [r1]
 800bd34:	613b      	str	r3, [r7, #16]
   return(result);
 800bd36:	693b      	ldr	r3, [r7, #16]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d1e6      	bne.n	800bd0a <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bd3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd3e:	2200      	movs	r2, #0
 800bd40:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd46:	2b01      	cmp	r3, #1
 800bd48:	d122      	bne.n	800bd90 <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 800bd4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	685b      	ldr	r3, [r3, #4]
 800bd58:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800bd5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd5e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bd62:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800bd66:	429a      	cmp	r2, r3
 800bd68:	d204      	bcs.n	800bd74 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800bd6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd6c:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800bd70:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bd74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd76:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800bd7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd7c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bd80:	b29b      	uxth	r3, r3
 800bd82:	1ad3      	subs	r3, r2, r3
 800bd84:	b29b      	uxth	r3, r3
 800bd86:	4619      	mov	r1, r3
 800bd88:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bd8a:	f7f7 f825 	bl	8002dd8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bd8e:	e002      	b.n	800bd96 <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 800bd90:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bd92:	f7ff fa43 	bl	800b21c <HAL_UART_RxCpltCallback>
}
 800bd96:	bf00      	nop
 800bd98:	3770      	adds	r7, #112	@ 0x70
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bd80      	pop	{r7, pc}

0800bd9e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bd9e:	b580      	push	{r7, lr}
 800bda0:	b084      	sub	sp, #16
 800bda2:	af00      	add	r7, sp, #0
 800bda4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdaa:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	2201      	movs	r2, #1
 800bdb0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bdb6:	2b01      	cmp	r3, #1
 800bdb8:	d123      	bne.n	800be02 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bdc0:	085b      	lsrs	r3, r3, #1
 800bdc2:	b29a      	uxth	r2, r3
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	685b      	ldr	r3, [r3, #4]
 800bdd0:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bdd8:	897a      	ldrh	r2, [r7, #10]
 800bdda:	429a      	cmp	r2, r3
 800bddc:	d803      	bhi.n	800bde6 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	897a      	ldrh	r2, [r7, #10]
 800bde2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bdf2:	b29b      	uxth	r3, r3
 800bdf4:	1ad3      	subs	r3, r2, r3
 800bdf6:	b29b      	uxth	r3, r3
 800bdf8:	4619      	mov	r1, r3
 800bdfa:	68f8      	ldr	r0, [r7, #12]
 800bdfc:	f7f6 ffec 	bl	8002dd8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800be00:	e002      	b.n	800be08 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800be02:	68f8      	ldr	r0, [r7, #12]
 800be04:	f7ff fa14 	bl	800b230 <HAL_UART_RxHalfCpltCallback>
}
 800be08:	bf00      	nop
 800be0a:	3710      	adds	r7, #16
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bd80      	pop	{r7, pc}

0800be10 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b086      	sub	sp, #24
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be1c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800be1e:	697b      	ldr	r3, [r7, #20]
 800be20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800be22:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800be24:	697b      	ldr	r3, [r7, #20]
 800be26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be2a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	689b      	ldr	r3, [r3, #8]
 800be32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be36:	2b80      	cmp	r3, #128	@ 0x80
 800be38:	d109      	bne.n	800be4e <UART_DMAError+0x3e>
 800be3a:	693b      	ldr	r3, [r7, #16]
 800be3c:	2b21      	cmp	r3, #33	@ 0x21
 800be3e:	d106      	bne.n	800be4e <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800be40:	697b      	ldr	r3, [r7, #20]
 800be42:	2200      	movs	r2, #0
 800be44:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800be48:	6978      	ldr	r0, [r7, #20]
 800be4a:	f7ff fe6f 	bl	800bb2c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	689b      	ldr	r3, [r3, #8]
 800be54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be58:	2b40      	cmp	r3, #64	@ 0x40
 800be5a:	d109      	bne.n	800be70 <UART_DMAError+0x60>
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	2b22      	cmp	r3, #34	@ 0x22
 800be60:	d106      	bne.n	800be70 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800be62:	697b      	ldr	r3, [r7, #20]
 800be64:	2200      	movs	r2, #0
 800be66:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800be6a:	6978      	ldr	r0, [r7, #20]
 800be6c:	f7ff fe84 	bl	800bb78 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800be70:	697b      	ldr	r3, [r7, #20]
 800be72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be76:	f043 0210 	orr.w	r2, r3, #16
 800be7a:	697b      	ldr	r3, [r7, #20]
 800be7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800be80:	6978      	ldr	r0, [r7, #20]
 800be82:	f7ff f9df 	bl	800b244 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800be86:	bf00      	nop
 800be88:	3718      	adds	r7, #24
 800be8a:	46bd      	mov	sp, r7
 800be8c:	bd80      	pop	{r7, pc}

0800be8e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800be8e:	b580      	push	{r7, lr}
 800be90:	b084      	sub	sp, #16
 800be92:	af00      	add	r7, sp, #0
 800be94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	2200      	movs	r2, #0
 800bea0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bea4:	68f8      	ldr	r0, [r7, #12]
 800bea6:	f7ff f9cd 	bl	800b244 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800beaa:	bf00      	nop
 800beac:	3710      	adds	r7, #16
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}

0800beb2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800beb2:	b580      	push	{r7, lr}
 800beb4:	b088      	sub	sp, #32
 800beb6:	af00      	add	r7, sp, #0
 800beb8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	e853 3f00 	ldrex	r3, [r3]
 800bec6:	60bb      	str	r3, [r7, #8]
   return(result);
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bece:	61fb      	str	r3, [r7, #28]
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	461a      	mov	r2, r3
 800bed6:	69fb      	ldr	r3, [r7, #28]
 800bed8:	61bb      	str	r3, [r7, #24]
 800beda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bedc:	6979      	ldr	r1, [r7, #20]
 800bede:	69ba      	ldr	r2, [r7, #24]
 800bee0:	e841 2300 	strex	r3, r2, [r1]
 800bee4:	613b      	str	r3, [r7, #16]
   return(result);
 800bee6:	693b      	ldr	r3, [r7, #16]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d1e6      	bne.n	800beba <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2220      	movs	r2, #32
 800bef0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2200      	movs	r2, #0
 800bef6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bef8:	6878      	ldr	r0, [r7, #4]
 800befa:	f7ff f985 	bl	800b208 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800befe:	bf00      	nop
 800bf00:	3720      	adds	r7, #32
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}

0800bf06 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bf06:	b580      	push	{r7, lr}
 800bf08:	b08c      	sub	sp, #48	@ 0x30
 800bf0a:	af00      	add	r7, sp, #0
 800bf0c:	60f8      	str	r0, [r7, #12]
 800bf0e:	60b9      	str	r1, [r7, #8]
 800bf10:	4613      	mov	r3, r2
 800bf12:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf1a:	2b20      	cmp	r3, #32
 800bf1c:	d142      	bne.n	800bfa4 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d002      	beq.n	800bf2a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800bf24:	88fb      	ldrh	r3, [r7, #6]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d101      	bne.n	800bf2e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	e03b      	b.n	800bfa6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	2201      	movs	r2, #1
 800bf32:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	2200      	movs	r2, #0
 800bf38:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800bf3a:	88fb      	ldrh	r3, [r7, #6]
 800bf3c:	461a      	mov	r2, r3
 800bf3e:	68b9      	ldr	r1, [r7, #8]
 800bf40:	68f8      	ldr	r0, [r7, #12]
 800bf42:	f7ff fd53 	bl	800b9ec <UART_Start_Receive_DMA>
 800bf46:	4603      	mov	r3, r0
 800bf48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800bf4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d124      	bne.n	800bf9e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf58:	2b01      	cmp	r3, #1
 800bf5a:	d11d      	bne.n	800bf98 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	2210      	movs	r2, #16
 800bf62:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf6a:	69bb      	ldr	r3, [r7, #24]
 800bf6c:	e853 3f00 	ldrex	r3, [r3]
 800bf70:	617b      	str	r3, [r7, #20]
   return(result);
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	f043 0310 	orr.w	r3, r3, #16
 800bf78:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	461a      	mov	r2, r3
 800bf80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf82:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf84:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf86:	6a39      	ldr	r1, [r7, #32]
 800bf88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf8a:	e841 2300 	strex	r3, r2, [r1]
 800bf8e:	61fb      	str	r3, [r7, #28]
   return(result);
 800bf90:	69fb      	ldr	r3, [r7, #28]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d1e6      	bne.n	800bf64 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800bf96:	e002      	b.n	800bf9e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800bf98:	2301      	movs	r3, #1
 800bf9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800bf9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bfa2:	e000      	b.n	800bfa6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800bfa4:	2302      	movs	r3, #2
  }
}
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	3730      	adds	r7, #48	@ 0x30
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}
	...

0800bfb0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bfb0:	b084      	sub	sp, #16
 800bfb2:	b580      	push	{r7, lr}
 800bfb4:	b084      	sub	sp, #16
 800bfb6:	af00      	add	r7, sp, #0
 800bfb8:	6078      	str	r0, [r7, #4]
 800bfba:	f107 001c 	add.w	r0, r7, #28
 800bfbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bfc2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800bfc6:	2b01      	cmp	r3, #1
 800bfc8:	d127      	bne.n	800c01a <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	68da      	ldr	r2, [r3, #12]
 800bfda:	4b3a      	ldr	r3, [pc, #232]	@ (800c0c4 <USB_CoreInit+0x114>)
 800bfdc:	4013      	ands	r3, r2
 800bfde:	687a      	ldr	r2, [r7, #4]
 800bfe0:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	68db      	ldr	r3, [r3, #12]
 800bfe6:	f043 0210 	orr.w	r2, r3, #16
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	68db      	ldr	r3, [r3, #12]
 800bff2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bffa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bffe:	2b01      	cmp	r3, #1
 800c000:	d105      	bne.n	800c00e <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	68db      	ldr	r3, [r3, #12]
 800c006:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f001 fb20 	bl	800d654 <USB_CoreReset>
 800c014:	4603      	mov	r3, r0
 800c016:	73fb      	strb	r3, [r7, #15]
 800c018:	e03c      	b.n	800c094 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800c01a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800c01e:	2b03      	cmp	r3, #3
 800c020:	d127      	bne.n	800c072 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c026:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	68da      	ldr	r2, [r3, #12]
 800c032:	4b24      	ldr	r3, [pc, #144]	@ (800c0c4 <USB_CoreInit+0x114>)
 800c034:	4013      	ands	r3, r2
 800c036:	687a      	ldr	r2, [r7, #4]
 800c038:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	68db      	ldr	r3, [r3, #12]
 800c03e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	68db      	ldr	r3, [r3, #12]
 800c04a:	f023 0210 	bic.w	r2, r3, #16
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 800c052:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c056:	2b01      	cmp	r3, #1
 800c058:	d105      	bne.n	800c066 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	68db      	ldr	r3, [r3, #12]
 800c05e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c066:	6878      	ldr	r0, [r7, #4]
 800c068:	f001 faf4 	bl	800d654 <USB_CoreReset>
 800c06c:	4603      	mov	r3, r0
 800c06e:	73fb      	strb	r3, [r7, #15]
 800c070:	e010      	b.n	800c094 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	68db      	ldr	r3, [r3, #12]
 800c076:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f001 fae8 	bl	800d654 <USB_CoreReset>
 800c084:	4603      	mov	r3, r0
 800c086:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c08c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800c094:	7fbb      	ldrb	r3, [r7, #30]
 800c096:	2b01      	cmp	r3, #1
 800c098:	d10b      	bne.n	800c0b2 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	689b      	ldr	r3, [r3, #8]
 800c09e:	f043 0206 	orr.w	r2, r3, #6
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	689b      	ldr	r3, [r3, #8]
 800c0aa:	f043 0220 	orr.w	r2, r3, #32
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c0b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	3710      	adds	r7, #16
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c0be:	b004      	add	sp, #16
 800c0c0:	4770      	bx	lr
 800c0c2:	bf00      	nop
 800c0c4:	ffbdffbf 	.word	0xffbdffbf

0800c0c8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c0c8:	b480      	push	{r7}
 800c0ca:	b087      	sub	sp, #28
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	60f8      	str	r0, [r7, #12]
 800c0d0:	60b9      	str	r1, [r7, #8]
 800c0d2:	4613      	mov	r3, r2
 800c0d4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c0d6:	79fb      	ldrb	r3, [r7, #7]
 800c0d8:	2b02      	cmp	r3, #2
 800c0da:	d165      	bne.n	800c1a8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c0dc:	68bb      	ldr	r3, [r7, #8]
 800c0de:	4a41      	ldr	r2, [pc, #260]	@ (800c1e4 <USB_SetTurnaroundTime+0x11c>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d906      	bls.n	800c0f2 <USB_SetTurnaroundTime+0x2a>
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	4a40      	ldr	r2, [pc, #256]	@ (800c1e8 <USB_SetTurnaroundTime+0x120>)
 800c0e8:	4293      	cmp	r3, r2
 800c0ea:	d202      	bcs.n	800c0f2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c0ec:	230f      	movs	r3, #15
 800c0ee:	617b      	str	r3, [r7, #20]
 800c0f0:	e062      	b.n	800c1b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	4a3c      	ldr	r2, [pc, #240]	@ (800c1e8 <USB_SetTurnaroundTime+0x120>)
 800c0f6:	4293      	cmp	r3, r2
 800c0f8:	d306      	bcc.n	800c108 <USB_SetTurnaroundTime+0x40>
 800c0fa:	68bb      	ldr	r3, [r7, #8]
 800c0fc:	4a3b      	ldr	r2, [pc, #236]	@ (800c1ec <USB_SetTurnaroundTime+0x124>)
 800c0fe:	4293      	cmp	r3, r2
 800c100:	d202      	bcs.n	800c108 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c102:	230e      	movs	r3, #14
 800c104:	617b      	str	r3, [r7, #20]
 800c106:	e057      	b.n	800c1b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	4a38      	ldr	r2, [pc, #224]	@ (800c1ec <USB_SetTurnaroundTime+0x124>)
 800c10c:	4293      	cmp	r3, r2
 800c10e:	d306      	bcc.n	800c11e <USB_SetTurnaroundTime+0x56>
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	4a37      	ldr	r2, [pc, #220]	@ (800c1f0 <USB_SetTurnaroundTime+0x128>)
 800c114:	4293      	cmp	r3, r2
 800c116:	d202      	bcs.n	800c11e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c118:	230d      	movs	r3, #13
 800c11a:	617b      	str	r3, [r7, #20]
 800c11c:	e04c      	b.n	800c1b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c11e:	68bb      	ldr	r3, [r7, #8]
 800c120:	4a33      	ldr	r2, [pc, #204]	@ (800c1f0 <USB_SetTurnaroundTime+0x128>)
 800c122:	4293      	cmp	r3, r2
 800c124:	d306      	bcc.n	800c134 <USB_SetTurnaroundTime+0x6c>
 800c126:	68bb      	ldr	r3, [r7, #8]
 800c128:	4a32      	ldr	r2, [pc, #200]	@ (800c1f4 <USB_SetTurnaroundTime+0x12c>)
 800c12a:	4293      	cmp	r3, r2
 800c12c:	d802      	bhi.n	800c134 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c12e:	230c      	movs	r3, #12
 800c130:	617b      	str	r3, [r7, #20]
 800c132:	e041      	b.n	800c1b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c134:	68bb      	ldr	r3, [r7, #8]
 800c136:	4a2f      	ldr	r2, [pc, #188]	@ (800c1f4 <USB_SetTurnaroundTime+0x12c>)
 800c138:	4293      	cmp	r3, r2
 800c13a:	d906      	bls.n	800c14a <USB_SetTurnaroundTime+0x82>
 800c13c:	68bb      	ldr	r3, [r7, #8]
 800c13e:	4a2e      	ldr	r2, [pc, #184]	@ (800c1f8 <USB_SetTurnaroundTime+0x130>)
 800c140:	4293      	cmp	r3, r2
 800c142:	d802      	bhi.n	800c14a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c144:	230b      	movs	r3, #11
 800c146:	617b      	str	r3, [r7, #20]
 800c148:	e036      	b.n	800c1b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c14a:	68bb      	ldr	r3, [r7, #8]
 800c14c:	4a2a      	ldr	r2, [pc, #168]	@ (800c1f8 <USB_SetTurnaroundTime+0x130>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d906      	bls.n	800c160 <USB_SetTurnaroundTime+0x98>
 800c152:	68bb      	ldr	r3, [r7, #8]
 800c154:	4a29      	ldr	r2, [pc, #164]	@ (800c1fc <USB_SetTurnaroundTime+0x134>)
 800c156:	4293      	cmp	r3, r2
 800c158:	d802      	bhi.n	800c160 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c15a:	230a      	movs	r3, #10
 800c15c:	617b      	str	r3, [r7, #20]
 800c15e:	e02b      	b.n	800c1b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	4a26      	ldr	r2, [pc, #152]	@ (800c1fc <USB_SetTurnaroundTime+0x134>)
 800c164:	4293      	cmp	r3, r2
 800c166:	d906      	bls.n	800c176 <USB_SetTurnaroundTime+0xae>
 800c168:	68bb      	ldr	r3, [r7, #8]
 800c16a:	4a25      	ldr	r2, [pc, #148]	@ (800c200 <USB_SetTurnaroundTime+0x138>)
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d202      	bcs.n	800c176 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c170:	2309      	movs	r3, #9
 800c172:	617b      	str	r3, [r7, #20]
 800c174:	e020      	b.n	800c1b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c176:	68bb      	ldr	r3, [r7, #8]
 800c178:	4a21      	ldr	r2, [pc, #132]	@ (800c200 <USB_SetTurnaroundTime+0x138>)
 800c17a:	4293      	cmp	r3, r2
 800c17c:	d306      	bcc.n	800c18c <USB_SetTurnaroundTime+0xc4>
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	4a20      	ldr	r2, [pc, #128]	@ (800c204 <USB_SetTurnaroundTime+0x13c>)
 800c182:	4293      	cmp	r3, r2
 800c184:	d802      	bhi.n	800c18c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c186:	2308      	movs	r3, #8
 800c188:	617b      	str	r3, [r7, #20]
 800c18a:	e015      	b.n	800c1b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c18c:	68bb      	ldr	r3, [r7, #8]
 800c18e:	4a1d      	ldr	r2, [pc, #116]	@ (800c204 <USB_SetTurnaroundTime+0x13c>)
 800c190:	4293      	cmp	r3, r2
 800c192:	d906      	bls.n	800c1a2 <USB_SetTurnaroundTime+0xda>
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	4a1c      	ldr	r2, [pc, #112]	@ (800c208 <USB_SetTurnaroundTime+0x140>)
 800c198:	4293      	cmp	r3, r2
 800c19a:	d202      	bcs.n	800c1a2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c19c:	2307      	movs	r3, #7
 800c19e:	617b      	str	r3, [r7, #20]
 800c1a0:	e00a      	b.n	800c1b8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c1a2:	2306      	movs	r3, #6
 800c1a4:	617b      	str	r3, [r7, #20]
 800c1a6:	e007      	b.n	800c1b8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c1a8:	79fb      	ldrb	r3, [r7, #7]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d102      	bne.n	800c1b4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c1ae:	2309      	movs	r3, #9
 800c1b0:	617b      	str	r3, [r7, #20]
 800c1b2:	e001      	b.n	800c1b8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c1b4:	2309      	movs	r3, #9
 800c1b6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	68db      	ldr	r3, [r3, #12]
 800c1bc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	68da      	ldr	r2, [r3, #12]
 800c1c8:	697b      	ldr	r3, [r7, #20]
 800c1ca:	029b      	lsls	r3, r3, #10
 800c1cc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800c1d0:	431a      	orrs	r2, r3
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c1d6:	2300      	movs	r3, #0
}
 800c1d8:	4618      	mov	r0, r3
 800c1da:	371c      	adds	r7, #28
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e2:	4770      	bx	lr
 800c1e4:	00d8acbf 	.word	0x00d8acbf
 800c1e8:	00e4e1c0 	.word	0x00e4e1c0
 800c1ec:	00f42400 	.word	0x00f42400
 800c1f0:	01067380 	.word	0x01067380
 800c1f4:	011a499f 	.word	0x011a499f
 800c1f8:	01312cff 	.word	0x01312cff
 800c1fc:	014ca43f 	.word	0x014ca43f
 800c200:	016e3600 	.word	0x016e3600
 800c204:	01a6ab1f 	.word	0x01a6ab1f
 800c208:	01e84800 	.word	0x01e84800

0800c20c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c20c:	b480      	push	{r7}
 800c20e:	b083      	sub	sp, #12
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	689b      	ldr	r3, [r3, #8]
 800c218:	f043 0201 	orr.w	r2, r3, #1
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c220:	2300      	movs	r3, #0
}
 800c222:	4618      	mov	r0, r3
 800c224:	370c      	adds	r7, #12
 800c226:	46bd      	mov	sp, r7
 800c228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22c:	4770      	bx	lr

0800c22e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c22e:	b480      	push	{r7}
 800c230:	b083      	sub	sp, #12
 800c232:	af00      	add	r7, sp, #0
 800c234:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	689b      	ldr	r3, [r3, #8]
 800c23a:	f023 0201 	bic.w	r2, r3, #1
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c242:	2300      	movs	r3, #0
}
 800c244:	4618      	mov	r0, r3
 800c246:	370c      	adds	r7, #12
 800c248:	46bd      	mov	sp, r7
 800c24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24e:	4770      	bx	lr

0800c250 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b084      	sub	sp, #16
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
 800c258:	460b      	mov	r3, r1
 800c25a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c25c:	2300      	movs	r3, #0
 800c25e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	68db      	ldr	r3, [r3, #12]
 800c264:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c26c:	78fb      	ldrb	r3, [r7, #3]
 800c26e:	2b01      	cmp	r3, #1
 800c270:	d115      	bne.n	800c29e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	68db      	ldr	r3, [r3, #12]
 800c276:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c27e:	200a      	movs	r0, #10
 800c280:	f7f8 f8d8 	bl	8004434 <HAL_Delay>
      ms += 10U;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	330a      	adds	r3, #10
 800c288:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f001 f951 	bl	800d532 <USB_GetMode>
 800c290:	4603      	mov	r3, r0
 800c292:	2b01      	cmp	r3, #1
 800c294:	d01e      	beq.n	800c2d4 <USB_SetCurrentMode+0x84>
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	2bc7      	cmp	r3, #199	@ 0xc7
 800c29a:	d9f0      	bls.n	800c27e <USB_SetCurrentMode+0x2e>
 800c29c:	e01a      	b.n	800c2d4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c29e:	78fb      	ldrb	r3, [r7, #3]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d115      	bne.n	800c2d0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	68db      	ldr	r3, [r3, #12]
 800c2a8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c2b0:	200a      	movs	r0, #10
 800c2b2:	f7f8 f8bf 	bl	8004434 <HAL_Delay>
      ms += 10U;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	330a      	adds	r3, #10
 800c2ba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c2bc:	6878      	ldr	r0, [r7, #4]
 800c2be:	f001 f938 	bl	800d532 <USB_GetMode>
 800c2c2:	4603      	mov	r3, r0
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d005      	beq.n	800c2d4 <USB_SetCurrentMode+0x84>
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	2bc7      	cmp	r3, #199	@ 0xc7
 800c2cc:	d9f0      	bls.n	800c2b0 <USB_SetCurrentMode+0x60>
 800c2ce:	e001      	b.n	800c2d4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	e005      	b.n	800c2e0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	2bc8      	cmp	r3, #200	@ 0xc8
 800c2d8:	d101      	bne.n	800c2de <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c2da:	2301      	movs	r3, #1
 800c2dc:	e000      	b.n	800c2e0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c2de:	2300      	movs	r3, #0
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	3710      	adds	r7, #16
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}

0800c2e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c2e8:	b084      	sub	sp, #16
 800c2ea:	b580      	push	{r7, lr}
 800c2ec:	b086      	sub	sp, #24
 800c2ee:	af00      	add	r7, sp, #0
 800c2f0:	6078      	str	r0, [r7, #4]
 800c2f2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800c2f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c302:	2300      	movs	r3, #0
 800c304:	613b      	str	r3, [r7, #16]
 800c306:	e009      	b.n	800c31c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c308:	687a      	ldr	r2, [r7, #4]
 800c30a:	693b      	ldr	r3, [r7, #16]
 800c30c:	3340      	adds	r3, #64	@ 0x40
 800c30e:	009b      	lsls	r3, r3, #2
 800c310:	4413      	add	r3, r2
 800c312:	2200      	movs	r2, #0
 800c314:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c316:	693b      	ldr	r3, [r7, #16]
 800c318:	3301      	adds	r3, #1
 800c31a:	613b      	str	r3, [r7, #16]
 800c31c:	693b      	ldr	r3, [r7, #16]
 800c31e:	2b0e      	cmp	r3, #14
 800c320:	d9f2      	bls.n	800c308 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c322:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c326:	2b00      	cmp	r3, #0
 800c328:	d11c      	bne.n	800c364 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c330:	685b      	ldr	r3, [r3, #4]
 800c332:	68fa      	ldr	r2, [r7, #12]
 800c334:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c338:	f043 0302 	orr.w	r3, r3, #2
 800c33c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c342:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	601a      	str	r2, [r3, #0]
 800c362:	e005      	b.n	800c370 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c368:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c376:	461a      	mov	r2, r3
 800c378:	2300      	movs	r3, #0
 800c37a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c37c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c380:	2b01      	cmp	r3, #1
 800c382:	d10d      	bne.n	800c3a0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c384:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d104      	bne.n	800c396 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c38c:	2100      	movs	r1, #0
 800c38e:	6878      	ldr	r0, [r7, #4]
 800c390:	f000 f97a 	bl	800c688 <USB_SetDevSpeed>
 800c394:	e01a      	b.n	800c3cc <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c396:	2101      	movs	r1, #1
 800c398:	6878      	ldr	r0, [r7, #4]
 800c39a:	f000 f975 	bl	800c688 <USB_SetDevSpeed>
 800c39e:	e015      	b.n	800c3cc <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800c3a0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c3a4:	2b03      	cmp	r3, #3
 800c3a6:	d10d      	bne.n	800c3c4 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c3a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d104      	bne.n	800c3ba <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c3b0:	2100      	movs	r1, #0
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	f000 f968 	bl	800c688 <USB_SetDevSpeed>
 800c3b8:	e008      	b.n	800c3cc <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c3ba:	2101      	movs	r1, #1
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f000 f963 	bl	800c688 <USB_SetDevSpeed>
 800c3c2:	e003      	b.n	800c3cc <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c3c4:	2103      	movs	r1, #3
 800c3c6:	6878      	ldr	r0, [r7, #4]
 800c3c8:	f000 f95e 	bl	800c688 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c3cc:	2110      	movs	r1, #16
 800c3ce:	6878      	ldr	r0, [r7, #4]
 800c3d0:	f000 f8fa 	bl	800c5c8 <USB_FlushTxFifo>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d001      	beq.n	800c3de <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800c3da:	2301      	movs	r3, #1
 800c3dc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c3de:	6878      	ldr	r0, [r7, #4]
 800c3e0:	f000 f924 	bl	800c62c <USB_FlushRxFifo>
 800c3e4:	4603      	mov	r3, r0
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d001      	beq.n	800c3ee <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800c3ea:	2301      	movs	r3, #1
 800c3ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3f4:	461a      	mov	r2, r3
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c400:	461a      	mov	r2, r3
 800c402:	2300      	movs	r3, #0
 800c404:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c40c:	461a      	mov	r2, r3
 800c40e:	2300      	movs	r3, #0
 800c410:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c412:	2300      	movs	r3, #0
 800c414:	613b      	str	r3, [r7, #16]
 800c416:	e043      	b.n	800c4a0 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c418:	693b      	ldr	r3, [r7, #16]
 800c41a:	015a      	lsls	r2, r3, #5
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	4413      	add	r3, r2
 800c420:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c42a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c42e:	d118      	bne.n	800c462 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 800c430:	693b      	ldr	r3, [r7, #16]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d10a      	bne.n	800c44c <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c436:	693b      	ldr	r3, [r7, #16]
 800c438:	015a      	lsls	r2, r3, #5
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	4413      	add	r3, r2
 800c43e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c442:	461a      	mov	r2, r3
 800c444:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c448:	6013      	str	r3, [r2, #0]
 800c44a:	e013      	b.n	800c474 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c44c:	693b      	ldr	r3, [r7, #16]
 800c44e:	015a      	lsls	r2, r3, #5
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	4413      	add	r3, r2
 800c454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c458:	461a      	mov	r2, r3
 800c45a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c45e:	6013      	str	r3, [r2, #0]
 800c460:	e008      	b.n	800c474 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c462:	693b      	ldr	r3, [r7, #16]
 800c464:	015a      	lsls	r2, r3, #5
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	4413      	add	r3, r2
 800c46a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c46e:	461a      	mov	r2, r3
 800c470:	2300      	movs	r3, #0
 800c472:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c474:	693b      	ldr	r3, [r7, #16]
 800c476:	015a      	lsls	r2, r3, #5
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	4413      	add	r3, r2
 800c47c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c480:	461a      	mov	r2, r3
 800c482:	2300      	movs	r3, #0
 800c484:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c486:	693b      	ldr	r3, [r7, #16]
 800c488:	015a      	lsls	r2, r3, #5
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	4413      	add	r3, r2
 800c48e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c492:	461a      	mov	r2, r3
 800c494:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c498:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	3301      	adds	r3, #1
 800c49e:	613b      	str	r3, [r7, #16]
 800c4a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c4a4:	461a      	mov	r2, r3
 800c4a6:	693b      	ldr	r3, [r7, #16]
 800c4a8:	4293      	cmp	r3, r2
 800c4aa:	d3b5      	bcc.n	800c418 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	613b      	str	r3, [r7, #16]
 800c4b0:	e043      	b.n	800c53a <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c4b2:	693b      	ldr	r3, [r7, #16]
 800c4b4:	015a      	lsls	r2, r3, #5
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	4413      	add	r3, r2
 800c4ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c4c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c4c8:	d118      	bne.n	800c4fc <USB_DevInit+0x214>
    {
      if (i == 0U)
 800c4ca:	693b      	ldr	r3, [r7, #16]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d10a      	bne.n	800c4e6 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	015a      	lsls	r2, r3, #5
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	4413      	add	r3, r2
 800c4d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4dc:	461a      	mov	r2, r3
 800c4de:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c4e2:	6013      	str	r3, [r2, #0]
 800c4e4:	e013      	b.n	800c50e <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c4e6:	693b      	ldr	r3, [r7, #16]
 800c4e8:	015a      	lsls	r2, r3, #5
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	4413      	add	r3, r2
 800c4ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c4f8:	6013      	str	r3, [r2, #0]
 800c4fa:	e008      	b.n	800c50e <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c4fc:	693b      	ldr	r3, [r7, #16]
 800c4fe:	015a      	lsls	r2, r3, #5
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	4413      	add	r3, r2
 800c504:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c508:	461a      	mov	r2, r3
 800c50a:	2300      	movs	r3, #0
 800c50c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c50e:	693b      	ldr	r3, [r7, #16]
 800c510:	015a      	lsls	r2, r3, #5
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	4413      	add	r3, r2
 800c516:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c51a:	461a      	mov	r2, r3
 800c51c:	2300      	movs	r3, #0
 800c51e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c520:	693b      	ldr	r3, [r7, #16]
 800c522:	015a      	lsls	r2, r3, #5
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	4413      	add	r3, r2
 800c528:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c52c:	461a      	mov	r2, r3
 800c52e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c532:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	3301      	adds	r3, #1
 800c538:	613b      	str	r3, [r7, #16]
 800c53a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c53e:	461a      	mov	r2, r3
 800c540:	693b      	ldr	r3, [r7, #16]
 800c542:	4293      	cmp	r3, r2
 800c544:	d3b5      	bcc.n	800c4b2 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c54c:	691b      	ldr	r3, [r3, #16]
 800c54e:	68fa      	ldr	r2, [r7, #12]
 800c550:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c554:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c558:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2200      	movs	r2, #0
 800c55e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800c566:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c568:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d105      	bne.n	800c57c <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	699b      	ldr	r3, [r3, #24]
 800c574:	f043 0210 	orr.w	r2, r3, #16
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	699a      	ldr	r2, [r3, #24]
 800c580:	4b0f      	ldr	r3, [pc, #60]	@ (800c5c0 <USB_DevInit+0x2d8>)
 800c582:	4313      	orrs	r3, r2
 800c584:	687a      	ldr	r2, [r7, #4]
 800c586:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c588:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d005      	beq.n	800c59c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	699b      	ldr	r3, [r3, #24]
 800c594:	f043 0208 	orr.w	r2, r3, #8
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c59c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d105      	bne.n	800c5b0 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	699a      	ldr	r2, [r3, #24]
 800c5a8:	4b06      	ldr	r3, [pc, #24]	@ (800c5c4 <USB_DevInit+0x2dc>)
 800c5aa:	4313      	orrs	r3, r2
 800c5ac:	687a      	ldr	r2, [r7, #4]
 800c5ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c5b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	3718      	adds	r7, #24
 800c5b6:	46bd      	mov	sp, r7
 800c5b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c5bc:	b004      	add	sp, #16
 800c5be:	4770      	bx	lr
 800c5c0:	803c3800 	.word	0x803c3800
 800c5c4:	40000004 	.word	0x40000004

0800c5c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b085      	sub	sp, #20
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
 800c5d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	3301      	adds	r3, #1
 800c5da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c5e2:	d901      	bls.n	800c5e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c5e4:	2303      	movs	r3, #3
 800c5e6:	e01b      	b.n	800c620 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	691b      	ldr	r3, [r3, #16]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	daf2      	bge.n	800c5d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	019b      	lsls	r3, r3, #6
 800c5f8:	f043 0220 	orr.w	r2, r3, #32
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	3301      	adds	r3, #1
 800c604:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c60c:	d901      	bls.n	800c612 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c60e:	2303      	movs	r3, #3
 800c610:	e006      	b.n	800c620 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	691b      	ldr	r3, [r3, #16]
 800c616:	f003 0320 	and.w	r3, r3, #32
 800c61a:	2b20      	cmp	r3, #32
 800c61c:	d0f0      	beq.n	800c600 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c61e:	2300      	movs	r3, #0
}
 800c620:	4618      	mov	r0, r3
 800c622:	3714      	adds	r7, #20
 800c624:	46bd      	mov	sp, r7
 800c626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62a:	4770      	bx	lr

0800c62c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c62c:	b480      	push	{r7}
 800c62e:	b085      	sub	sp, #20
 800c630:	af00      	add	r7, sp, #0
 800c632:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c634:	2300      	movs	r3, #0
 800c636:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	3301      	adds	r3, #1
 800c63c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c644:	d901      	bls.n	800c64a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c646:	2303      	movs	r3, #3
 800c648:	e018      	b.n	800c67c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	691b      	ldr	r3, [r3, #16]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	daf2      	bge.n	800c638 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c652:	2300      	movs	r3, #0
 800c654:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	2210      	movs	r2, #16
 800c65a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	3301      	adds	r3, #1
 800c660:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c668:	d901      	bls.n	800c66e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c66a:	2303      	movs	r3, #3
 800c66c:	e006      	b.n	800c67c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	691b      	ldr	r3, [r3, #16]
 800c672:	f003 0310 	and.w	r3, r3, #16
 800c676:	2b10      	cmp	r3, #16
 800c678:	d0f0      	beq.n	800c65c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c67a:	2300      	movs	r3, #0
}
 800c67c:	4618      	mov	r0, r3
 800c67e:	3714      	adds	r7, #20
 800c680:	46bd      	mov	sp, r7
 800c682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c686:	4770      	bx	lr

0800c688 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c688:	b480      	push	{r7}
 800c68a:	b085      	sub	sp, #20
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
 800c690:	460b      	mov	r3, r1
 800c692:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c69e:	681a      	ldr	r2, [r3, #0]
 800c6a0:	78fb      	ldrb	r3, [r7, #3]
 800c6a2:	68f9      	ldr	r1, [r7, #12]
 800c6a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c6a8:	4313      	orrs	r3, r2
 800c6aa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c6ac:	2300      	movs	r3, #0
}
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	3714      	adds	r7, #20
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b8:	4770      	bx	lr

0800c6ba <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800c6ba:	b480      	push	{r7}
 800c6bc:	b087      	sub	sp, #28
 800c6be:	af00      	add	r7, sp, #0
 800c6c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c6c6:	693b      	ldr	r3, [r7, #16]
 800c6c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c6cc:	689b      	ldr	r3, [r3, #8]
 800c6ce:	f003 0306 	and.w	r3, r3, #6
 800c6d2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d102      	bne.n	800c6e0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c6da:	2300      	movs	r3, #0
 800c6dc:	75fb      	strb	r3, [r7, #23]
 800c6de:	e00a      	b.n	800c6f6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	2b02      	cmp	r3, #2
 800c6e4:	d002      	beq.n	800c6ec <USB_GetDevSpeed+0x32>
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	2b06      	cmp	r3, #6
 800c6ea:	d102      	bne.n	800c6f2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c6ec:	2302      	movs	r3, #2
 800c6ee:	75fb      	strb	r3, [r7, #23]
 800c6f0:	e001      	b.n	800c6f6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c6f2:	230f      	movs	r3, #15
 800c6f4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c6f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	371c      	adds	r7, #28
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c702:	4770      	bx	lr

0800c704 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c704:	b480      	push	{r7}
 800c706:	b085      	sub	sp, #20
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
 800c70c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	781b      	ldrb	r3, [r3, #0]
 800c716:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	785b      	ldrb	r3, [r3, #1]
 800c71c:	2b01      	cmp	r3, #1
 800c71e:	d139      	bne.n	800c794 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c726:	69da      	ldr	r2, [r3, #28]
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	781b      	ldrb	r3, [r3, #0]
 800c72c:	f003 030f 	and.w	r3, r3, #15
 800c730:	2101      	movs	r1, #1
 800c732:	fa01 f303 	lsl.w	r3, r1, r3
 800c736:	b29b      	uxth	r3, r3
 800c738:	68f9      	ldr	r1, [r7, #12]
 800c73a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c73e:	4313      	orrs	r3, r2
 800c740:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	015a      	lsls	r2, r3, #5
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	4413      	add	r3, r2
 800c74a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c754:	2b00      	cmp	r3, #0
 800c756:	d153      	bne.n	800c800 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c758:	68bb      	ldr	r3, [r7, #8]
 800c75a:	015a      	lsls	r2, r3, #5
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	4413      	add	r3, r2
 800c760:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c764:	681a      	ldr	r2, [r3, #0]
 800c766:	683b      	ldr	r3, [r7, #0]
 800c768:	689b      	ldr	r3, [r3, #8]
 800c76a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	791b      	ldrb	r3, [r3, #4]
 800c772:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c774:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	059b      	lsls	r3, r3, #22
 800c77a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c77c:	431a      	orrs	r2, r3
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	0159      	lsls	r1, r3, #5
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	440b      	add	r3, r1
 800c786:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c78a:	4619      	mov	r1, r3
 800c78c:	4b20      	ldr	r3, [pc, #128]	@ (800c810 <USB_ActivateEndpoint+0x10c>)
 800c78e:	4313      	orrs	r3, r2
 800c790:	600b      	str	r3, [r1, #0]
 800c792:	e035      	b.n	800c800 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c79a:	69da      	ldr	r2, [r3, #28]
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	781b      	ldrb	r3, [r3, #0]
 800c7a0:	f003 030f 	and.w	r3, r3, #15
 800c7a4:	2101      	movs	r1, #1
 800c7a6:	fa01 f303 	lsl.w	r3, r1, r3
 800c7aa:	041b      	lsls	r3, r3, #16
 800c7ac:	68f9      	ldr	r1, [r7, #12]
 800c7ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c7b2:	4313      	orrs	r3, r2
 800c7b4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	015a      	lsls	r2, r3, #5
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	4413      	add	r3, r2
 800c7be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d119      	bne.n	800c800 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c7cc:	68bb      	ldr	r3, [r7, #8]
 800c7ce:	015a      	lsls	r2, r3, #5
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	4413      	add	r3, r2
 800c7d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7d8:	681a      	ldr	r2, [r3, #0]
 800c7da:	683b      	ldr	r3, [r7, #0]
 800c7dc:	689b      	ldr	r3, [r3, #8]
 800c7de:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	791b      	ldrb	r3, [r3, #4]
 800c7e6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c7e8:	430b      	orrs	r3, r1
 800c7ea:	431a      	orrs	r2, r3
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	0159      	lsls	r1, r3, #5
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	440b      	add	r3, r1
 800c7f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7f8:	4619      	mov	r1, r3
 800c7fa:	4b05      	ldr	r3, [pc, #20]	@ (800c810 <USB_ActivateEndpoint+0x10c>)
 800c7fc:	4313      	orrs	r3, r2
 800c7fe:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c800:	2300      	movs	r3, #0
}
 800c802:	4618      	mov	r0, r3
 800c804:	3714      	adds	r7, #20
 800c806:	46bd      	mov	sp, r7
 800c808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80c:	4770      	bx	lr
 800c80e:	bf00      	nop
 800c810:	10008000 	.word	0x10008000

0800c814 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c814:	b480      	push	{r7}
 800c816:	b085      	sub	sp, #20
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
 800c81c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	781b      	ldrb	r3, [r3, #0]
 800c826:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c828:	683b      	ldr	r3, [r7, #0]
 800c82a:	785b      	ldrb	r3, [r3, #1]
 800c82c:	2b01      	cmp	r3, #1
 800c82e:	d161      	bne.n	800c8f4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c830:	68bb      	ldr	r3, [r7, #8]
 800c832:	015a      	lsls	r2, r3, #5
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	4413      	add	r3, r2
 800c838:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c842:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c846:	d11f      	bne.n	800c888 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	015a      	lsls	r2, r3, #5
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	4413      	add	r3, r2
 800c850:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	68ba      	ldr	r2, [r7, #8]
 800c858:	0151      	lsls	r1, r2, #5
 800c85a:	68fa      	ldr	r2, [r7, #12]
 800c85c:	440a      	add	r2, r1
 800c85e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c862:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c866:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c868:	68bb      	ldr	r3, [r7, #8]
 800c86a:	015a      	lsls	r2, r3, #5
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	4413      	add	r3, r2
 800c870:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	68ba      	ldr	r2, [r7, #8]
 800c878:	0151      	lsls	r1, r2, #5
 800c87a:	68fa      	ldr	r2, [r7, #12]
 800c87c:	440a      	add	r2, r1
 800c87e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c882:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c886:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c88e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	781b      	ldrb	r3, [r3, #0]
 800c894:	f003 030f 	and.w	r3, r3, #15
 800c898:	2101      	movs	r1, #1
 800c89a:	fa01 f303 	lsl.w	r3, r1, r3
 800c89e:	b29b      	uxth	r3, r3
 800c8a0:	43db      	mvns	r3, r3
 800c8a2:	68f9      	ldr	r1, [r7, #12]
 800c8a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c8a8:	4013      	ands	r3, r2
 800c8aa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c8b2:	69da      	ldr	r2, [r3, #28]
 800c8b4:	683b      	ldr	r3, [r7, #0]
 800c8b6:	781b      	ldrb	r3, [r3, #0]
 800c8b8:	f003 030f 	and.w	r3, r3, #15
 800c8bc:	2101      	movs	r1, #1
 800c8be:	fa01 f303 	lsl.w	r3, r1, r3
 800c8c2:	b29b      	uxth	r3, r3
 800c8c4:	43db      	mvns	r3, r3
 800c8c6:	68f9      	ldr	r1, [r7, #12]
 800c8c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c8cc:	4013      	ands	r3, r2
 800c8ce:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c8d0:	68bb      	ldr	r3, [r7, #8]
 800c8d2:	015a      	lsls	r2, r3, #5
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	4413      	add	r3, r2
 800c8d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8dc:	681a      	ldr	r2, [r3, #0]
 800c8de:	68bb      	ldr	r3, [r7, #8]
 800c8e0:	0159      	lsls	r1, r3, #5
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	440b      	add	r3, r1
 800c8e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8ea:	4619      	mov	r1, r3
 800c8ec:	4b35      	ldr	r3, [pc, #212]	@ (800c9c4 <USB_DeactivateEndpoint+0x1b0>)
 800c8ee:	4013      	ands	r3, r2
 800c8f0:	600b      	str	r3, [r1, #0]
 800c8f2:	e060      	b.n	800c9b6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c8f4:	68bb      	ldr	r3, [r7, #8]
 800c8f6:	015a      	lsls	r2, r3, #5
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	4413      	add	r3, r2
 800c8fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c906:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c90a:	d11f      	bne.n	800c94c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	015a      	lsls	r2, r3, #5
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	4413      	add	r3, r2
 800c914:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	68ba      	ldr	r2, [r7, #8]
 800c91c:	0151      	lsls	r1, r2, #5
 800c91e:	68fa      	ldr	r2, [r7, #12]
 800c920:	440a      	add	r2, r1
 800c922:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c926:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c92a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	015a      	lsls	r2, r3, #5
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	4413      	add	r3, r2
 800c934:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	68ba      	ldr	r2, [r7, #8]
 800c93c:	0151      	lsls	r1, r2, #5
 800c93e:	68fa      	ldr	r2, [r7, #12]
 800c940:	440a      	add	r2, r1
 800c942:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c946:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c94a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c952:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c954:	683b      	ldr	r3, [r7, #0]
 800c956:	781b      	ldrb	r3, [r3, #0]
 800c958:	f003 030f 	and.w	r3, r3, #15
 800c95c:	2101      	movs	r1, #1
 800c95e:	fa01 f303 	lsl.w	r3, r1, r3
 800c962:	041b      	lsls	r3, r3, #16
 800c964:	43db      	mvns	r3, r3
 800c966:	68f9      	ldr	r1, [r7, #12]
 800c968:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c96c:	4013      	ands	r3, r2
 800c96e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c976:	69da      	ldr	r2, [r3, #28]
 800c978:	683b      	ldr	r3, [r7, #0]
 800c97a:	781b      	ldrb	r3, [r3, #0]
 800c97c:	f003 030f 	and.w	r3, r3, #15
 800c980:	2101      	movs	r1, #1
 800c982:	fa01 f303 	lsl.w	r3, r1, r3
 800c986:	041b      	lsls	r3, r3, #16
 800c988:	43db      	mvns	r3, r3
 800c98a:	68f9      	ldr	r1, [r7, #12]
 800c98c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c990:	4013      	ands	r3, r2
 800c992:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	015a      	lsls	r2, r3, #5
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	4413      	add	r3, r2
 800c99c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9a0:	681a      	ldr	r2, [r3, #0]
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	0159      	lsls	r1, r3, #5
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	440b      	add	r3, r1
 800c9aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9ae:	4619      	mov	r1, r3
 800c9b0:	4b05      	ldr	r3, [pc, #20]	@ (800c9c8 <USB_DeactivateEndpoint+0x1b4>)
 800c9b2:	4013      	ands	r3, r2
 800c9b4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c9b6:	2300      	movs	r3, #0
}
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	3714      	adds	r7, #20
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c2:	4770      	bx	lr
 800c9c4:	ec337800 	.word	0xec337800
 800c9c8:	eff37800 	.word	0xeff37800

0800c9cc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c9cc:	b580      	push	{r7, lr}
 800c9ce:	b08a      	sub	sp, #40	@ 0x28
 800c9d0:	af02      	add	r7, sp, #8
 800c9d2:	60f8      	str	r0, [r7, #12]
 800c9d4:	60b9      	str	r1, [r7, #8]
 800c9d6:	4613      	mov	r3, r2
 800c9d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c9de:	68bb      	ldr	r3, [r7, #8]
 800c9e0:	781b      	ldrb	r3, [r3, #0]
 800c9e2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c9e4:	68bb      	ldr	r3, [r7, #8]
 800c9e6:	785b      	ldrb	r3, [r3, #1]
 800c9e8:	2b01      	cmp	r3, #1
 800c9ea:	f040 8185 	bne.w	800ccf8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c9ee:	68bb      	ldr	r3, [r7, #8]
 800c9f0:	691b      	ldr	r3, [r3, #16]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d132      	bne.n	800ca5c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c9f6:	69bb      	ldr	r3, [r7, #24]
 800c9f8:	015a      	lsls	r2, r3, #5
 800c9fa:	69fb      	ldr	r3, [r7, #28]
 800c9fc:	4413      	add	r3, r2
 800c9fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca02:	691a      	ldr	r2, [r3, #16]
 800ca04:	69bb      	ldr	r3, [r7, #24]
 800ca06:	0159      	lsls	r1, r3, #5
 800ca08:	69fb      	ldr	r3, [r7, #28]
 800ca0a:	440b      	add	r3, r1
 800ca0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca10:	4619      	mov	r1, r3
 800ca12:	4ba7      	ldr	r3, [pc, #668]	@ (800ccb0 <USB_EPStartXfer+0x2e4>)
 800ca14:	4013      	ands	r3, r2
 800ca16:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ca18:	69bb      	ldr	r3, [r7, #24]
 800ca1a:	015a      	lsls	r2, r3, #5
 800ca1c:	69fb      	ldr	r3, [r7, #28]
 800ca1e:	4413      	add	r3, r2
 800ca20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca24:	691b      	ldr	r3, [r3, #16]
 800ca26:	69ba      	ldr	r2, [r7, #24]
 800ca28:	0151      	lsls	r1, r2, #5
 800ca2a:	69fa      	ldr	r2, [r7, #28]
 800ca2c:	440a      	add	r2, r1
 800ca2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ca32:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ca36:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ca38:	69bb      	ldr	r3, [r7, #24]
 800ca3a:	015a      	lsls	r2, r3, #5
 800ca3c:	69fb      	ldr	r3, [r7, #28]
 800ca3e:	4413      	add	r3, r2
 800ca40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca44:	691a      	ldr	r2, [r3, #16]
 800ca46:	69bb      	ldr	r3, [r7, #24]
 800ca48:	0159      	lsls	r1, r3, #5
 800ca4a:	69fb      	ldr	r3, [r7, #28]
 800ca4c:	440b      	add	r3, r1
 800ca4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca52:	4619      	mov	r1, r3
 800ca54:	4b97      	ldr	r3, [pc, #604]	@ (800ccb4 <USB_EPStartXfer+0x2e8>)
 800ca56:	4013      	ands	r3, r2
 800ca58:	610b      	str	r3, [r1, #16]
 800ca5a:	e097      	b.n	800cb8c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ca5c:	69bb      	ldr	r3, [r7, #24]
 800ca5e:	015a      	lsls	r2, r3, #5
 800ca60:	69fb      	ldr	r3, [r7, #28]
 800ca62:	4413      	add	r3, r2
 800ca64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca68:	691a      	ldr	r2, [r3, #16]
 800ca6a:	69bb      	ldr	r3, [r7, #24]
 800ca6c:	0159      	lsls	r1, r3, #5
 800ca6e:	69fb      	ldr	r3, [r7, #28]
 800ca70:	440b      	add	r3, r1
 800ca72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca76:	4619      	mov	r1, r3
 800ca78:	4b8e      	ldr	r3, [pc, #568]	@ (800ccb4 <USB_EPStartXfer+0x2e8>)
 800ca7a:	4013      	ands	r3, r2
 800ca7c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ca7e:	69bb      	ldr	r3, [r7, #24]
 800ca80:	015a      	lsls	r2, r3, #5
 800ca82:	69fb      	ldr	r3, [r7, #28]
 800ca84:	4413      	add	r3, r2
 800ca86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca8a:	691a      	ldr	r2, [r3, #16]
 800ca8c:	69bb      	ldr	r3, [r7, #24]
 800ca8e:	0159      	lsls	r1, r3, #5
 800ca90:	69fb      	ldr	r3, [r7, #28]
 800ca92:	440b      	add	r3, r1
 800ca94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca98:	4619      	mov	r1, r3
 800ca9a:	4b85      	ldr	r3, [pc, #532]	@ (800ccb0 <USB_EPStartXfer+0x2e4>)
 800ca9c:	4013      	ands	r3, r2
 800ca9e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800caa0:	69bb      	ldr	r3, [r7, #24]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d11a      	bne.n	800cadc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	691a      	ldr	r2, [r3, #16]
 800caaa:	68bb      	ldr	r3, [r7, #8]
 800caac:	689b      	ldr	r3, [r3, #8]
 800caae:	429a      	cmp	r2, r3
 800cab0:	d903      	bls.n	800caba <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800cab2:	68bb      	ldr	r3, [r7, #8]
 800cab4:	689a      	ldr	r2, [r3, #8]
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800caba:	69bb      	ldr	r3, [r7, #24]
 800cabc:	015a      	lsls	r2, r3, #5
 800cabe:	69fb      	ldr	r3, [r7, #28]
 800cac0:	4413      	add	r3, r2
 800cac2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cac6:	691b      	ldr	r3, [r3, #16]
 800cac8:	69ba      	ldr	r2, [r7, #24]
 800caca:	0151      	lsls	r1, r2, #5
 800cacc:	69fa      	ldr	r2, [r7, #28]
 800cace:	440a      	add	r2, r1
 800cad0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cad4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cad8:	6113      	str	r3, [r2, #16]
 800cada:	e044      	b.n	800cb66 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800cadc:	68bb      	ldr	r3, [r7, #8]
 800cade:	691a      	ldr	r2, [r3, #16]
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	689b      	ldr	r3, [r3, #8]
 800cae4:	4413      	add	r3, r2
 800cae6:	1e5a      	subs	r2, r3, #1
 800cae8:	68bb      	ldr	r3, [r7, #8]
 800caea:	689b      	ldr	r3, [r3, #8]
 800caec:	fbb2 f3f3 	udiv	r3, r2, r3
 800caf0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800caf2:	69bb      	ldr	r3, [r7, #24]
 800caf4:	015a      	lsls	r2, r3, #5
 800caf6:	69fb      	ldr	r3, [r7, #28]
 800caf8:	4413      	add	r3, r2
 800cafa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cafe:	691a      	ldr	r2, [r3, #16]
 800cb00:	8afb      	ldrh	r3, [r7, #22]
 800cb02:	04d9      	lsls	r1, r3, #19
 800cb04:	4b6c      	ldr	r3, [pc, #432]	@ (800ccb8 <USB_EPStartXfer+0x2ec>)
 800cb06:	400b      	ands	r3, r1
 800cb08:	69b9      	ldr	r1, [r7, #24]
 800cb0a:	0148      	lsls	r0, r1, #5
 800cb0c:	69f9      	ldr	r1, [r7, #28]
 800cb0e:	4401      	add	r1, r0
 800cb10:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cb14:	4313      	orrs	r3, r2
 800cb16:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	791b      	ldrb	r3, [r3, #4]
 800cb1c:	2b01      	cmp	r3, #1
 800cb1e:	d122      	bne.n	800cb66 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800cb20:	69bb      	ldr	r3, [r7, #24]
 800cb22:	015a      	lsls	r2, r3, #5
 800cb24:	69fb      	ldr	r3, [r7, #28]
 800cb26:	4413      	add	r3, r2
 800cb28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb2c:	691b      	ldr	r3, [r3, #16]
 800cb2e:	69ba      	ldr	r2, [r7, #24]
 800cb30:	0151      	lsls	r1, r2, #5
 800cb32:	69fa      	ldr	r2, [r7, #28]
 800cb34:	440a      	add	r2, r1
 800cb36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cb3a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800cb3e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800cb40:	69bb      	ldr	r3, [r7, #24]
 800cb42:	015a      	lsls	r2, r3, #5
 800cb44:	69fb      	ldr	r3, [r7, #28]
 800cb46:	4413      	add	r3, r2
 800cb48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb4c:	691a      	ldr	r2, [r3, #16]
 800cb4e:	8afb      	ldrh	r3, [r7, #22]
 800cb50:	075b      	lsls	r3, r3, #29
 800cb52:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800cb56:	69b9      	ldr	r1, [r7, #24]
 800cb58:	0148      	lsls	r0, r1, #5
 800cb5a:	69f9      	ldr	r1, [r7, #28]
 800cb5c:	4401      	add	r1, r0
 800cb5e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cb62:	4313      	orrs	r3, r2
 800cb64:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cb66:	69bb      	ldr	r3, [r7, #24]
 800cb68:	015a      	lsls	r2, r3, #5
 800cb6a:	69fb      	ldr	r3, [r7, #28]
 800cb6c:	4413      	add	r3, r2
 800cb6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb72:	691a      	ldr	r2, [r3, #16]
 800cb74:	68bb      	ldr	r3, [r7, #8]
 800cb76:	691b      	ldr	r3, [r3, #16]
 800cb78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cb7c:	69b9      	ldr	r1, [r7, #24]
 800cb7e:	0148      	lsls	r0, r1, #5
 800cb80:	69f9      	ldr	r1, [r7, #28]
 800cb82:	4401      	add	r1, r0
 800cb84:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cb88:	4313      	orrs	r3, r2
 800cb8a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cb8c:	79fb      	ldrb	r3, [r7, #7]
 800cb8e:	2b01      	cmp	r3, #1
 800cb90:	d14b      	bne.n	800cc2a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cb92:	68bb      	ldr	r3, [r7, #8]
 800cb94:	69db      	ldr	r3, [r3, #28]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d009      	beq.n	800cbae <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cb9a:	69bb      	ldr	r3, [r7, #24]
 800cb9c:	015a      	lsls	r2, r3, #5
 800cb9e:	69fb      	ldr	r3, [r7, #28]
 800cba0:	4413      	add	r3, r2
 800cba2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cba6:	461a      	mov	r2, r3
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	69db      	ldr	r3, [r3, #28]
 800cbac:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	791b      	ldrb	r3, [r3, #4]
 800cbb2:	2b01      	cmp	r3, #1
 800cbb4:	d128      	bne.n	800cc08 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cbb6:	69fb      	ldr	r3, [r7, #28]
 800cbb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbbc:	689b      	ldr	r3, [r3, #8]
 800cbbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d110      	bne.n	800cbe8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cbc6:	69bb      	ldr	r3, [r7, #24]
 800cbc8:	015a      	lsls	r2, r3, #5
 800cbca:	69fb      	ldr	r3, [r7, #28]
 800cbcc:	4413      	add	r3, r2
 800cbce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	69ba      	ldr	r2, [r7, #24]
 800cbd6:	0151      	lsls	r1, r2, #5
 800cbd8:	69fa      	ldr	r2, [r7, #28]
 800cbda:	440a      	add	r2, r1
 800cbdc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cbe0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800cbe4:	6013      	str	r3, [r2, #0]
 800cbe6:	e00f      	b.n	800cc08 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cbe8:	69bb      	ldr	r3, [r7, #24]
 800cbea:	015a      	lsls	r2, r3, #5
 800cbec:	69fb      	ldr	r3, [r7, #28]
 800cbee:	4413      	add	r3, r2
 800cbf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	69ba      	ldr	r2, [r7, #24]
 800cbf8:	0151      	lsls	r1, r2, #5
 800cbfa:	69fa      	ldr	r2, [r7, #28]
 800cbfc:	440a      	add	r2, r1
 800cbfe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cc02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cc06:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cc08:	69bb      	ldr	r3, [r7, #24]
 800cc0a:	015a      	lsls	r2, r3, #5
 800cc0c:	69fb      	ldr	r3, [r7, #28]
 800cc0e:	4413      	add	r3, r2
 800cc10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	69ba      	ldr	r2, [r7, #24]
 800cc18:	0151      	lsls	r1, r2, #5
 800cc1a:	69fa      	ldr	r2, [r7, #28]
 800cc1c:	440a      	add	r2, r1
 800cc1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cc22:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800cc26:	6013      	str	r3, [r2, #0]
 800cc28:	e169      	b.n	800cefe <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cc2a:	69bb      	ldr	r3, [r7, #24]
 800cc2c:	015a      	lsls	r2, r3, #5
 800cc2e:	69fb      	ldr	r3, [r7, #28]
 800cc30:	4413      	add	r3, r2
 800cc32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	69ba      	ldr	r2, [r7, #24]
 800cc3a:	0151      	lsls	r1, r2, #5
 800cc3c:	69fa      	ldr	r2, [r7, #28]
 800cc3e:	440a      	add	r2, r1
 800cc40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cc44:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800cc48:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cc4a:	68bb      	ldr	r3, [r7, #8]
 800cc4c:	791b      	ldrb	r3, [r3, #4]
 800cc4e:	2b01      	cmp	r3, #1
 800cc50:	d015      	beq.n	800cc7e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800cc52:	68bb      	ldr	r3, [r7, #8]
 800cc54:	691b      	ldr	r3, [r3, #16]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	f000 8151 	beq.w	800cefe <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cc5c:	69fb      	ldr	r3, [r7, #28]
 800cc5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cc62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc64:	68bb      	ldr	r3, [r7, #8]
 800cc66:	781b      	ldrb	r3, [r3, #0]
 800cc68:	f003 030f 	and.w	r3, r3, #15
 800cc6c:	2101      	movs	r1, #1
 800cc6e:	fa01 f303 	lsl.w	r3, r1, r3
 800cc72:	69f9      	ldr	r1, [r7, #28]
 800cc74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cc78:	4313      	orrs	r3, r2
 800cc7a:	634b      	str	r3, [r1, #52]	@ 0x34
 800cc7c:	e13f      	b.n	800cefe <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cc7e:	69fb      	ldr	r3, [r7, #28]
 800cc80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cc84:	689b      	ldr	r3, [r3, #8]
 800cc86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d116      	bne.n	800ccbc <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cc8e:	69bb      	ldr	r3, [r7, #24]
 800cc90:	015a      	lsls	r2, r3, #5
 800cc92:	69fb      	ldr	r3, [r7, #28]
 800cc94:	4413      	add	r3, r2
 800cc96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	69ba      	ldr	r2, [r7, #24]
 800cc9e:	0151      	lsls	r1, r2, #5
 800cca0:	69fa      	ldr	r2, [r7, #28]
 800cca2:	440a      	add	r2, r1
 800cca4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cca8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ccac:	6013      	str	r3, [r2, #0]
 800ccae:	e015      	b.n	800ccdc <USB_EPStartXfer+0x310>
 800ccb0:	e007ffff 	.word	0xe007ffff
 800ccb4:	fff80000 	.word	0xfff80000
 800ccb8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ccbc:	69bb      	ldr	r3, [r7, #24]
 800ccbe:	015a      	lsls	r2, r3, #5
 800ccc0:	69fb      	ldr	r3, [r7, #28]
 800ccc2:	4413      	add	r3, r2
 800ccc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	69ba      	ldr	r2, [r7, #24]
 800cccc:	0151      	lsls	r1, r2, #5
 800ccce:	69fa      	ldr	r2, [r7, #28]
 800ccd0:	440a      	add	r2, r1
 800ccd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ccd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ccda:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ccdc:	68bb      	ldr	r3, [r7, #8]
 800ccde:	68d9      	ldr	r1, [r3, #12]
 800cce0:	68bb      	ldr	r3, [r7, #8]
 800cce2:	781a      	ldrb	r2, [r3, #0]
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	691b      	ldr	r3, [r3, #16]
 800cce8:	b298      	uxth	r0, r3
 800ccea:	79fb      	ldrb	r3, [r7, #7]
 800ccec:	9300      	str	r3, [sp, #0]
 800ccee:	4603      	mov	r3, r0
 800ccf0:	68f8      	ldr	r0, [r7, #12]
 800ccf2:	f000 f9b9 	bl	800d068 <USB_WritePacket>
 800ccf6:	e102      	b.n	800cefe <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ccf8:	69bb      	ldr	r3, [r7, #24]
 800ccfa:	015a      	lsls	r2, r3, #5
 800ccfc:	69fb      	ldr	r3, [r7, #28]
 800ccfe:	4413      	add	r3, r2
 800cd00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd04:	691a      	ldr	r2, [r3, #16]
 800cd06:	69bb      	ldr	r3, [r7, #24]
 800cd08:	0159      	lsls	r1, r3, #5
 800cd0a:	69fb      	ldr	r3, [r7, #28]
 800cd0c:	440b      	add	r3, r1
 800cd0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd12:	4619      	mov	r1, r3
 800cd14:	4b7c      	ldr	r3, [pc, #496]	@ (800cf08 <USB_EPStartXfer+0x53c>)
 800cd16:	4013      	ands	r3, r2
 800cd18:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cd1a:	69bb      	ldr	r3, [r7, #24]
 800cd1c:	015a      	lsls	r2, r3, #5
 800cd1e:	69fb      	ldr	r3, [r7, #28]
 800cd20:	4413      	add	r3, r2
 800cd22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd26:	691a      	ldr	r2, [r3, #16]
 800cd28:	69bb      	ldr	r3, [r7, #24]
 800cd2a:	0159      	lsls	r1, r3, #5
 800cd2c:	69fb      	ldr	r3, [r7, #28]
 800cd2e:	440b      	add	r3, r1
 800cd30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd34:	4619      	mov	r1, r3
 800cd36:	4b75      	ldr	r3, [pc, #468]	@ (800cf0c <USB_EPStartXfer+0x540>)
 800cd38:	4013      	ands	r3, r2
 800cd3a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800cd3c:	69bb      	ldr	r3, [r7, #24]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d12f      	bne.n	800cda2 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	691b      	ldr	r3, [r3, #16]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d003      	beq.n	800cd52 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800cd4a:	68bb      	ldr	r3, [r7, #8]
 800cd4c:	689a      	ldr	r2, [r3, #8]
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800cd52:	68bb      	ldr	r3, [r7, #8]
 800cd54:	689a      	ldr	r2, [r3, #8]
 800cd56:	68bb      	ldr	r3, [r7, #8]
 800cd58:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800cd5a:	69bb      	ldr	r3, [r7, #24]
 800cd5c:	015a      	lsls	r2, r3, #5
 800cd5e:	69fb      	ldr	r3, [r7, #28]
 800cd60:	4413      	add	r3, r2
 800cd62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd66:	691a      	ldr	r2, [r3, #16]
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	6a1b      	ldr	r3, [r3, #32]
 800cd6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cd70:	69b9      	ldr	r1, [r7, #24]
 800cd72:	0148      	lsls	r0, r1, #5
 800cd74:	69f9      	ldr	r1, [r7, #28]
 800cd76:	4401      	add	r1, r0
 800cd78:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800cd7c:	4313      	orrs	r3, r2
 800cd7e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cd80:	69bb      	ldr	r3, [r7, #24]
 800cd82:	015a      	lsls	r2, r3, #5
 800cd84:	69fb      	ldr	r3, [r7, #28]
 800cd86:	4413      	add	r3, r2
 800cd88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd8c:	691b      	ldr	r3, [r3, #16]
 800cd8e:	69ba      	ldr	r2, [r7, #24]
 800cd90:	0151      	lsls	r1, r2, #5
 800cd92:	69fa      	ldr	r2, [r7, #28]
 800cd94:	440a      	add	r2, r1
 800cd96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cd9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cd9e:	6113      	str	r3, [r2, #16]
 800cda0:	e05f      	b.n	800ce62 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800cda2:	68bb      	ldr	r3, [r7, #8]
 800cda4:	691b      	ldr	r3, [r3, #16]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d123      	bne.n	800cdf2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800cdaa:	69bb      	ldr	r3, [r7, #24]
 800cdac:	015a      	lsls	r2, r3, #5
 800cdae:	69fb      	ldr	r3, [r7, #28]
 800cdb0:	4413      	add	r3, r2
 800cdb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdb6:	691a      	ldr	r2, [r3, #16]
 800cdb8:	68bb      	ldr	r3, [r7, #8]
 800cdba:	689b      	ldr	r3, [r3, #8]
 800cdbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cdc0:	69b9      	ldr	r1, [r7, #24]
 800cdc2:	0148      	lsls	r0, r1, #5
 800cdc4:	69f9      	ldr	r1, [r7, #28]
 800cdc6:	4401      	add	r1, r0
 800cdc8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800cdcc:	4313      	orrs	r3, r2
 800cdce:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cdd0:	69bb      	ldr	r3, [r7, #24]
 800cdd2:	015a      	lsls	r2, r3, #5
 800cdd4:	69fb      	ldr	r3, [r7, #28]
 800cdd6:	4413      	add	r3, r2
 800cdd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cddc:	691b      	ldr	r3, [r3, #16]
 800cdde:	69ba      	ldr	r2, [r7, #24]
 800cde0:	0151      	lsls	r1, r2, #5
 800cde2:	69fa      	ldr	r2, [r7, #28]
 800cde4:	440a      	add	r2, r1
 800cde6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cdea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cdee:	6113      	str	r3, [r2, #16]
 800cdf0:	e037      	b.n	800ce62 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800cdf2:	68bb      	ldr	r3, [r7, #8]
 800cdf4:	691a      	ldr	r2, [r3, #16]
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	689b      	ldr	r3, [r3, #8]
 800cdfa:	4413      	add	r3, r2
 800cdfc:	1e5a      	subs	r2, r3, #1
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	689b      	ldr	r3, [r3, #8]
 800ce02:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce06:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800ce08:	68bb      	ldr	r3, [r7, #8]
 800ce0a:	689b      	ldr	r3, [r3, #8]
 800ce0c:	8afa      	ldrh	r2, [r7, #22]
 800ce0e:	fb03 f202 	mul.w	r2, r3, r2
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ce16:	69bb      	ldr	r3, [r7, #24]
 800ce18:	015a      	lsls	r2, r3, #5
 800ce1a:	69fb      	ldr	r3, [r7, #28]
 800ce1c:	4413      	add	r3, r2
 800ce1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce22:	691a      	ldr	r2, [r3, #16]
 800ce24:	8afb      	ldrh	r3, [r7, #22]
 800ce26:	04d9      	lsls	r1, r3, #19
 800ce28:	4b39      	ldr	r3, [pc, #228]	@ (800cf10 <USB_EPStartXfer+0x544>)
 800ce2a:	400b      	ands	r3, r1
 800ce2c:	69b9      	ldr	r1, [r7, #24]
 800ce2e:	0148      	lsls	r0, r1, #5
 800ce30:	69f9      	ldr	r1, [r7, #28]
 800ce32:	4401      	add	r1, r0
 800ce34:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ce38:	4313      	orrs	r3, r2
 800ce3a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ce3c:	69bb      	ldr	r3, [r7, #24]
 800ce3e:	015a      	lsls	r2, r3, #5
 800ce40:	69fb      	ldr	r3, [r7, #28]
 800ce42:	4413      	add	r3, r2
 800ce44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce48:	691a      	ldr	r2, [r3, #16]
 800ce4a:	68bb      	ldr	r3, [r7, #8]
 800ce4c:	6a1b      	ldr	r3, [r3, #32]
 800ce4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ce52:	69b9      	ldr	r1, [r7, #24]
 800ce54:	0148      	lsls	r0, r1, #5
 800ce56:	69f9      	ldr	r1, [r7, #28]
 800ce58:	4401      	add	r1, r0
 800ce5a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ce5e:	4313      	orrs	r3, r2
 800ce60:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800ce62:	79fb      	ldrb	r3, [r7, #7]
 800ce64:	2b01      	cmp	r3, #1
 800ce66:	d10d      	bne.n	800ce84 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ce68:	68bb      	ldr	r3, [r7, #8]
 800ce6a:	68db      	ldr	r3, [r3, #12]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d009      	beq.n	800ce84 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ce70:	68bb      	ldr	r3, [r7, #8]
 800ce72:	68d9      	ldr	r1, [r3, #12]
 800ce74:	69bb      	ldr	r3, [r7, #24]
 800ce76:	015a      	lsls	r2, r3, #5
 800ce78:	69fb      	ldr	r3, [r7, #28]
 800ce7a:	4413      	add	r3, r2
 800ce7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce80:	460a      	mov	r2, r1
 800ce82:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ce84:	68bb      	ldr	r3, [r7, #8]
 800ce86:	791b      	ldrb	r3, [r3, #4]
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	d128      	bne.n	800cede <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ce8c:	69fb      	ldr	r3, [r7, #28]
 800ce8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce92:	689b      	ldr	r3, [r3, #8]
 800ce94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d110      	bne.n	800cebe <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ce9c:	69bb      	ldr	r3, [r7, #24]
 800ce9e:	015a      	lsls	r2, r3, #5
 800cea0:	69fb      	ldr	r3, [r7, #28]
 800cea2:	4413      	add	r3, r2
 800cea4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	69ba      	ldr	r2, [r7, #24]
 800ceac:	0151      	lsls	r1, r2, #5
 800ceae:	69fa      	ldr	r2, [r7, #28]
 800ceb0:	440a      	add	r2, r1
 800ceb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ceb6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ceba:	6013      	str	r3, [r2, #0]
 800cebc:	e00f      	b.n	800cede <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800cebe:	69bb      	ldr	r3, [r7, #24]
 800cec0:	015a      	lsls	r2, r3, #5
 800cec2:	69fb      	ldr	r3, [r7, #28]
 800cec4:	4413      	add	r3, r2
 800cec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	69ba      	ldr	r2, [r7, #24]
 800cece:	0151      	lsls	r1, r2, #5
 800ced0:	69fa      	ldr	r2, [r7, #28]
 800ced2:	440a      	add	r2, r1
 800ced4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ced8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cedc:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cede:	69bb      	ldr	r3, [r7, #24]
 800cee0:	015a      	lsls	r2, r3, #5
 800cee2:	69fb      	ldr	r3, [r7, #28]
 800cee4:	4413      	add	r3, r2
 800cee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	69ba      	ldr	r2, [r7, #24]
 800ceee:	0151      	lsls	r1, r2, #5
 800cef0:	69fa      	ldr	r2, [r7, #28]
 800cef2:	440a      	add	r2, r1
 800cef4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cef8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800cefc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cefe:	2300      	movs	r3, #0
}
 800cf00:	4618      	mov	r0, r3
 800cf02:	3720      	adds	r7, #32
 800cf04:	46bd      	mov	sp, r7
 800cf06:	bd80      	pop	{r7, pc}
 800cf08:	fff80000 	.word	0xfff80000
 800cf0c:	e007ffff 	.word	0xe007ffff
 800cf10:	1ff80000 	.word	0x1ff80000

0800cf14 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cf14:	b480      	push	{r7}
 800cf16:	b087      	sub	sp, #28
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
 800cf1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cf1e:	2300      	movs	r3, #0
 800cf20:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800cf22:	2300      	movs	r3, #0
 800cf24:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	785b      	ldrb	r3, [r3, #1]
 800cf2e:	2b01      	cmp	r3, #1
 800cf30:	d14a      	bne.n	800cfc8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	781b      	ldrb	r3, [r3, #0]
 800cf36:	015a      	lsls	r2, r3, #5
 800cf38:	693b      	ldr	r3, [r7, #16]
 800cf3a:	4413      	add	r3, r2
 800cf3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cf46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cf4a:	f040 8086 	bne.w	800d05a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	781b      	ldrb	r3, [r3, #0]
 800cf52:	015a      	lsls	r2, r3, #5
 800cf54:	693b      	ldr	r3, [r7, #16]
 800cf56:	4413      	add	r3, r2
 800cf58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	683a      	ldr	r2, [r7, #0]
 800cf60:	7812      	ldrb	r2, [r2, #0]
 800cf62:	0151      	lsls	r1, r2, #5
 800cf64:	693a      	ldr	r2, [r7, #16]
 800cf66:	440a      	add	r2, r1
 800cf68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cf6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cf70:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	781b      	ldrb	r3, [r3, #0]
 800cf76:	015a      	lsls	r2, r3, #5
 800cf78:	693b      	ldr	r3, [r7, #16]
 800cf7a:	4413      	add	r3, r2
 800cf7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	683a      	ldr	r2, [r7, #0]
 800cf84:	7812      	ldrb	r2, [r2, #0]
 800cf86:	0151      	lsls	r1, r2, #5
 800cf88:	693a      	ldr	r2, [r7, #16]
 800cf8a:	440a      	add	r2, r1
 800cf8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cf90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cf94:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	3301      	adds	r3, #1
 800cf9a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d902      	bls.n	800cfac <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	75fb      	strb	r3, [r7, #23]
          break;
 800cfaa:	e056      	b.n	800d05a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	781b      	ldrb	r3, [r3, #0]
 800cfb0:	015a      	lsls	r2, r3, #5
 800cfb2:	693b      	ldr	r3, [r7, #16]
 800cfb4:	4413      	add	r3, r2
 800cfb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cfc0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cfc4:	d0e7      	beq.n	800cf96 <USB_EPStopXfer+0x82>
 800cfc6:	e048      	b.n	800d05a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	781b      	ldrb	r3, [r3, #0]
 800cfcc:	015a      	lsls	r2, r3, #5
 800cfce:	693b      	ldr	r3, [r7, #16]
 800cfd0:	4413      	add	r3, r2
 800cfd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cfdc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cfe0:	d13b      	bne.n	800d05a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	781b      	ldrb	r3, [r3, #0]
 800cfe6:	015a      	lsls	r2, r3, #5
 800cfe8:	693b      	ldr	r3, [r7, #16]
 800cfea:	4413      	add	r3, r2
 800cfec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	683a      	ldr	r2, [r7, #0]
 800cff4:	7812      	ldrb	r2, [r2, #0]
 800cff6:	0151      	lsls	r1, r2, #5
 800cff8:	693a      	ldr	r2, [r7, #16]
 800cffa:	440a      	add	r2, r1
 800cffc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d000:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d004:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800d006:	683b      	ldr	r3, [r7, #0]
 800d008:	781b      	ldrb	r3, [r3, #0]
 800d00a:	015a      	lsls	r2, r3, #5
 800d00c:	693b      	ldr	r3, [r7, #16]
 800d00e:	4413      	add	r3, r2
 800d010:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	683a      	ldr	r2, [r7, #0]
 800d018:	7812      	ldrb	r2, [r2, #0]
 800d01a:	0151      	lsls	r1, r2, #5
 800d01c:	693a      	ldr	r2, [r7, #16]
 800d01e:	440a      	add	r2, r1
 800d020:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d024:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d028:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	3301      	adds	r3, #1
 800d02e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d036:	4293      	cmp	r3, r2
 800d038:	d902      	bls.n	800d040 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800d03a:	2301      	movs	r3, #1
 800d03c:	75fb      	strb	r3, [r7, #23]
          break;
 800d03e:	e00c      	b.n	800d05a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800d040:	683b      	ldr	r3, [r7, #0]
 800d042:	781b      	ldrb	r3, [r3, #0]
 800d044:	015a      	lsls	r2, r3, #5
 800d046:	693b      	ldr	r3, [r7, #16]
 800d048:	4413      	add	r3, r2
 800d04a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d054:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d058:	d0e7      	beq.n	800d02a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800d05a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	371c      	adds	r7, #28
 800d060:	46bd      	mov	sp, r7
 800d062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d066:	4770      	bx	lr

0800d068 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d068:	b480      	push	{r7}
 800d06a:	b089      	sub	sp, #36	@ 0x24
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	60f8      	str	r0, [r7, #12]
 800d070:	60b9      	str	r1, [r7, #8]
 800d072:	4611      	mov	r1, r2
 800d074:	461a      	mov	r2, r3
 800d076:	460b      	mov	r3, r1
 800d078:	71fb      	strb	r3, [r7, #7]
 800d07a:	4613      	mov	r3, r2
 800d07c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800d086:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d123      	bne.n	800d0d6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d08e:	88bb      	ldrh	r3, [r7, #4]
 800d090:	3303      	adds	r3, #3
 800d092:	089b      	lsrs	r3, r3, #2
 800d094:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d096:	2300      	movs	r3, #0
 800d098:	61bb      	str	r3, [r7, #24]
 800d09a:	e018      	b.n	800d0ce <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d09c:	79fb      	ldrb	r3, [r7, #7]
 800d09e:	031a      	lsls	r2, r3, #12
 800d0a0:	697b      	ldr	r3, [r7, #20]
 800d0a2:	4413      	add	r3, r2
 800d0a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	69fb      	ldr	r3, [r7, #28]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d0b0:	69fb      	ldr	r3, [r7, #28]
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d0b6:	69fb      	ldr	r3, [r7, #28]
 800d0b8:	3301      	adds	r3, #1
 800d0ba:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d0bc:	69fb      	ldr	r3, [r7, #28]
 800d0be:	3301      	adds	r3, #1
 800d0c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d0c2:	69fb      	ldr	r3, [r7, #28]
 800d0c4:	3301      	adds	r3, #1
 800d0c6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d0c8:	69bb      	ldr	r3, [r7, #24]
 800d0ca:	3301      	adds	r3, #1
 800d0cc:	61bb      	str	r3, [r7, #24]
 800d0ce:	69ba      	ldr	r2, [r7, #24]
 800d0d0:	693b      	ldr	r3, [r7, #16]
 800d0d2:	429a      	cmp	r2, r3
 800d0d4:	d3e2      	bcc.n	800d09c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d0d6:	2300      	movs	r3, #0
}
 800d0d8:	4618      	mov	r0, r3
 800d0da:	3724      	adds	r7, #36	@ 0x24
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e2:	4770      	bx	lr

0800d0e4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d0e4:	b480      	push	{r7}
 800d0e6:	b08b      	sub	sp, #44	@ 0x2c
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	60f8      	str	r0, [r7, #12]
 800d0ec:	60b9      	str	r1, [r7, #8]
 800d0ee:	4613      	mov	r3, r2
 800d0f0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800d0fa:	88fb      	ldrh	r3, [r7, #6]
 800d0fc:	089b      	lsrs	r3, r3, #2
 800d0fe:	b29b      	uxth	r3, r3
 800d100:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800d102:	88fb      	ldrh	r3, [r7, #6]
 800d104:	f003 0303 	and.w	r3, r3, #3
 800d108:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800d10a:	2300      	movs	r3, #0
 800d10c:	623b      	str	r3, [r7, #32]
 800d10e:	e014      	b.n	800d13a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d110:	69bb      	ldr	r3, [r7, #24]
 800d112:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d116:	681a      	ldr	r2, [r3, #0]
 800d118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d11a:	601a      	str	r2, [r3, #0]
    pDest++;
 800d11c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d11e:	3301      	adds	r3, #1
 800d120:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d124:	3301      	adds	r3, #1
 800d126:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d12a:	3301      	adds	r3, #1
 800d12c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d130:	3301      	adds	r3, #1
 800d132:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800d134:	6a3b      	ldr	r3, [r7, #32]
 800d136:	3301      	adds	r3, #1
 800d138:	623b      	str	r3, [r7, #32]
 800d13a:	6a3a      	ldr	r2, [r7, #32]
 800d13c:	697b      	ldr	r3, [r7, #20]
 800d13e:	429a      	cmp	r2, r3
 800d140:	d3e6      	bcc.n	800d110 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800d142:	8bfb      	ldrh	r3, [r7, #30]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d01e      	beq.n	800d186 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800d148:	2300      	movs	r3, #0
 800d14a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d14c:	69bb      	ldr	r3, [r7, #24]
 800d14e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d152:	461a      	mov	r2, r3
 800d154:	f107 0310 	add.w	r3, r7, #16
 800d158:	6812      	ldr	r2, [r2, #0]
 800d15a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d15c:	693a      	ldr	r2, [r7, #16]
 800d15e:	6a3b      	ldr	r3, [r7, #32]
 800d160:	b2db      	uxtb	r3, r3
 800d162:	00db      	lsls	r3, r3, #3
 800d164:	fa22 f303 	lsr.w	r3, r2, r3
 800d168:	b2da      	uxtb	r2, r3
 800d16a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d16c:	701a      	strb	r2, [r3, #0]
      i++;
 800d16e:	6a3b      	ldr	r3, [r7, #32]
 800d170:	3301      	adds	r3, #1
 800d172:	623b      	str	r3, [r7, #32]
      pDest++;
 800d174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d176:	3301      	adds	r3, #1
 800d178:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800d17a:	8bfb      	ldrh	r3, [r7, #30]
 800d17c:	3b01      	subs	r3, #1
 800d17e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800d180:	8bfb      	ldrh	r3, [r7, #30]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d1ea      	bne.n	800d15c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800d186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d188:	4618      	mov	r0, r3
 800d18a:	372c      	adds	r7, #44	@ 0x2c
 800d18c:	46bd      	mov	sp, r7
 800d18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d192:	4770      	bx	lr

0800d194 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d194:	b480      	push	{r7}
 800d196:	b085      	sub	sp, #20
 800d198:	af00      	add	r7, sp, #0
 800d19a:	6078      	str	r0, [r7, #4]
 800d19c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d1a2:	683b      	ldr	r3, [r7, #0]
 800d1a4:	781b      	ldrb	r3, [r3, #0]
 800d1a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d1a8:	683b      	ldr	r3, [r7, #0]
 800d1aa:	785b      	ldrb	r3, [r3, #1]
 800d1ac:	2b01      	cmp	r3, #1
 800d1ae:	d12c      	bne.n	800d20a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d1b0:	68bb      	ldr	r3, [r7, #8]
 800d1b2:	015a      	lsls	r2, r3, #5
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	4413      	add	r3, r2
 800d1b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	db12      	blt.n	800d1e8 <USB_EPSetStall+0x54>
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d00f      	beq.n	800d1e8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d1c8:	68bb      	ldr	r3, [r7, #8]
 800d1ca:	015a      	lsls	r2, r3, #5
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	4413      	add	r3, r2
 800d1d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	68ba      	ldr	r2, [r7, #8]
 800d1d8:	0151      	lsls	r1, r2, #5
 800d1da:	68fa      	ldr	r2, [r7, #12]
 800d1dc:	440a      	add	r2, r1
 800d1de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d1e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d1e6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d1e8:	68bb      	ldr	r3, [r7, #8]
 800d1ea:	015a      	lsls	r2, r3, #5
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	4413      	add	r3, r2
 800d1f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	68ba      	ldr	r2, [r7, #8]
 800d1f8:	0151      	lsls	r1, r2, #5
 800d1fa:	68fa      	ldr	r2, [r7, #12]
 800d1fc:	440a      	add	r2, r1
 800d1fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d202:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d206:	6013      	str	r3, [r2, #0]
 800d208:	e02b      	b.n	800d262 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d20a:	68bb      	ldr	r3, [r7, #8]
 800d20c:	015a      	lsls	r2, r3, #5
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	4413      	add	r3, r2
 800d212:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	db12      	blt.n	800d242 <USB_EPSetStall+0xae>
 800d21c:	68bb      	ldr	r3, [r7, #8]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d00f      	beq.n	800d242 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d222:	68bb      	ldr	r3, [r7, #8]
 800d224:	015a      	lsls	r2, r3, #5
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	4413      	add	r3, r2
 800d22a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	68ba      	ldr	r2, [r7, #8]
 800d232:	0151      	lsls	r1, r2, #5
 800d234:	68fa      	ldr	r2, [r7, #12]
 800d236:	440a      	add	r2, r1
 800d238:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d23c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d240:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	015a      	lsls	r2, r3, #5
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	4413      	add	r3, r2
 800d24a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	68ba      	ldr	r2, [r7, #8]
 800d252:	0151      	lsls	r1, r2, #5
 800d254:	68fa      	ldr	r2, [r7, #12]
 800d256:	440a      	add	r2, r1
 800d258:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d25c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d260:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d262:	2300      	movs	r3, #0
}
 800d264:	4618      	mov	r0, r3
 800d266:	3714      	adds	r7, #20
 800d268:	46bd      	mov	sp, r7
 800d26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26e:	4770      	bx	lr

0800d270 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d270:	b480      	push	{r7}
 800d272:	b085      	sub	sp, #20
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
 800d278:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d27e:	683b      	ldr	r3, [r7, #0]
 800d280:	781b      	ldrb	r3, [r3, #0]
 800d282:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	785b      	ldrb	r3, [r3, #1]
 800d288:	2b01      	cmp	r3, #1
 800d28a:	d128      	bne.n	800d2de <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d28c:	68bb      	ldr	r3, [r7, #8]
 800d28e:	015a      	lsls	r2, r3, #5
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	4413      	add	r3, r2
 800d294:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	68ba      	ldr	r2, [r7, #8]
 800d29c:	0151      	lsls	r1, r2, #5
 800d29e:	68fa      	ldr	r2, [r7, #12]
 800d2a0:	440a      	add	r2, r1
 800d2a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d2a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d2aa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	791b      	ldrb	r3, [r3, #4]
 800d2b0:	2b03      	cmp	r3, #3
 800d2b2:	d003      	beq.n	800d2bc <USB_EPClearStall+0x4c>
 800d2b4:	683b      	ldr	r3, [r7, #0]
 800d2b6:	791b      	ldrb	r3, [r3, #4]
 800d2b8:	2b02      	cmp	r3, #2
 800d2ba:	d138      	bne.n	800d32e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d2bc:	68bb      	ldr	r3, [r7, #8]
 800d2be:	015a      	lsls	r2, r3, #5
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	4413      	add	r3, r2
 800d2c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	68ba      	ldr	r2, [r7, #8]
 800d2cc:	0151      	lsls	r1, r2, #5
 800d2ce:	68fa      	ldr	r2, [r7, #12]
 800d2d0:	440a      	add	r2, r1
 800d2d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d2d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d2da:	6013      	str	r3, [r2, #0]
 800d2dc:	e027      	b.n	800d32e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	015a      	lsls	r2, r3, #5
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	4413      	add	r3, r2
 800d2e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	68ba      	ldr	r2, [r7, #8]
 800d2ee:	0151      	lsls	r1, r2, #5
 800d2f0:	68fa      	ldr	r2, [r7, #12]
 800d2f2:	440a      	add	r2, r1
 800d2f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d2f8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d2fc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	791b      	ldrb	r3, [r3, #4]
 800d302:	2b03      	cmp	r3, #3
 800d304:	d003      	beq.n	800d30e <USB_EPClearStall+0x9e>
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	791b      	ldrb	r3, [r3, #4]
 800d30a:	2b02      	cmp	r3, #2
 800d30c:	d10f      	bne.n	800d32e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d30e:	68bb      	ldr	r3, [r7, #8]
 800d310:	015a      	lsls	r2, r3, #5
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	4413      	add	r3, r2
 800d316:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	68ba      	ldr	r2, [r7, #8]
 800d31e:	0151      	lsls	r1, r2, #5
 800d320:	68fa      	ldr	r2, [r7, #12]
 800d322:	440a      	add	r2, r1
 800d324:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d328:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d32c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d32e:	2300      	movs	r3, #0
}
 800d330:	4618      	mov	r0, r3
 800d332:	3714      	adds	r7, #20
 800d334:	46bd      	mov	sp, r7
 800d336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33a:	4770      	bx	lr

0800d33c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d33c:	b480      	push	{r7}
 800d33e:	b085      	sub	sp, #20
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
 800d344:	460b      	mov	r3, r1
 800d346:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	68fa      	ldr	r2, [r7, #12]
 800d356:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d35a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800d35e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d366:	681a      	ldr	r2, [r3, #0]
 800d368:	78fb      	ldrb	r3, [r7, #3]
 800d36a:	011b      	lsls	r3, r3, #4
 800d36c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800d370:	68f9      	ldr	r1, [r7, #12]
 800d372:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d376:	4313      	orrs	r3, r2
 800d378:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d37a:	2300      	movs	r3, #0
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3714      	adds	r7, #20
 800d380:	46bd      	mov	sp, r7
 800d382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d386:	4770      	bx	lr

0800d388 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800d388:	b480      	push	{r7}
 800d38a:	b085      	sub	sp, #20
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	68fa      	ldr	r2, [r7, #12]
 800d39e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d3a2:	f023 0303 	bic.w	r3, r3, #3
 800d3a6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3ae:	685b      	ldr	r3, [r3, #4]
 800d3b0:	68fa      	ldr	r2, [r7, #12]
 800d3b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d3b6:	f023 0302 	bic.w	r3, r3, #2
 800d3ba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d3bc:	2300      	movs	r3, #0
}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	3714      	adds	r7, #20
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c8:	4770      	bx	lr

0800d3ca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800d3ca:	b480      	push	{r7}
 800d3cc:	b085      	sub	sp, #20
 800d3ce:	af00      	add	r7, sp, #0
 800d3d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	68fa      	ldr	r2, [r7, #12]
 800d3e0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d3e4:	f023 0303 	bic.w	r3, r3, #3
 800d3e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3f0:	685b      	ldr	r3, [r3, #4]
 800d3f2:	68fa      	ldr	r2, [r7, #12]
 800d3f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d3f8:	f043 0302 	orr.w	r3, r3, #2
 800d3fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d3fe:	2300      	movs	r3, #0
}
 800d400:	4618      	mov	r0, r3
 800d402:	3714      	adds	r7, #20
 800d404:	46bd      	mov	sp, r7
 800d406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d40a:	4770      	bx	lr

0800d40c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800d40c:	b480      	push	{r7}
 800d40e:	b085      	sub	sp, #20
 800d410:	af00      	add	r7, sp, #0
 800d412:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	695b      	ldr	r3, [r3, #20]
 800d418:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	699b      	ldr	r3, [r3, #24]
 800d41e:	68fa      	ldr	r2, [r7, #12]
 800d420:	4013      	ands	r3, r2
 800d422:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d424:	68fb      	ldr	r3, [r7, #12]
}
 800d426:	4618      	mov	r0, r3
 800d428:	3714      	adds	r7, #20
 800d42a:	46bd      	mov	sp, r7
 800d42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d430:	4770      	bx	lr

0800d432 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800d432:	b480      	push	{r7}
 800d434:	b085      	sub	sp, #20
 800d436:	af00      	add	r7, sp, #0
 800d438:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d444:	699b      	ldr	r3, [r3, #24]
 800d446:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d44e:	69db      	ldr	r3, [r3, #28]
 800d450:	68ba      	ldr	r2, [r7, #8]
 800d452:	4013      	ands	r3, r2
 800d454:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d456:	68bb      	ldr	r3, [r7, #8]
 800d458:	0c1b      	lsrs	r3, r3, #16
}
 800d45a:	4618      	mov	r0, r3
 800d45c:	3714      	adds	r7, #20
 800d45e:	46bd      	mov	sp, r7
 800d460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d464:	4770      	bx	lr

0800d466 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800d466:	b480      	push	{r7}
 800d468:	b085      	sub	sp, #20
 800d46a:	af00      	add	r7, sp, #0
 800d46c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d478:	699b      	ldr	r3, [r3, #24]
 800d47a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d482:	69db      	ldr	r3, [r3, #28]
 800d484:	68ba      	ldr	r2, [r7, #8]
 800d486:	4013      	ands	r3, r2
 800d488:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	b29b      	uxth	r3, r3
}
 800d48e:	4618      	mov	r0, r3
 800d490:	3714      	adds	r7, #20
 800d492:	46bd      	mov	sp, r7
 800d494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d498:	4770      	bx	lr

0800d49a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d49a:	b480      	push	{r7}
 800d49c:	b085      	sub	sp, #20
 800d49e:	af00      	add	r7, sp, #0
 800d4a0:	6078      	str	r0, [r7, #4]
 800d4a2:	460b      	mov	r3, r1
 800d4a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d4aa:	78fb      	ldrb	r3, [r7, #3]
 800d4ac:	015a      	lsls	r2, r3, #5
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	4413      	add	r3, r2
 800d4b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4b6:	689b      	ldr	r3, [r3, #8]
 800d4b8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d4c0:	695b      	ldr	r3, [r3, #20]
 800d4c2:	68ba      	ldr	r2, [r7, #8]
 800d4c4:	4013      	ands	r3, r2
 800d4c6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d4c8:	68bb      	ldr	r3, [r7, #8]
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3714      	adds	r7, #20
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d4:	4770      	bx	lr

0800d4d6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d4d6:	b480      	push	{r7}
 800d4d8:	b087      	sub	sp, #28
 800d4da:	af00      	add	r7, sp, #0
 800d4dc:	6078      	str	r0, [r7, #4]
 800d4de:	460b      	mov	r3, r1
 800d4e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d4e6:	697b      	ldr	r3, [r7, #20]
 800d4e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d4ec:	691b      	ldr	r3, [r3, #16]
 800d4ee:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d4f0:	697b      	ldr	r3, [r7, #20]
 800d4f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d4f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4f8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d4fa:	78fb      	ldrb	r3, [r7, #3]
 800d4fc:	f003 030f 	and.w	r3, r3, #15
 800d500:	68fa      	ldr	r2, [r7, #12]
 800d502:	fa22 f303 	lsr.w	r3, r2, r3
 800d506:	01db      	lsls	r3, r3, #7
 800d508:	b2db      	uxtb	r3, r3
 800d50a:	693a      	ldr	r2, [r7, #16]
 800d50c:	4313      	orrs	r3, r2
 800d50e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d510:	78fb      	ldrb	r3, [r7, #3]
 800d512:	015a      	lsls	r2, r3, #5
 800d514:	697b      	ldr	r3, [r7, #20]
 800d516:	4413      	add	r3, r2
 800d518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d51c:	689b      	ldr	r3, [r3, #8]
 800d51e:	693a      	ldr	r2, [r7, #16]
 800d520:	4013      	ands	r3, r2
 800d522:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d524:	68bb      	ldr	r3, [r7, #8]
}
 800d526:	4618      	mov	r0, r3
 800d528:	371c      	adds	r7, #28
 800d52a:	46bd      	mov	sp, r7
 800d52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d530:	4770      	bx	lr

0800d532 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800d532:	b480      	push	{r7}
 800d534:	b083      	sub	sp, #12
 800d536:	af00      	add	r7, sp, #0
 800d538:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	695b      	ldr	r3, [r3, #20]
 800d53e:	f003 0301 	and.w	r3, r3, #1
}
 800d542:	4618      	mov	r0, r3
 800d544:	370c      	adds	r7, #12
 800d546:	46bd      	mov	sp, r7
 800d548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54c:	4770      	bx	lr
	...

0800d550 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800d550:	b480      	push	{r7}
 800d552:	b085      	sub	sp, #20
 800d554:	af00      	add	r7, sp, #0
 800d556:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d562:	681a      	ldr	r2, [r3, #0]
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d56a:	4619      	mov	r1, r3
 800d56c:	4b09      	ldr	r3, [pc, #36]	@ (800d594 <USB_ActivateSetup+0x44>)
 800d56e:	4013      	ands	r3, r2
 800d570:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d578:	685b      	ldr	r3, [r3, #4]
 800d57a:	68fa      	ldr	r2, [r7, #12]
 800d57c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d584:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d586:	2300      	movs	r3, #0
}
 800d588:	4618      	mov	r0, r3
 800d58a:	3714      	adds	r7, #20
 800d58c:	46bd      	mov	sp, r7
 800d58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d592:	4770      	bx	lr
 800d594:	fffff800 	.word	0xfffff800

0800d598 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800d598:	b480      	push	{r7}
 800d59a:	b087      	sub	sp, #28
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	60f8      	str	r0, [r7, #12]
 800d5a0:	460b      	mov	r3, r1
 800d5a2:	607a      	str	r2, [r7, #4]
 800d5a4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	333c      	adds	r3, #60	@ 0x3c
 800d5ae:	3304      	adds	r3, #4
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d5b4:	693b      	ldr	r3, [r7, #16]
 800d5b6:	4a26      	ldr	r2, [pc, #152]	@ (800d650 <USB_EP0_OutStart+0xb8>)
 800d5b8:	4293      	cmp	r3, r2
 800d5ba:	d90a      	bls.n	800d5d2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d5bc:	697b      	ldr	r3, [r7, #20]
 800d5be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d5c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d5cc:	d101      	bne.n	800d5d2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	e037      	b.n	800d642 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d5d2:	697b      	ldr	r3, [r7, #20]
 800d5d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5d8:	461a      	mov	r2, r3
 800d5da:	2300      	movs	r3, #0
 800d5dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d5de:	697b      	ldr	r3, [r7, #20]
 800d5e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5e4:	691b      	ldr	r3, [r3, #16]
 800d5e6:	697a      	ldr	r2, [r7, #20]
 800d5e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d5ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d5f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d5f2:	697b      	ldr	r3, [r7, #20]
 800d5f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5f8:	691b      	ldr	r3, [r3, #16]
 800d5fa:	697a      	ldr	r2, [r7, #20]
 800d5fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d600:	f043 0318 	orr.w	r3, r3, #24
 800d604:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d606:	697b      	ldr	r3, [r7, #20]
 800d608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d60c:	691b      	ldr	r3, [r3, #16]
 800d60e:	697a      	ldr	r2, [r7, #20]
 800d610:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d614:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800d618:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d61a:	7afb      	ldrb	r3, [r7, #11]
 800d61c:	2b01      	cmp	r3, #1
 800d61e:	d10f      	bne.n	800d640 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d620:	697b      	ldr	r3, [r7, #20]
 800d622:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d626:	461a      	mov	r2, r3
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d62c:	697b      	ldr	r3, [r7, #20]
 800d62e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	697a      	ldr	r2, [r7, #20]
 800d636:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d63a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800d63e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d640:	2300      	movs	r3, #0
}
 800d642:	4618      	mov	r0, r3
 800d644:	371c      	adds	r7, #28
 800d646:	46bd      	mov	sp, r7
 800d648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64c:	4770      	bx	lr
 800d64e:	bf00      	nop
 800d650:	4f54300a 	.word	0x4f54300a

0800d654 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d654:	b480      	push	{r7}
 800d656:	b085      	sub	sp, #20
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d65c:	2300      	movs	r3, #0
 800d65e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	3301      	adds	r3, #1
 800d664:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d66c:	d901      	bls.n	800d672 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d66e:	2303      	movs	r3, #3
 800d670:	e022      	b.n	800d6b8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	691b      	ldr	r3, [r3, #16]
 800d676:	2b00      	cmp	r3, #0
 800d678:	daf2      	bge.n	800d660 <USB_CoreReset+0xc>

  count = 10U;
 800d67a:	230a      	movs	r3, #10
 800d67c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800d67e:	e002      	b.n	800d686 <USB_CoreReset+0x32>
  {
    count--;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	3b01      	subs	r3, #1
 800d684:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d1f9      	bne.n	800d680 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	691b      	ldr	r3, [r3, #16]
 800d690:	f043 0201 	orr.w	r2, r3, #1
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	3301      	adds	r3, #1
 800d69c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d6a4:	d901      	bls.n	800d6aa <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800d6a6:	2303      	movs	r3, #3
 800d6a8:	e006      	b.n	800d6b8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	691b      	ldr	r3, [r3, #16]
 800d6ae:	f003 0301 	and.w	r3, r3, #1
 800d6b2:	2b01      	cmp	r3, #1
 800d6b4:	d0f0      	beq.n	800d698 <USB_CoreReset+0x44>

  return HAL_OK;
 800d6b6:	2300      	movs	r3, #0
}
 800d6b8:	4618      	mov	r0, r3
 800d6ba:	3714      	adds	r7, #20
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c2:	4770      	bx	lr

0800d6c4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b084      	sub	sp, #16
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
 800d6cc:	460b      	mov	r3, r1
 800d6ce:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d6d0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800d6d4:	f002 fd9a 	bl	801020c <malloc>
 800d6d8:	4603      	mov	r3, r0
 800d6da:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d109      	bne.n	800d6f6 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	32b0      	adds	r2, #176	@ 0xb0
 800d6ec:	2100      	movs	r1, #0
 800d6ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800d6f2:	2302      	movs	r3, #2
 800d6f4:	e0d4      	b.n	800d8a0 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800d6f6:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800d6fa:	2100      	movs	r1, #0
 800d6fc:	68f8      	ldr	r0, [r7, #12]
 800d6fe:	f003 fbc0 	bl	8010e82 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	32b0      	adds	r2, #176	@ 0xb0
 800d70c:	68f9      	ldr	r1, [r7, #12]
 800d70e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	32b0      	adds	r2, #176	@ 0xb0
 800d71c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	7c1b      	ldrb	r3, [r3, #16]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d138      	bne.n	800d7a0 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d72e:	4b5e      	ldr	r3, [pc, #376]	@ (800d8a8 <USBD_CDC_Init+0x1e4>)
 800d730:	7819      	ldrb	r1, [r3, #0]
 800d732:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d736:	2202      	movs	r2, #2
 800d738:	6878      	ldr	r0, [r7, #4]
 800d73a:	f002 fbc4 	bl	800fec6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d73e:	4b5a      	ldr	r3, [pc, #360]	@ (800d8a8 <USBD_CDC_Init+0x1e4>)
 800d740:	781b      	ldrb	r3, [r3, #0]
 800d742:	f003 020f 	and.w	r2, r3, #15
 800d746:	6879      	ldr	r1, [r7, #4]
 800d748:	4613      	mov	r3, r2
 800d74a:	009b      	lsls	r3, r3, #2
 800d74c:	4413      	add	r3, r2
 800d74e:	009b      	lsls	r3, r3, #2
 800d750:	440b      	add	r3, r1
 800d752:	3323      	adds	r3, #35	@ 0x23
 800d754:	2201      	movs	r2, #1
 800d756:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800d758:	4b54      	ldr	r3, [pc, #336]	@ (800d8ac <USBD_CDC_Init+0x1e8>)
 800d75a:	7819      	ldrb	r1, [r3, #0]
 800d75c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d760:	2202      	movs	r2, #2
 800d762:	6878      	ldr	r0, [r7, #4]
 800d764:	f002 fbaf 	bl	800fec6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800d768:	4b50      	ldr	r3, [pc, #320]	@ (800d8ac <USBD_CDC_Init+0x1e8>)
 800d76a:	781b      	ldrb	r3, [r3, #0]
 800d76c:	f003 020f 	and.w	r2, r3, #15
 800d770:	6879      	ldr	r1, [r7, #4]
 800d772:	4613      	mov	r3, r2
 800d774:	009b      	lsls	r3, r3, #2
 800d776:	4413      	add	r3, r2
 800d778:	009b      	lsls	r3, r3, #2
 800d77a:	440b      	add	r3, r1
 800d77c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d780:	2201      	movs	r2, #1
 800d782:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800d784:	4b4a      	ldr	r3, [pc, #296]	@ (800d8b0 <USBD_CDC_Init+0x1ec>)
 800d786:	781b      	ldrb	r3, [r3, #0]
 800d788:	f003 020f 	and.w	r2, r3, #15
 800d78c:	6879      	ldr	r1, [r7, #4]
 800d78e:	4613      	mov	r3, r2
 800d790:	009b      	lsls	r3, r3, #2
 800d792:	4413      	add	r3, r2
 800d794:	009b      	lsls	r3, r3, #2
 800d796:	440b      	add	r3, r1
 800d798:	331c      	adds	r3, #28
 800d79a:	2210      	movs	r2, #16
 800d79c:	601a      	str	r2, [r3, #0]
 800d79e:	e035      	b.n	800d80c <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d7a0:	4b41      	ldr	r3, [pc, #260]	@ (800d8a8 <USBD_CDC_Init+0x1e4>)
 800d7a2:	7819      	ldrb	r1, [r3, #0]
 800d7a4:	2340      	movs	r3, #64	@ 0x40
 800d7a6:	2202      	movs	r2, #2
 800d7a8:	6878      	ldr	r0, [r7, #4]
 800d7aa:	f002 fb8c 	bl	800fec6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d7ae:	4b3e      	ldr	r3, [pc, #248]	@ (800d8a8 <USBD_CDC_Init+0x1e4>)
 800d7b0:	781b      	ldrb	r3, [r3, #0]
 800d7b2:	f003 020f 	and.w	r2, r3, #15
 800d7b6:	6879      	ldr	r1, [r7, #4]
 800d7b8:	4613      	mov	r3, r2
 800d7ba:	009b      	lsls	r3, r3, #2
 800d7bc:	4413      	add	r3, r2
 800d7be:	009b      	lsls	r3, r3, #2
 800d7c0:	440b      	add	r3, r1
 800d7c2:	3323      	adds	r3, #35	@ 0x23
 800d7c4:	2201      	movs	r2, #1
 800d7c6:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800d7c8:	4b38      	ldr	r3, [pc, #224]	@ (800d8ac <USBD_CDC_Init+0x1e8>)
 800d7ca:	7819      	ldrb	r1, [r3, #0]
 800d7cc:	2340      	movs	r3, #64	@ 0x40
 800d7ce:	2202      	movs	r2, #2
 800d7d0:	6878      	ldr	r0, [r7, #4]
 800d7d2:	f002 fb78 	bl	800fec6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800d7d6:	4b35      	ldr	r3, [pc, #212]	@ (800d8ac <USBD_CDC_Init+0x1e8>)
 800d7d8:	781b      	ldrb	r3, [r3, #0]
 800d7da:	f003 020f 	and.w	r2, r3, #15
 800d7de:	6879      	ldr	r1, [r7, #4]
 800d7e0:	4613      	mov	r3, r2
 800d7e2:	009b      	lsls	r3, r3, #2
 800d7e4:	4413      	add	r3, r2
 800d7e6:	009b      	lsls	r3, r3, #2
 800d7e8:	440b      	add	r3, r1
 800d7ea:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d7ee:	2201      	movs	r2, #1
 800d7f0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d7f2:	4b2f      	ldr	r3, [pc, #188]	@ (800d8b0 <USBD_CDC_Init+0x1ec>)
 800d7f4:	781b      	ldrb	r3, [r3, #0]
 800d7f6:	f003 020f 	and.w	r2, r3, #15
 800d7fa:	6879      	ldr	r1, [r7, #4]
 800d7fc:	4613      	mov	r3, r2
 800d7fe:	009b      	lsls	r3, r3, #2
 800d800:	4413      	add	r3, r2
 800d802:	009b      	lsls	r3, r3, #2
 800d804:	440b      	add	r3, r1
 800d806:	331c      	adds	r3, #28
 800d808:	2210      	movs	r2, #16
 800d80a:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d80c:	4b28      	ldr	r3, [pc, #160]	@ (800d8b0 <USBD_CDC_Init+0x1ec>)
 800d80e:	7819      	ldrb	r1, [r3, #0]
 800d810:	2308      	movs	r3, #8
 800d812:	2203      	movs	r2, #3
 800d814:	6878      	ldr	r0, [r7, #4]
 800d816:	f002 fb56 	bl	800fec6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800d81a:	4b25      	ldr	r3, [pc, #148]	@ (800d8b0 <USBD_CDC_Init+0x1ec>)
 800d81c:	781b      	ldrb	r3, [r3, #0]
 800d81e:	f003 020f 	and.w	r2, r3, #15
 800d822:	6879      	ldr	r1, [r7, #4]
 800d824:	4613      	mov	r3, r2
 800d826:	009b      	lsls	r3, r3, #2
 800d828:	4413      	add	r3, r2
 800d82a:	009b      	lsls	r3, r3, #2
 800d82c:	440b      	add	r3, r1
 800d82e:	3323      	adds	r3, #35	@ 0x23
 800d830:	2201      	movs	r2, #1
 800d832:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	2200      	movs	r2, #0
 800d838:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d842:	687a      	ldr	r2, [r7, #4]
 800d844:	33b0      	adds	r3, #176	@ 0xb0
 800d846:	009b      	lsls	r3, r3, #2
 800d848:	4413      	add	r3, r2
 800d84a:	685b      	ldr	r3, [r3, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	2200      	movs	r2, #0
 800d854:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	2200      	movs	r2, #0
 800d85c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800d866:	2b00      	cmp	r3, #0
 800d868:	d101      	bne.n	800d86e <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800d86a:	2302      	movs	r3, #2
 800d86c:	e018      	b.n	800d8a0 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	7c1b      	ldrb	r3, [r3, #16]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d10a      	bne.n	800d88c <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d876:	4b0d      	ldr	r3, [pc, #52]	@ (800d8ac <USBD_CDC_Init+0x1e8>)
 800d878:	7819      	ldrb	r1, [r3, #0]
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d880:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d884:	6878      	ldr	r0, [r7, #4]
 800d886:	f002 fc0d 	bl	80100a4 <USBD_LL_PrepareReceive>
 800d88a:	e008      	b.n	800d89e <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d88c:	4b07      	ldr	r3, [pc, #28]	@ (800d8ac <USBD_CDC_Init+0x1e8>)
 800d88e:	7819      	ldrb	r1, [r3, #0]
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d896:	2340      	movs	r3, #64	@ 0x40
 800d898:	6878      	ldr	r0, [r7, #4]
 800d89a:	f002 fc03 	bl	80100a4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d89e:	2300      	movs	r3, #0
}
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	3710      	adds	r7, #16
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	bd80      	pop	{r7, pc}
 800d8a8:	20000093 	.word	0x20000093
 800d8ac:	20000094 	.word	0x20000094
 800d8b0:	20000095 	.word	0x20000095

0800d8b4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b082      	sub	sp, #8
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
 800d8bc:	460b      	mov	r3, r1
 800d8be:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800d8c0:	4b3a      	ldr	r3, [pc, #232]	@ (800d9ac <USBD_CDC_DeInit+0xf8>)
 800d8c2:	781b      	ldrb	r3, [r3, #0]
 800d8c4:	4619      	mov	r1, r3
 800d8c6:	6878      	ldr	r0, [r7, #4]
 800d8c8:	f002 fb23 	bl	800ff12 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800d8cc:	4b37      	ldr	r3, [pc, #220]	@ (800d9ac <USBD_CDC_DeInit+0xf8>)
 800d8ce:	781b      	ldrb	r3, [r3, #0]
 800d8d0:	f003 020f 	and.w	r2, r3, #15
 800d8d4:	6879      	ldr	r1, [r7, #4]
 800d8d6:	4613      	mov	r3, r2
 800d8d8:	009b      	lsls	r3, r3, #2
 800d8da:	4413      	add	r3, r2
 800d8dc:	009b      	lsls	r3, r3, #2
 800d8de:	440b      	add	r3, r1
 800d8e0:	3323      	adds	r3, #35	@ 0x23
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800d8e6:	4b32      	ldr	r3, [pc, #200]	@ (800d9b0 <USBD_CDC_DeInit+0xfc>)
 800d8e8:	781b      	ldrb	r3, [r3, #0]
 800d8ea:	4619      	mov	r1, r3
 800d8ec:	6878      	ldr	r0, [r7, #4]
 800d8ee:	f002 fb10 	bl	800ff12 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800d8f2:	4b2f      	ldr	r3, [pc, #188]	@ (800d9b0 <USBD_CDC_DeInit+0xfc>)
 800d8f4:	781b      	ldrb	r3, [r3, #0]
 800d8f6:	f003 020f 	and.w	r2, r3, #15
 800d8fa:	6879      	ldr	r1, [r7, #4]
 800d8fc:	4613      	mov	r3, r2
 800d8fe:	009b      	lsls	r3, r3, #2
 800d900:	4413      	add	r3, r2
 800d902:	009b      	lsls	r3, r3, #2
 800d904:	440b      	add	r3, r1
 800d906:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d90a:	2200      	movs	r2, #0
 800d90c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800d90e:	4b29      	ldr	r3, [pc, #164]	@ (800d9b4 <USBD_CDC_DeInit+0x100>)
 800d910:	781b      	ldrb	r3, [r3, #0]
 800d912:	4619      	mov	r1, r3
 800d914:	6878      	ldr	r0, [r7, #4]
 800d916:	f002 fafc 	bl	800ff12 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800d91a:	4b26      	ldr	r3, [pc, #152]	@ (800d9b4 <USBD_CDC_DeInit+0x100>)
 800d91c:	781b      	ldrb	r3, [r3, #0]
 800d91e:	f003 020f 	and.w	r2, r3, #15
 800d922:	6879      	ldr	r1, [r7, #4]
 800d924:	4613      	mov	r3, r2
 800d926:	009b      	lsls	r3, r3, #2
 800d928:	4413      	add	r3, r2
 800d92a:	009b      	lsls	r3, r3, #2
 800d92c:	440b      	add	r3, r1
 800d92e:	3323      	adds	r3, #35	@ 0x23
 800d930:	2200      	movs	r2, #0
 800d932:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800d934:	4b1f      	ldr	r3, [pc, #124]	@ (800d9b4 <USBD_CDC_DeInit+0x100>)
 800d936:	781b      	ldrb	r3, [r3, #0]
 800d938:	f003 020f 	and.w	r2, r3, #15
 800d93c:	6879      	ldr	r1, [r7, #4]
 800d93e:	4613      	mov	r3, r2
 800d940:	009b      	lsls	r3, r3, #2
 800d942:	4413      	add	r3, r2
 800d944:	009b      	lsls	r3, r3, #2
 800d946:	440b      	add	r3, r1
 800d948:	331c      	adds	r3, #28
 800d94a:	2200      	movs	r2, #0
 800d94c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	32b0      	adds	r2, #176	@ 0xb0
 800d958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d01f      	beq.n	800d9a0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d966:	687a      	ldr	r2, [r7, #4]
 800d968:	33b0      	adds	r3, #176	@ 0xb0
 800d96a:	009b      	lsls	r3, r3, #2
 800d96c:	4413      	add	r3, r2
 800d96e:	685b      	ldr	r3, [r3, #4]
 800d970:	685b      	ldr	r3, [r3, #4]
 800d972:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	32b0      	adds	r2, #176	@ 0xb0
 800d97e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d982:	4618      	mov	r0, r3
 800d984:	f002 fc4a 	bl	801021c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	32b0      	adds	r2, #176	@ 0xb0
 800d992:	2100      	movs	r1, #0
 800d994:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2200      	movs	r2, #0
 800d99c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d9a0:	2300      	movs	r3, #0
}
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	3708      	adds	r7, #8
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bd80      	pop	{r7, pc}
 800d9aa:	bf00      	nop
 800d9ac:	20000093 	.word	0x20000093
 800d9b0:	20000094 	.word	0x20000094
 800d9b4:	20000095 	.word	0x20000095

0800d9b8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b086      	sub	sp, #24
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	6078      	str	r0, [r7, #4]
 800d9c0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	32b0      	adds	r2, #176	@ 0xb0
 800d9cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9d0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800d9da:	2300      	movs	r3, #0
 800d9dc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800d9de:	693b      	ldr	r3, [r7, #16]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d101      	bne.n	800d9e8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800d9e4:	2303      	movs	r3, #3
 800d9e6:	e0bf      	b.n	800db68 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d9e8:	683b      	ldr	r3, [r7, #0]
 800d9ea:	781b      	ldrb	r3, [r3, #0]
 800d9ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d050      	beq.n	800da96 <USBD_CDC_Setup+0xde>
 800d9f4:	2b20      	cmp	r3, #32
 800d9f6:	f040 80af 	bne.w	800db58 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	88db      	ldrh	r3, [r3, #6]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d03a      	beq.n	800da78 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800da02:	683b      	ldr	r3, [r7, #0]
 800da04:	781b      	ldrb	r3, [r3, #0]
 800da06:	b25b      	sxtb	r3, r3
 800da08:	2b00      	cmp	r3, #0
 800da0a:	da1b      	bge.n	800da44 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800da12:	687a      	ldr	r2, [r7, #4]
 800da14:	33b0      	adds	r3, #176	@ 0xb0
 800da16:	009b      	lsls	r3, r3, #2
 800da18:	4413      	add	r3, r2
 800da1a:	685b      	ldr	r3, [r3, #4]
 800da1c:	689b      	ldr	r3, [r3, #8]
 800da1e:	683a      	ldr	r2, [r7, #0]
 800da20:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800da22:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800da24:	683a      	ldr	r2, [r7, #0]
 800da26:	88d2      	ldrh	r2, [r2, #6]
 800da28:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800da2a:	683b      	ldr	r3, [r7, #0]
 800da2c:	88db      	ldrh	r3, [r3, #6]
 800da2e:	2b07      	cmp	r3, #7
 800da30:	bf28      	it	cs
 800da32:	2307      	movcs	r3, #7
 800da34:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800da36:	693b      	ldr	r3, [r7, #16]
 800da38:	89fa      	ldrh	r2, [r7, #14]
 800da3a:	4619      	mov	r1, r3
 800da3c:	6878      	ldr	r0, [r7, #4]
 800da3e:	f001 fdd3 	bl	800f5e8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800da42:	e090      	b.n	800db66 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800da44:	683b      	ldr	r3, [r7, #0]
 800da46:	785a      	ldrb	r2, [r3, #1]
 800da48:	693b      	ldr	r3, [r7, #16]
 800da4a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	88db      	ldrh	r3, [r3, #6]
 800da52:	2b3f      	cmp	r3, #63	@ 0x3f
 800da54:	d803      	bhi.n	800da5e <USBD_CDC_Setup+0xa6>
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	88db      	ldrh	r3, [r3, #6]
 800da5a:	b2da      	uxtb	r2, r3
 800da5c:	e000      	b.n	800da60 <USBD_CDC_Setup+0xa8>
 800da5e:	2240      	movs	r2, #64	@ 0x40
 800da60:	693b      	ldr	r3, [r7, #16]
 800da62:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800da66:	6939      	ldr	r1, [r7, #16]
 800da68:	693b      	ldr	r3, [r7, #16]
 800da6a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800da6e:	461a      	mov	r2, r3
 800da70:	6878      	ldr	r0, [r7, #4]
 800da72:	f001 fde8 	bl	800f646 <USBD_CtlPrepareRx>
      break;
 800da76:	e076      	b.n	800db66 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800da7e:	687a      	ldr	r2, [r7, #4]
 800da80:	33b0      	adds	r3, #176	@ 0xb0
 800da82:	009b      	lsls	r3, r3, #2
 800da84:	4413      	add	r3, r2
 800da86:	685b      	ldr	r3, [r3, #4]
 800da88:	689b      	ldr	r3, [r3, #8]
 800da8a:	683a      	ldr	r2, [r7, #0]
 800da8c:	7850      	ldrb	r0, [r2, #1]
 800da8e:	2200      	movs	r2, #0
 800da90:	6839      	ldr	r1, [r7, #0]
 800da92:	4798      	blx	r3
      break;
 800da94:	e067      	b.n	800db66 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	785b      	ldrb	r3, [r3, #1]
 800da9a:	2b0b      	cmp	r3, #11
 800da9c:	d851      	bhi.n	800db42 <USBD_CDC_Setup+0x18a>
 800da9e:	a201      	add	r2, pc, #4	@ (adr r2, 800daa4 <USBD_CDC_Setup+0xec>)
 800daa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800daa4:	0800dad5 	.word	0x0800dad5
 800daa8:	0800db51 	.word	0x0800db51
 800daac:	0800db43 	.word	0x0800db43
 800dab0:	0800db43 	.word	0x0800db43
 800dab4:	0800db43 	.word	0x0800db43
 800dab8:	0800db43 	.word	0x0800db43
 800dabc:	0800db43 	.word	0x0800db43
 800dac0:	0800db43 	.word	0x0800db43
 800dac4:	0800db43 	.word	0x0800db43
 800dac8:	0800db43 	.word	0x0800db43
 800dacc:	0800daff 	.word	0x0800daff
 800dad0:	0800db29 	.word	0x0800db29
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dada:	b2db      	uxtb	r3, r3
 800dadc:	2b03      	cmp	r3, #3
 800dade:	d107      	bne.n	800daf0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800dae0:	f107 030a 	add.w	r3, r7, #10
 800dae4:	2202      	movs	r2, #2
 800dae6:	4619      	mov	r1, r3
 800dae8:	6878      	ldr	r0, [r7, #4]
 800daea:	f001 fd7d 	bl	800f5e8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800daee:	e032      	b.n	800db56 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800daf0:	6839      	ldr	r1, [r7, #0]
 800daf2:	6878      	ldr	r0, [r7, #4]
 800daf4:	f001 fcfb 	bl	800f4ee <USBD_CtlError>
            ret = USBD_FAIL;
 800daf8:	2303      	movs	r3, #3
 800dafa:	75fb      	strb	r3, [r7, #23]
          break;
 800dafc:	e02b      	b.n	800db56 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db04:	b2db      	uxtb	r3, r3
 800db06:	2b03      	cmp	r3, #3
 800db08:	d107      	bne.n	800db1a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800db0a:	f107 030d 	add.w	r3, r7, #13
 800db0e:	2201      	movs	r2, #1
 800db10:	4619      	mov	r1, r3
 800db12:	6878      	ldr	r0, [r7, #4]
 800db14:	f001 fd68 	bl	800f5e8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800db18:	e01d      	b.n	800db56 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800db1a:	6839      	ldr	r1, [r7, #0]
 800db1c:	6878      	ldr	r0, [r7, #4]
 800db1e:	f001 fce6 	bl	800f4ee <USBD_CtlError>
            ret = USBD_FAIL;
 800db22:	2303      	movs	r3, #3
 800db24:	75fb      	strb	r3, [r7, #23]
          break;
 800db26:	e016      	b.n	800db56 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db2e:	b2db      	uxtb	r3, r3
 800db30:	2b03      	cmp	r3, #3
 800db32:	d00f      	beq.n	800db54 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800db34:	6839      	ldr	r1, [r7, #0]
 800db36:	6878      	ldr	r0, [r7, #4]
 800db38:	f001 fcd9 	bl	800f4ee <USBD_CtlError>
            ret = USBD_FAIL;
 800db3c:	2303      	movs	r3, #3
 800db3e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800db40:	e008      	b.n	800db54 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800db42:	6839      	ldr	r1, [r7, #0]
 800db44:	6878      	ldr	r0, [r7, #4]
 800db46:	f001 fcd2 	bl	800f4ee <USBD_CtlError>
          ret = USBD_FAIL;
 800db4a:	2303      	movs	r3, #3
 800db4c:	75fb      	strb	r3, [r7, #23]
          break;
 800db4e:	e002      	b.n	800db56 <USBD_CDC_Setup+0x19e>
          break;
 800db50:	bf00      	nop
 800db52:	e008      	b.n	800db66 <USBD_CDC_Setup+0x1ae>
          break;
 800db54:	bf00      	nop
      }
      break;
 800db56:	e006      	b.n	800db66 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800db58:	6839      	ldr	r1, [r7, #0]
 800db5a:	6878      	ldr	r0, [r7, #4]
 800db5c:	f001 fcc7 	bl	800f4ee <USBD_CtlError>
      ret = USBD_FAIL;
 800db60:	2303      	movs	r3, #3
 800db62:	75fb      	strb	r3, [r7, #23]
      break;
 800db64:	bf00      	nop
  }

  return (uint8_t)ret;
 800db66:	7dfb      	ldrb	r3, [r7, #23]
}
 800db68:	4618      	mov	r0, r3
 800db6a:	3718      	adds	r7, #24
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}

0800db70 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b084      	sub	sp, #16
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
 800db78:	460b      	mov	r3, r1
 800db7a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800db82:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	32b0      	adds	r2, #176	@ 0xb0
 800db8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d101      	bne.n	800db9a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800db96:	2303      	movs	r3, #3
 800db98:	e065      	b.n	800dc66 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	32b0      	adds	r2, #176	@ 0xb0
 800dba4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dba8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800dbaa:	78fb      	ldrb	r3, [r7, #3]
 800dbac:	f003 020f 	and.w	r2, r3, #15
 800dbb0:	6879      	ldr	r1, [r7, #4]
 800dbb2:	4613      	mov	r3, r2
 800dbb4:	009b      	lsls	r3, r3, #2
 800dbb6:	4413      	add	r3, r2
 800dbb8:	009b      	lsls	r3, r3, #2
 800dbba:	440b      	add	r3, r1
 800dbbc:	3314      	adds	r3, #20
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d02f      	beq.n	800dc24 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800dbc4:	78fb      	ldrb	r3, [r7, #3]
 800dbc6:	f003 020f 	and.w	r2, r3, #15
 800dbca:	6879      	ldr	r1, [r7, #4]
 800dbcc:	4613      	mov	r3, r2
 800dbce:	009b      	lsls	r3, r3, #2
 800dbd0:	4413      	add	r3, r2
 800dbd2:	009b      	lsls	r3, r3, #2
 800dbd4:	440b      	add	r3, r1
 800dbd6:	3314      	adds	r3, #20
 800dbd8:	681a      	ldr	r2, [r3, #0]
 800dbda:	78fb      	ldrb	r3, [r7, #3]
 800dbdc:	f003 010f 	and.w	r1, r3, #15
 800dbe0:	68f8      	ldr	r0, [r7, #12]
 800dbe2:	460b      	mov	r3, r1
 800dbe4:	00db      	lsls	r3, r3, #3
 800dbe6:	440b      	add	r3, r1
 800dbe8:	009b      	lsls	r3, r3, #2
 800dbea:	4403      	add	r3, r0
 800dbec:	331c      	adds	r3, #28
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	fbb2 f1f3 	udiv	r1, r2, r3
 800dbf4:	fb01 f303 	mul.w	r3, r1, r3
 800dbf8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d112      	bne.n	800dc24 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800dbfe:	78fb      	ldrb	r3, [r7, #3]
 800dc00:	f003 020f 	and.w	r2, r3, #15
 800dc04:	6879      	ldr	r1, [r7, #4]
 800dc06:	4613      	mov	r3, r2
 800dc08:	009b      	lsls	r3, r3, #2
 800dc0a:	4413      	add	r3, r2
 800dc0c:	009b      	lsls	r3, r3, #2
 800dc0e:	440b      	add	r3, r1
 800dc10:	3314      	adds	r3, #20
 800dc12:	2200      	movs	r2, #0
 800dc14:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800dc16:	78f9      	ldrb	r1, [r7, #3]
 800dc18:	2300      	movs	r3, #0
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	6878      	ldr	r0, [r7, #4]
 800dc1e:	f002 fa20 	bl	8010062 <USBD_LL_Transmit>
 800dc22:	e01f      	b.n	800dc64 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800dc24:	68bb      	ldr	r3, [r7, #8]
 800dc26:	2200      	movs	r2, #0
 800dc28:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dc32:	687a      	ldr	r2, [r7, #4]
 800dc34:	33b0      	adds	r3, #176	@ 0xb0
 800dc36:	009b      	lsls	r3, r3, #2
 800dc38:	4413      	add	r3, r2
 800dc3a:	685b      	ldr	r3, [r3, #4]
 800dc3c:	691b      	ldr	r3, [r3, #16]
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d010      	beq.n	800dc64 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dc48:	687a      	ldr	r2, [r7, #4]
 800dc4a:	33b0      	adds	r3, #176	@ 0xb0
 800dc4c:	009b      	lsls	r3, r3, #2
 800dc4e:	4413      	add	r3, r2
 800dc50:	685b      	ldr	r3, [r3, #4]
 800dc52:	691b      	ldr	r3, [r3, #16]
 800dc54:	68ba      	ldr	r2, [r7, #8]
 800dc56:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800dc5a:	68ba      	ldr	r2, [r7, #8]
 800dc5c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800dc60:	78fa      	ldrb	r2, [r7, #3]
 800dc62:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800dc64:	2300      	movs	r3, #0
}
 800dc66:	4618      	mov	r0, r3
 800dc68:	3710      	adds	r7, #16
 800dc6a:	46bd      	mov	sp, r7
 800dc6c:	bd80      	pop	{r7, pc}

0800dc6e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dc6e:	b580      	push	{r7, lr}
 800dc70:	b084      	sub	sp, #16
 800dc72:	af00      	add	r7, sp, #0
 800dc74:	6078      	str	r0, [r7, #4]
 800dc76:	460b      	mov	r3, r1
 800dc78:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	32b0      	adds	r2, #176	@ 0xb0
 800dc84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc88:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	32b0      	adds	r2, #176	@ 0xb0
 800dc94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d101      	bne.n	800dca0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800dc9c:	2303      	movs	r3, #3
 800dc9e:	e01a      	b.n	800dcd6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800dca0:	78fb      	ldrb	r3, [r7, #3]
 800dca2:	4619      	mov	r1, r3
 800dca4:	6878      	ldr	r0, [r7, #4]
 800dca6:	f002 fa1e 	bl	80100e6 <USBD_LL_GetRxDataSize>
 800dcaa:	4602      	mov	r2, r0
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dcb8:	687a      	ldr	r2, [r7, #4]
 800dcba:	33b0      	adds	r3, #176	@ 0xb0
 800dcbc:	009b      	lsls	r3, r3, #2
 800dcbe:	4413      	add	r3, r2
 800dcc0:	685b      	ldr	r3, [r3, #4]
 800dcc2:	68db      	ldr	r3, [r3, #12]
 800dcc4:	68fa      	ldr	r2, [r7, #12]
 800dcc6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800dcca:	68fa      	ldr	r2, [r7, #12]
 800dccc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800dcd0:	4611      	mov	r1, r2
 800dcd2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800dcd4:	2300      	movs	r3, #0
}
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	3710      	adds	r7, #16
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	bd80      	pop	{r7, pc}

0800dcde <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800dcde:	b580      	push	{r7, lr}
 800dce0:	b084      	sub	sp, #16
 800dce2:	af00      	add	r7, sp, #0
 800dce4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	32b0      	adds	r2, #176	@ 0xb0
 800dcf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcf4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d101      	bne.n	800dd00 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800dcfc:	2303      	movs	r3, #3
 800dcfe:	e024      	b.n	800dd4a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dd06:	687a      	ldr	r2, [r7, #4]
 800dd08:	33b0      	adds	r3, #176	@ 0xb0
 800dd0a:	009b      	lsls	r3, r3, #2
 800dd0c:	4413      	add	r3, r2
 800dd0e:	685b      	ldr	r3, [r3, #4]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d019      	beq.n	800dd48 <USBD_CDC_EP0_RxReady+0x6a>
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800dd1a:	2bff      	cmp	r3, #255	@ 0xff
 800dd1c:	d014      	beq.n	800dd48 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dd24:	687a      	ldr	r2, [r7, #4]
 800dd26:	33b0      	adds	r3, #176	@ 0xb0
 800dd28:	009b      	lsls	r3, r3, #2
 800dd2a:	4413      	add	r3, r2
 800dd2c:	685b      	ldr	r3, [r3, #4]
 800dd2e:	689b      	ldr	r3, [r3, #8]
 800dd30:	68fa      	ldr	r2, [r7, #12]
 800dd32:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800dd36:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800dd38:	68fa      	ldr	r2, [r7, #12]
 800dd3a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800dd3e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	22ff      	movs	r2, #255	@ 0xff
 800dd44:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800dd48:	2300      	movs	r3, #0
}
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	3710      	adds	r7, #16
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	bd80      	pop	{r7, pc}
	...

0800dd54 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800dd54:	b580      	push	{r7, lr}
 800dd56:	b086      	sub	sp, #24
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800dd5c:	2182      	movs	r1, #130	@ 0x82
 800dd5e:	4818      	ldr	r0, [pc, #96]	@ (800ddc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800dd60:	f000 fd62 	bl	800e828 <USBD_GetEpDesc>
 800dd64:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800dd66:	2101      	movs	r1, #1
 800dd68:	4815      	ldr	r0, [pc, #84]	@ (800ddc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800dd6a:	f000 fd5d 	bl	800e828 <USBD_GetEpDesc>
 800dd6e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800dd70:	2181      	movs	r1, #129	@ 0x81
 800dd72:	4813      	ldr	r0, [pc, #76]	@ (800ddc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800dd74:	f000 fd58 	bl	800e828 <USBD_GetEpDesc>
 800dd78:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800dd7a:	697b      	ldr	r3, [r7, #20]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d002      	beq.n	800dd86 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800dd80:	697b      	ldr	r3, [r7, #20]
 800dd82:	2210      	movs	r2, #16
 800dd84:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800dd86:	693b      	ldr	r3, [r7, #16]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d006      	beq.n	800dd9a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800dd8c:	693b      	ldr	r3, [r7, #16]
 800dd8e:	2200      	movs	r2, #0
 800dd90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dd94:	711a      	strb	r2, [r3, #4]
 800dd96:	2200      	movs	r2, #0
 800dd98:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d006      	beq.n	800ddae <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	2200      	movs	r2, #0
 800dda4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dda8:	711a      	strb	r2, [r3, #4]
 800ddaa:	2200      	movs	r2, #0
 800ddac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	2243      	movs	r2, #67	@ 0x43
 800ddb2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ddb4:	4b02      	ldr	r3, [pc, #8]	@ (800ddc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	3718      	adds	r7, #24
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}
 800ddbe:	bf00      	nop
 800ddc0:	20000050 	.word	0x20000050

0800ddc4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b086      	sub	sp, #24
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ddcc:	2182      	movs	r1, #130	@ 0x82
 800ddce:	4818      	ldr	r0, [pc, #96]	@ (800de30 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ddd0:	f000 fd2a 	bl	800e828 <USBD_GetEpDesc>
 800ddd4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ddd6:	2101      	movs	r1, #1
 800ddd8:	4815      	ldr	r0, [pc, #84]	@ (800de30 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ddda:	f000 fd25 	bl	800e828 <USBD_GetEpDesc>
 800ddde:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800dde0:	2181      	movs	r1, #129	@ 0x81
 800dde2:	4813      	ldr	r0, [pc, #76]	@ (800de30 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800dde4:	f000 fd20 	bl	800e828 <USBD_GetEpDesc>
 800dde8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ddea:	697b      	ldr	r3, [r7, #20]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d002      	beq.n	800ddf6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800ddf0:	697b      	ldr	r3, [r7, #20]
 800ddf2:	2210      	movs	r2, #16
 800ddf4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ddf6:	693b      	ldr	r3, [r7, #16]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d006      	beq.n	800de0a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ddfc:	693b      	ldr	r3, [r7, #16]
 800ddfe:	2200      	movs	r2, #0
 800de00:	711a      	strb	r2, [r3, #4]
 800de02:	2200      	movs	r2, #0
 800de04:	f042 0202 	orr.w	r2, r2, #2
 800de08:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d006      	beq.n	800de1e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	2200      	movs	r2, #0
 800de14:	711a      	strb	r2, [r3, #4]
 800de16:	2200      	movs	r2, #0
 800de18:	f042 0202 	orr.w	r2, r2, #2
 800de1c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	2243      	movs	r2, #67	@ 0x43
 800de22:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800de24:	4b02      	ldr	r3, [pc, #8]	@ (800de30 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800de26:	4618      	mov	r0, r3
 800de28:	3718      	adds	r7, #24
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bd80      	pop	{r7, pc}
 800de2e:	bf00      	nop
 800de30:	20000050 	.word	0x20000050

0800de34 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800de34:	b580      	push	{r7, lr}
 800de36:	b086      	sub	sp, #24
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800de3c:	2182      	movs	r1, #130	@ 0x82
 800de3e:	4818      	ldr	r0, [pc, #96]	@ (800dea0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800de40:	f000 fcf2 	bl	800e828 <USBD_GetEpDesc>
 800de44:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800de46:	2101      	movs	r1, #1
 800de48:	4815      	ldr	r0, [pc, #84]	@ (800dea0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800de4a:	f000 fced 	bl	800e828 <USBD_GetEpDesc>
 800de4e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800de50:	2181      	movs	r1, #129	@ 0x81
 800de52:	4813      	ldr	r0, [pc, #76]	@ (800dea0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800de54:	f000 fce8 	bl	800e828 <USBD_GetEpDesc>
 800de58:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800de5a:	697b      	ldr	r3, [r7, #20]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d002      	beq.n	800de66 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800de60:	697b      	ldr	r3, [r7, #20]
 800de62:	2210      	movs	r2, #16
 800de64:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800de66:	693b      	ldr	r3, [r7, #16]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d006      	beq.n	800de7a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800de6c:	693b      	ldr	r3, [r7, #16]
 800de6e:	2200      	movs	r2, #0
 800de70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800de74:	711a      	strb	r2, [r3, #4]
 800de76:	2200      	movs	r2, #0
 800de78:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d006      	beq.n	800de8e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	2200      	movs	r2, #0
 800de84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800de88:	711a      	strb	r2, [r3, #4]
 800de8a:	2200      	movs	r2, #0
 800de8c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	2243      	movs	r2, #67	@ 0x43
 800de92:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800de94:	4b02      	ldr	r3, [pc, #8]	@ (800dea0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800de96:	4618      	mov	r0, r3
 800de98:	3718      	adds	r7, #24
 800de9a:	46bd      	mov	sp, r7
 800de9c:	bd80      	pop	{r7, pc}
 800de9e:	bf00      	nop
 800dea0:	20000050 	.word	0x20000050

0800dea4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800dea4:	b480      	push	{r7}
 800dea6:	b083      	sub	sp, #12
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	220a      	movs	r2, #10
 800deb0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800deb2:	4b03      	ldr	r3, [pc, #12]	@ (800dec0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800deb4:	4618      	mov	r0, r3
 800deb6:	370c      	adds	r7, #12
 800deb8:	46bd      	mov	sp, r7
 800deba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800debe:	4770      	bx	lr
 800dec0:	2000000c 	.word	0x2000000c

0800dec4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800dec4:	b480      	push	{r7}
 800dec6:	b083      	sub	sp, #12
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
 800decc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800dece:	683b      	ldr	r3, [r7, #0]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d101      	bne.n	800ded8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ded4:	2303      	movs	r3, #3
 800ded6:	e009      	b.n	800deec <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dede:	687a      	ldr	r2, [r7, #4]
 800dee0:	33b0      	adds	r3, #176	@ 0xb0
 800dee2:	009b      	lsls	r3, r3, #2
 800dee4:	4413      	add	r3, r2
 800dee6:	683a      	ldr	r2, [r7, #0]
 800dee8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800deea:	2300      	movs	r3, #0
}
 800deec:	4618      	mov	r0, r3
 800deee:	370c      	adds	r7, #12
 800def0:	46bd      	mov	sp, r7
 800def2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def6:	4770      	bx	lr

0800def8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800def8:	b480      	push	{r7}
 800defa:	b087      	sub	sp, #28
 800defc:	af00      	add	r7, sp, #0
 800defe:	60f8      	str	r0, [r7, #12]
 800df00:	60b9      	str	r1, [r7, #8]
 800df02:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	32b0      	adds	r2, #176	@ 0xb0
 800df0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df12:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800df14:	697b      	ldr	r3, [r7, #20]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d101      	bne.n	800df1e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800df1a:	2303      	movs	r3, #3
 800df1c:	e008      	b.n	800df30 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800df1e:	697b      	ldr	r3, [r7, #20]
 800df20:	68ba      	ldr	r2, [r7, #8]
 800df22:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800df26:	697b      	ldr	r3, [r7, #20]
 800df28:	687a      	ldr	r2, [r7, #4]
 800df2a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800df2e:	2300      	movs	r3, #0
}
 800df30:	4618      	mov	r0, r3
 800df32:	371c      	adds	r7, #28
 800df34:	46bd      	mov	sp, r7
 800df36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df3a:	4770      	bx	lr

0800df3c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800df3c:	b480      	push	{r7}
 800df3e:	b085      	sub	sp, #20
 800df40:	af00      	add	r7, sp, #0
 800df42:	6078      	str	r0, [r7, #4]
 800df44:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	32b0      	adds	r2, #176	@ 0xb0
 800df50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df54:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d101      	bne.n	800df60 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800df5c:	2303      	movs	r3, #3
 800df5e:	e004      	b.n	800df6a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	683a      	ldr	r2, [r7, #0]
 800df64:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800df68:	2300      	movs	r3, #0
}
 800df6a:	4618      	mov	r0, r3
 800df6c:	3714      	adds	r7, #20
 800df6e:	46bd      	mov	sp, r7
 800df70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df74:	4770      	bx	lr
	...

0800df78 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b084      	sub	sp, #16
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	32b0      	adds	r2, #176	@ 0xb0
 800df8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df8e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800df90:	2301      	movs	r3, #1
 800df92:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800df94:	68bb      	ldr	r3, [r7, #8]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d101      	bne.n	800df9e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800df9a:	2303      	movs	r3, #3
 800df9c:	e025      	b.n	800dfea <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800df9e:	68bb      	ldr	r3, [r7, #8]
 800dfa0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d11f      	bne.n	800dfe8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800dfa8:	68bb      	ldr	r3, [r7, #8]
 800dfaa:	2201      	movs	r2, #1
 800dfac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800dfb0:	4b10      	ldr	r3, [pc, #64]	@ (800dff4 <USBD_CDC_TransmitPacket+0x7c>)
 800dfb2:	781b      	ldrb	r3, [r3, #0]
 800dfb4:	f003 020f 	and.w	r2, r3, #15
 800dfb8:	68bb      	ldr	r3, [r7, #8]
 800dfba:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800dfbe:	6878      	ldr	r0, [r7, #4]
 800dfc0:	4613      	mov	r3, r2
 800dfc2:	009b      	lsls	r3, r3, #2
 800dfc4:	4413      	add	r3, r2
 800dfc6:	009b      	lsls	r3, r3, #2
 800dfc8:	4403      	add	r3, r0
 800dfca:	3314      	adds	r3, #20
 800dfcc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800dfce:	4b09      	ldr	r3, [pc, #36]	@ (800dff4 <USBD_CDC_TransmitPacket+0x7c>)
 800dfd0:	7819      	ldrb	r1, [r3, #0]
 800dfd2:	68bb      	ldr	r3, [r7, #8]
 800dfd4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800dfd8:	68bb      	ldr	r3, [r7, #8]
 800dfda:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	f002 f83f 	bl	8010062 <USBD_LL_Transmit>

    ret = USBD_OK;
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800dfe8:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfea:	4618      	mov	r0, r3
 800dfec:	3710      	adds	r7, #16
 800dfee:	46bd      	mov	sp, r7
 800dff0:	bd80      	pop	{r7, pc}
 800dff2:	bf00      	nop
 800dff4:	20000093 	.word	0x20000093

0800dff8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b084      	sub	sp, #16
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	32b0      	adds	r2, #176	@ 0xb0
 800e00a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e00e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	32b0      	adds	r2, #176	@ 0xb0
 800e01a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d101      	bne.n	800e026 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800e022:	2303      	movs	r3, #3
 800e024:	e018      	b.n	800e058 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	7c1b      	ldrb	r3, [r3, #16]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d10a      	bne.n	800e044 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e02e:	4b0c      	ldr	r3, [pc, #48]	@ (800e060 <USBD_CDC_ReceivePacket+0x68>)
 800e030:	7819      	ldrb	r1, [r3, #0]
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e038:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e03c:	6878      	ldr	r0, [r7, #4]
 800e03e:	f002 f831 	bl	80100a4 <USBD_LL_PrepareReceive>
 800e042:	e008      	b.n	800e056 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e044:	4b06      	ldr	r3, [pc, #24]	@ (800e060 <USBD_CDC_ReceivePacket+0x68>)
 800e046:	7819      	ldrb	r1, [r3, #0]
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e04e:	2340      	movs	r3, #64	@ 0x40
 800e050:	6878      	ldr	r0, [r7, #4]
 800e052:	f002 f827 	bl	80100a4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e056:	2300      	movs	r3, #0
}
 800e058:	4618      	mov	r0, r3
 800e05a:	3710      	adds	r7, #16
 800e05c:	46bd      	mov	sp, r7
 800e05e:	bd80      	pop	{r7, pc}
 800e060:	20000094 	.word	0x20000094

0800e064 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e064:	b580      	push	{r7, lr}
 800e066:	b086      	sub	sp, #24
 800e068:	af00      	add	r7, sp, #0
 800e06a:	60f8      	str	r0, [r7, #12]
 800e06c:	60b9      	str	r1, [r7, #8]
 800e06e:	4613      	mov	r3, r2
 800e070:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d101      	bne.n	800e07c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e078:	2303      	movs	r3, #3
 800e07a:	e01f      	b.n	800e0bc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	2200      	movs	r2, #0
 800e080:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	2200      	movs	r2, #0
 800e088:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	2200      	movs	r2, #0
 800e090:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e094:	68bb      	ldr	r3, [r7, #8]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d003      	beq.n	800e0a2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	68ba      	ldr	r2, [r7, #8]
 800e09e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	2201      	movs	r2, #1
 800e0a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	79fa      	ldrb	r2, [r7, #7]
 800e0ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e0b0:	68f8      	ldr	r0, [r7, #12]
 800e0b2:	f001 fe9d 	bl	800fdf0 <USBD_LL_Init>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e0ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0bc:	4618      	mov	r0, r3
 800e0be:	3718      	adds	r7, #24
 800e0c0:	46bd      	mov	sp, r7
 800e0c2:	bd80      	pop	{r7, pc}

0800e0c4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	b084      	sub	sp, #16
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	6078      	str	r0, [r7, #4]
 800e0cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d101      	bne.n	800e0dc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e0d8:	2303      	movs	r3, #3
 800e0da:	e025      	b.n	800e128 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	683a      	ldr	r2, [r7, #0]
 800e0e0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	32ae      	adds	r2, #174	@ 0xae
 800e0ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d00f      	beq.n	800e118 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	32ae      	adds	r2, #174	@ 0xae
 800e102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e108:	f107 020e 	add.w	r2, r7, #14
 800e10c:	4610      	mov	r0, r2
 800e10e:	4798      	blx	r3
 800e110:	4602      	mov	r2, r0
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e11e:	1c5a      	adds	r2, r3, #1
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800e126:	2300      	movs	r3, #0
}
 800e128:	4618      	mov	r0, r3
 800e12a:	3710      	adds	r7, #16
 800e12c:	46bd      	mov	sp, r7
 800e12e:	bd80      	pop	{r7, pc}

0800e130 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e130:	b580      	push	{r7, lr}
 800e132:	b082      	sub	sp, #8
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e138:	6878      	ldr	r0, [r7, #4]
 800e13a:	f001 fea9 	bl	800fe90 <USBD_LL_Start>
 800e13e:	4603      	mov	r3, r0
}
 800e140:	4618      	mov	r0, r3
 800e142:	3708      	adds	r7, #8
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}

0800e148 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800e148:	b480      	push	{r7}
 800e14a:	b083      	sub	sp, #12
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e150:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800e152:	4618      	mov	r0, r3
 800e154:	370c      	adds	r7, #12
 800e156:	46bd      	mov	sp, r7
 800e158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e15c:	4770      	bx	lr

0800e15e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e15e:	b580      	push	{r7, lr}
 800e160:	b084      	sub	sp, #16
 800e162:	af00      	add	r7, sp, #0
 800e164:	6078      	str	r0, [r7, #4]
 800e166:	460b      	mov	r3, r1
 800e168:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e16a:	2300      	movs	r3, #0
 800e16c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e174:	2b00      	cmp	r3, #0
 800e176:	d009      	beq.n	800e18c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	78fa      	ldrb	r2, [r7, #3]
 800e182:	4611      	mov	r1, r2
 800e184:	6878      	ldr	r0, [r7, #4]
 800e186:	4798      	blx	r3
 800e188:	4603      	mov	r3, r0
 800e18a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e18c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e18e:	4618      	mov	r0, r3
 800e190:	3710      	adds	r7, #16
 800e192:	46bd      	mov	sp, r7
 800e194:	bd80      	pop	{r7, pc}

0800e196 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e196:	b580      	push	{r7, lr}
 800e198:	b084      	sub	sp, #16
 800e19a:	af00      	add	r7, sp, #0
 800e19c:	6078      	str	r0, [r7, #4]
 800e19e:	460b      	mov	r3, r1
 800e1a0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1ac:	685b      	ldr	r3, [r3, #4]
 800e1ae:	78fa      	ldrb	r2, [r7, #3]
 800e1b0:	4611      	mov	r1, r2
 800e1b2:	6878      	ldr	r0, [r7, #4]
 800e1b4:	4798      	blx	r3
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d001      	beq.n	800e1c0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800e1bc:	2303      	movs	r3, #3
 800e1be:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e1c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	3710      	adds	r7, #16
 800e1c6:	46bd      	mov	sp, r7
 800e1c8:	bd80      	pop	{r7, pc}

0800e1ca <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e1ca:	b580      	push	{r7, lr}
 800e1cc:	b084      	sub	sp, #16
 800e1ce:	af00      	add	r7, sp, #0
 800e1d0:	6078      	str	r0, [r7, #4]
 800e1d2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e1da:	6839      	ldr	r1, [r7, #0]
 800e1dc:	4618      	mov	r0, r3
 800e1de:	f001 f94c 	bl	800f47a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	2201      	movs	r2, #1
 800e1e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e1f0:	461a      	mov	r2, r3
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e1fe:	f003 031f 	and.w	r3, r3, #31
 800e202:	2b02      	cmp	r3, #2
 800e204:	d01a      	beq.n	800e23c <USBD_LL_SetupStage+0x72>
 800e206:	2b02      	cmp	r3, #2
 800e208:	d822      	bhi.n	800e250 <USBD_LL_SetupStage+0x86>
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d002      	beq.n	800e214 <USBD_LL_SetupStage+0x4a>
 800e20e:	2b01      	cmp	r3, #1
 800e210:	d00a      	beq.n	800e228 <USBD_LL_SetupStage+0x5e>
 800e212:	e01d      	b.n	800e250 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e21a:	4619      	mov	r1, r3
 800e21c:	6878      	ldr	r0, [r7, #4]
 800e21e:	f000 fb77 	bl	800e910 <USBD_StdDevReq>
 800e222:	4603      	mov	r3, r0
 800e224:	73fb      	strb	r3, [r7, #15]
      break;
 800e226:	e020      	b.n	800e26a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e22e:	4619      	mov	r1, r3
 800e230:	6878      	ldr	r0, [r7, #4]
 800e232:	f000 fbdf 	bl	800e9f4 <USBD_StdItfReq>
 800e236:	4603      	mov	r3, r0
 800e238:	73fb      	strb	r3, [r7, #15]
      break;
 800e23a:	e016      	b.n	800e26a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e242:	4619      	mov	r1, r3
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f000 fc41 	bl	800eacc <USBD_StdEPReq>
 800e24a:	4603      	mov	r3, r0
 800e24c:	73fb      	strb	r3, [r7, #15]
      break;
 800e24e:	e00c      	b.n	800e26a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e256:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e25a:	b2db      	uxtb	r3, r3
 800e25c:	4619      	mov	r1, r3
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f001 fe76 	bl	800ff50 <USBD_LL_StallEP>
 800e264:	4603      	mov	r3, r0
 800e266:	73fb      	strb	r3, [r7, #15]
      break;
 800e268:	bf00      	nop
  }

  return ret;
 800e26a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e26c:	4618      	mov	r0, r3
 800e26e:	3710      	adds	r7, #16
 800e270:	46bd      	mov	sp, r7
 800e272:	bd80      	pop	{r7, pc}

0800e274 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b086      	sub	sp, #24
 800e278:	af00      	add	r7, sp, #0
 800e27a:	60f8      	str	r0, [r7, #12]
 800e27c:	460b      	mov	r3, r1
 800e27e:	607a      	str	r2, [r7, #4]
 800e280:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800e282:	2300      	movs	r3, #0
 800e284:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800e286:	7afb      	ldrb	r3, [r7, #11]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d177      	bne.n	800e37c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e292:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e29a:	2b03      	cmp	r3, #3
 800e29c:	f040 80a1 	bne.w	800e3e2 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800e2a0:	693b      	ldr	r3, [r7, #16]
 800e2a2:	685b      	ldr	r3, [r3, #4]
 800e2a4:	693a      	ldr	r2, [r7, #16]
 800e2a6:	8992      	ldrh	r2, [r2, #12]
 800e2a8:	4293      	cmp	r3, r2
 800e2aa:	d91c      	bls.n	800e2e6 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800e2ac:	693b      	ldr	r3, [r7, #16]
 800e2ae:	685b      	ldr	r3, [r3, #4]
 800e2b0:	693a      	ldr	r2, [r7, #16]
 800e2b2:	8992      	ldrh	r2, [r2, #12]
 800e2b4:	1a9a      	subs	r2, r3, r2
 800e2b6:	693b      	ldr	r3, [r7, #16]
 800e2b8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800e2ba:	693b      	ldr	r3, [r7, #16]
 800e2bc:	691b      	ldr	r3, [r3, #16]
 800e2be:	693a      	ldr	r2, [r7, #16]
 800e2c0:	8992      	ldrh	r2, [r2, #12]
 800e2c2:	441a      	add	r2, r3
 800e2c4:	693b      	ldr	r3, [r7, #16]
 800e2c6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800e2c8:	693b      	ldr	r3, [r7, #16]
 800e2ca:	6919      	ldr	r1, [r3, #16]
 800e2cc:	693b      	ldr	r3, [r7, #16]
 800e2ce:	899b      	ldrh	r3, [r3, #12]
 800e2d0:	461a      	mov	r2, r3
 800e2d2:	693b      	ldr	r3, [r7, #16]
 800e2d4:	685b      	ldr	r3, [r3, #4]
 800e2d6:	4293      	cmp	r3, r2
 800e2d8:	bf38      	it	cc
 800e2da:	4613      	movcc	r3, r2
 800e2dc:	461a      	mov	r2, r3
 800e2de:	68f8      	ldr	r0, [r7, #12]
 800e2e0:	f001 f9d2 	bl	800f688 <USBD_CtlContinueRx>
 800e2e4:	e07d      	b.n	800e3e2 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e2ec:	f003 031f 	and.w	r3, r3, #31
 800e2f0:	2b02      	cmp	r3, #2
 800e2f2:	d014      	beq.n	800e31e <USBD_LL_DataOutStage+0xaa>
 800e2f4:	2b02      	cmp	r3, #2
 800e2f6:	d81d      	bhi.n	800e334 <USBD_LL_DataOutStage+0xc0>
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d002      	beq.n	800e302 <USBD_LL_DataOutStage+0x8e>
 800e2fc:	2b01      	cmp	r3, #1
 800e2fe:	d003      	beq.n	800e308 <USBD_LL_DataOutStage+0x94>
 800e300:	e018      	b.n	800e334 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800e302:	2300      	movs	r3, #0
 800e304:	75bb      	strb	r3, [r7, #22]
            break;
 800e306:	e018      	b.n	800e33a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800e30e:	b2db      	uxtb	r3, r3
 800e310:	4619      	mov	r1, r3
 800e312:	68f8      	ldr	r0, [r7, #12]
 800e314:	f000 fa6e 	bl	800e7f4 <USBD_CoreFindIF>
 800e318:	4603      	mov	r3, r0
 800e31a:	75bb      	strb	r3, [r7, #22]
            break;
 800e31c:	e00d      	b.n	800e33a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800e324:	b2db      	uxtb	r3, r3
 800e326:	4619      	mov	r1, r3
 800e328:	68f8      	ldr	r0, [r7, #12]
 800e32a:	f000 fa70 	bl	800e80e <USBD_CoreFindEP>
 800e32e:	4603      	mov	r3, r0
 800e330:	75bb      	strb	r3, [r7, #22]
            break;
 800e332:	e002      	b.n	800e33a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800e334:	2300      	movs	r3, #0
 800e336:	75bb      	strb	r3, [r7, #22]
            break;
 800e338:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800e33a:	7dbb      	ldrb	r3, [r7, #22]
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d119      	bne.n	800e374 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e346:	b2db      	uxtb	r3, r3
 800e348:	2b03      	cmp	r3, #3
 800e34a:	d113      	bne.n	800e374 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800e34c:	7dba      	ldrb	r2, [r7, #22]
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	32ae      	adds	r2, #174	@ 0xae
 800e352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e356:	691b      	ldr	r3, [r3, #16]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d00b      	beq.n	800e374 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800e35c:	7dba      	ldrb	r2, [r7, #22]
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800e364:	7dba      	ldrb	r2, [r7, #22]
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	32ae      	adds	r2, #174	@ 0xae
 800e36a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e36e:	691b      	ldr	r3, [r3, #16]
 800e370:	68f8      	ldr	r0, [r7, #12]
 800e372:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e374:	68f8      	ldr	r0, [r7, #12]
 800e376:	f001 f998 	bl	800f6aa <USBD_CtlSendStatus>
 800e37a:	e032      	b.n	800e3e2 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800e37c:	7afb      	ldrb	r3, [r7, #11]
 800e37e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e382:	b2db      	uxtb	r3, r3
 800e384:	4619      	mov	r1, r3
 800e386:	68f8      	ldr	r0, [r7, #12]
 800e388:	f000 fa41 	bl	800e80e <USBD_CoreFindEP>
 800e38c:	4603      	mov	r3, r0
 800e38e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e390:	7dbb      	ldrb	r3, [r7, #22]
 800e392:	2bff      	cmp	r3, #255	@ 0xff
 800e394:	d025      	beq.n	800e3e2 <USBD_LL_DataOutStage+0x16e>
 800e396:	7dbb      	ldrb	r3, [r7, #22]
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d122      	bne.n	800e3e2 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3a2:	b2db      	uxtb	r3, r3
 800e3a4:	2b03      	cmp	r3, #3
 800e3a6:	d117      	bne.n	800e3d8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800e3a8:	7dba      	ldrb	r2, [r7, #22]
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	32ae      	adds	r2, #174	@ 0xae
 800e3ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e3b2:	699b      	ldr	r3, [r3, #24]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d00f      	beq.n	800e3d8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800e3b8:	7dba      	ldrb	r2, [r7, #22]
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800e3c0:	7dba      	ldrb	r2, [r7, #22]
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	32ae      	adds	r2, #174	@ 0xae
 800e3c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e3ca:	699b      	ldr	r3, [r3, #24]
 800e3cc:	7afa      	ldrb	r2, [r7, #11]
 800e3ce:	4611      	mov	r1, r2
 800e3d0:	68f8      	ldr	r0, [r7, #12]
 800e3d2:	4798      	blx	r3
 800e3d4:	4603      	mov	r3, r0
 800e3d6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800e3d8:	7dfb      	ldrb	r3, [r7, #23]
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d001      	beq.n	800e3e2 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800e3de:	7dfb      	ldrb	r3, [r7, #23]
 800e3e0:	e000      	b.n	800e3e4 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800e3e2:	2300      	movs	r3, #0
}
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	3718      	adds	r7, #24
 800e3e8:	46bd      	mov	sp, r7
 800e3ea:	bd80      	pop	{r7, pc}

0800e3ec <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e3ec:	b580      	push	{r7, lr}
 800e3ee:	b086      	sub	sp, #24
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	60f8      	str	r0, [r7, #12]
 800e3f4:	460b      	mov	r3, r1
 800e3f6:	607a      	str	r2, [r7, #4]
 800e3f8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800e3fa:	7afb      	ldrb	r3, [r7, #11]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d178      	bne.n	800e4f2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	3314      	adds	r3, #20
 800e404:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e40c:	2b02      	cmp	r3, #2
 800e40e:	d163      	bne.n	800e4d8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800e410:	693b      	ldr	r3, [r7, #16]
 800e412:	685b      	ldr	r3, [r3, #4]
 800e414:	693a      	ldr	r2, [r7, #16]
 800e416:	8992      	ldrh	r2, [r2, #12]
 800e418:	4293      	cmp	r3, r2
 800e41a:	d91c      	bls.n	800e456 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800e41c:	693b      	ldr	r3, [r7, #16]
 800e41e:	685b      	ldr	r3, [r3, #4]
 800e420:	693a      	ldr	r2, [r7, #16]
 800e422:	8992      	ldrh	r2, [r2, #12]
 800e424:	1a9a      	subs	r2, r3, r2
 800e426:	693b      	ldr	r3, [r7, #16]
 800e428:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800e42a:	693b      	ldr	r3, [r7, #16]
 800e42c:	691b      	ldr	r3, [r3, #16]
 800e42e:	693a      	ldr	r2, [r7, #16]
 800e430:	8992      	ldrh	r2, [r2, #12]
 800e432:	441a      	add	r2, r3
 800e434:	693b      	ldr	r3, [r7, #16]
 800e436:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800e438:	693b      	ldr	r3, [r7, #16]
 800e43a:	6919      	ldr	r1, [r3, #16]
 800e43c:	693b      	ldr	r3, [r7, #16]
 800e43e:	685b      	ldr	r3, [r3, #4]
 800e440:	461a      	mov	r2, r3
 800e442:	68f8      	ldr	r0, [r7, #12]
 800e444:	f001 f8ee 	bl	800f624 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e448:	2300      	movs	r3, #0
 800e44a:	2200      	movs	r2, #0
 800e44c:	2100      	movs	r1, #0
 800e44e:	68f8      	ldr	r0, [r7, #12]
 800e450:	f001 fe28 	bl	80100a4 <USBD_LL_PrepareReceive>
 800e454:	e040      	b.n	800e4d8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e456:	693b      	ldr	r3, [r7, #16]
 800e458:	899b      	ldrh	r3, [r3, #12]
 800e45a:	461a      	mov	r2, r3
 800e45c:	693b      	ldr	r3, [r7, #16]
 800e45e:	685b      	ldr	r3, [r3, #4]
 800e460:	429a      	cmp	r2, r3
 800e462:	d11c      	bne.n	800e49e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800e464:	693b      	ldr	r3, [r7, #16]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	693a      	ldr	r2, [r7, #16]
 800e46a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e46c:	4293      	cmp	r3, r2
 800e46e:	d316      	bcc.n	800e49e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800e470:	693b      	ldr	r3, [r7, #16]
 800e472:	681a      	ldr	r2, [r3, #0]
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e47a:	429a      	cmp	r2, r3
 800e47c:	d20f      	bcs.n	800e49e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e47e:	2200      	movs	r2, #0
 800e480:	2100      	movs	r1, #0
 800e482:	68f8      	ldr	r0, [r7, #12]
 800e484:	f001 f8ce 	bl	800f624 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	2200      	movs	r2, #0
 800e48c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e490:	2300      	movs	r3, #0
 800e492:	2200      	movs	r2, #0
 800e494:	2100      	movs	r1, #0
 800e496:	68f8      	ldr	r0, [r7, #12]
 800e498:	f001 fe04 	bl	80100a4 <USBD_LL_PrepareReceive>
 800e49c:	e01c      	b.n	800e4d8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e4a4:	b2db      	uxtb	r3, r3
 800e4a6:	2b03      	cmp	r3, #3
 800e4a8:	d10f      	bne.n	800e4ca <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4b0:	68db      	ldr	r3, [r3, #12]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d009      	beq.n	800e4ca <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	2200      	movs	r2, #0
 800e4ba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4c4:	68db      	ldr	r3, [r3, #12]
 800e4c6:	68f8      	ldr	r0, [r7, #12]
 800e4c8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e4ca:	2180      	movs	r1, #128	@ 0x80
 800e4cc:	68f8      	ldr	r0, [r7, #12]
 800e4ce:	f001 fd3f 	bl	800ff50 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e4d2:	68f8      	ldr	r0, [r7, #12]
 800e4d4:	f001 f8fc 	bl	800f6d0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d03a      	beq.n	800e558 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800e4e2:	68f8      	ldr	r0, [r7, #12]
 800e4e4:	f7ff fe30 	bl	800e148 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e4f0:	e032      	b.n	800e558 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800e4f2:	7afb      	ldrb	r3, [r7, #11]
 800e4f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e4f8:	b2db      	uxtb	r3, r3
 800e4fa:	4619      	mov	r1, r3
 800e4fc:	68f8      	ldr	r0, [r7, #12]
 800e4fe:	f000 f986 	bl	800e80e <USBD_CoreFindEP>
 800e502:	4603      	mov	r3, r0
 800e504:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e506:	7dfb      	ldrb	r3, [r7, #23]
 800e508:	2bff      	cmp	r3, #255	@ 0xff
 800e50a:	d025      	beq.n	800e558 <USBD_LL_DataInStage+0x16c>
 800e50c:	7dfb      	ldrb	r3, [r7, #23]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d122      	bne.n	800e558 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e518:	b2db      	uxtb	r3, r3
 800e51a:	2b03      	cmp	r3, #3
 800e51c:	d11c      	bne.n	800e558 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800e51e:	7dfa      	ldrb	r2, [r7, #23]
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	32ae      	adds	r2, #174	@ 0xae
 800e524:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e528:	695b      	ldr	r3, [r3, #20]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d014      	beq.n	800e558 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800e52e:	7dfa      	ldrb	r2, [r7, #23]
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800e536:	7dfa      	ldrb	r2, [r7, #23]
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	32ae      	adds	r2, #174	@ 0xae
 800e53c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e540:	695b      	ldr	r3, [r3, #20]
 800e542:	7afa      	ldrb	r2, [r7, #11]
 800e544:	4611      	mov	r1, r2
 800e546:	68f8      	ldr	r0, [r7, #12]
 800e548:	4798      	blx	r3
 800e54a:	4603      	mov	r3, r0
 800e54c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800e54e:	7dbb      	ldrb	r3, [r7, #22]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d001      	beq.n	800e558 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800e554:	7dbb      	ldrb	r3, [r7, #22]
 800e556:	e000      	b.n	800e55a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800e558:	2300      	movs	r3, #0
}
 800e55a:	4618      	mov	r0, r3
 800e55c:	3718      	adds	r7, #24
 800e55e:	46bd      	mov	sp, r7
 800e560:	bd80      	pop	{r7, pc}

0800e562 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e562:	b580      	push	{r7, lr}
 800e564:	b084      	sub	sp, #16
 800e566:	af00      	add	r7, sp, #0
 800e568:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800e56a:	2300      	movs	r3, #0
 800e56c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	2201      	movs	r2, #1
 800e572:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	2200      	movs	r2, #0
 800e57a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2200      	movs	r2, #0
 800e582:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	2200      	movs	r2, #0
 800e588:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	2200      	movs	r2, #0
 800e590:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d014      	beq.n	800e5c8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5a4:	685b      	ldr	r3, [r3, #4]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d00e      	beq.n	800e5c8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5b0:	685b      	ldr	r3, [r3, #4]
 800e5b2:	687a      	ldr	r2, [r7, #4]
 800e5b4:	6852      	ldr	r2, [r2, #4]
 800e5b6:	b2d2      	uxtb	r2, r2
 800e5b8:	4611      	mov	r1, r2
 800e5ba:	6878      	ldr	r0, [r7, #4]
 800e5bc:	4798      	blx	r3
 800e5be:	4603      	mov	r3, r0
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d001      	beq.n	800e5c8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800e5c4:	2303      	movs	r3, #3
 800e5c6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e5c8:	2340      	movs	r3, #64	@ 0x40
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	2100      	movs	r1, #0
 800e5ce:	6878      	ldr	r0, [r7, #4]
 800e5d0:	f001 fc79 	bl	800fec6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	2201      	movs	r2, #1
 800e5d8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	2240      	movs	r2, #64	@ 0x40
 800e5e0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e5e4:	2340      	movs	r3, #64	@ 0x40
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	2180      	movs	r1, #128	@ 0x80
 800e5ea:	6878      	ldr	r0, [r7, #4]
 800e5ec:	f001 fc6b 	bl	800fec6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	2201      	movs	r2, #1
 800e5f4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	2240      	movs	r2, #64	@ 0x40
 800e5fc:	841a      	strh	r2, [r3, #32]

  return ret;
 800e5fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800e600:	4618      	mov	r0, r3
 800e602:	3710      	adds	r7, #16
 800e604:	46bd      	mov	sp, r7
 800e606:	bd80      	pop	{r7, pc}

0800e608 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e608:	b480      	push	{r7}
 800e60a:	b083      	sub	sp, #12
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	6078      	str	r0, [r7, #4]
 800e610:	460b      	mov	r3, r1
 800e612:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	78fa      	ldrb	r2, [r7, #3]
 800e618:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e61a:	2300      	movs	r3, #0
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	370c      	adds	r7, #12
 800e620:	46bd      	mov	sp, r7
 800e622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e626:	4770      	bx	lr

0800e628 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e628:	b480      	push	{r7}
 800e62a:	b083      	sub	sp, #12
 800e62c:	af00      	add	r7, sp, #0
 800e62e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e636:	b2db      	uxtb	r3, r3
 800e638:	2b04      	cmp	r3, #4
 800e63a:	d006      	beq.n	800e64a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e642:	b2da      	uxtb	r2, r3
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	2204      	movs	r2, #4
 800e64e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e652:	2300      	movs	r3, #0
}
 800e654:	4618      	mov	r0, r3
 800e656:	370c      	adds	r7, #12
 800e658:	46bd      	mov	sp, r7
 800e65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65e:	4770      	bx	lr

0800e660 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e660:	b480      	push	{r7}
 800e662:	b083      	sub	sp, #12
 800e664:	af00      	add	r7, sp, #0
 800e666:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e66e:	b2db      	uxtb	r3, r3
 800e670:	2b04      	cmp	r3, #4
 800e672:	d106      	bne.n	800e682 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e67a:	b2da      	uxtb	r2, r3
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e682:	2300      	movs	r3, #0
}
 800e684:	4618      	mov	r0, r3
 800e686:	370c      	adds	r7, #12
 800e688:	46bd      	mov	sp, r7
 800e68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e68e:	4770      	bx	lr

0800e690 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e690:	b580      	push	{r7, lr}
 800e692:	b082      	sub	sp, #8
 800e694:	af00      	add	r7, sp, #0
 800e696:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e69e:	b2db      	uxtb	r3, r3
 800e6a0:	2b03      	cmp	r3, #3
 800e6a2:	d110      	bne.n	800e6c6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d00b      	beq.n	800e6c6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6b4:	69db      	ldr	r3, [r3, #28]
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d005      	beq.n	800e6c6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6c0:	69db      	ldr	r3, [r3, #28]
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800e6c6:	2300      	movs	r3, #0
}
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	3708      	adds	r7, #8
 800e6cc:	46bd      	mov	sp, r7
 800e6ce:	bd80      	pop	{r7, pc}

0800e6d0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b082      	sub	sp, #8
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
 800e6d8:	460b      	mov	r3, r1
 800e6da:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	32ae      	adds	r2, #174	@ 0xae
 800e6e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d101      	bne.n	800e6f2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800e6ee:	2303      	movs	r3, #3
 800e6f0:	e01c      	b.n	800e72c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e6f8:	b2db      	uxtb	r3, r3
 800e6fa:	2b03      	cmp	r3, #3
 800e6fc:	d115      	bne.n	800e72a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	32ae      	adds	r2, #174	@ 0xae
 800e708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e70c:	6a1b      	ldr	r3, [r3, #32]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d00b      	beq.n	800e72a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	32ae      	adds	r2, #174	@ 0xae
 800e71c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e720:	6a1b      	ldr	r3, [r3, #32]
 800e722:	78fa      	ldrb	r2, [r7, #3]
 800e724:	4611      	mov	r1, r2
 800e726:	6878      	ldr	r0, [r7, #4]
 800e728:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e72a:	2300      	movs	r3, #0
}
 800e72c:	4618      	mov	r0, r3
 800e72e:	3708      	adds	r7, #8
 800e730:	46bd      	mov	sp, r7
 800e732:	bd80      	pop	{r7, pc}

0800e734 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e734:	b580      	push	{r7, lr}
 800e736:	b082      	sub	sp, #8
 800e738:	af00      	add	r7, sp, #0
 800e73a:	6078      	str	r0, [r7, #4]
 800e73c:	460b      	mov	r3, r1
 800e73e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	32ae      	adds	r2, #174	@ 0xae
 800e74a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d101      	bne.n	800e756 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800e752:	2303      	movs	r3, #3
 800e754:	e01c      	b.n	800e790 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e75c:	b2db      	uxtb	r3, r3
 800e75e:	2b03      	cmp	r3, #3
 800e760:	d115      	bne.n	800e78e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	32ae      	adds	r2, #174	@ 0xae
 800e76c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e772:	2b00      	cmp	r3, #0
 800e774:	d00b      	beq.n	800e78e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	32ae      	adds	r2, #174	@ 0xae
 800e780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e786:	78fa      	ldrb	r2, [r7, #3]
 800e788:	4611      	mov	r1, r2
 800e78a:	6878      	ldr	r0, [r7, #4]
 800e78c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e78e:	2300      	movs	r3, #0
}
 800e790:	4618      	mov	r0, r3
 800e792:	3708      	adds	r7, #8
 800e794:	46bd      	mov	sp, r7
 800e796:	bd80      	pop	{r7, pc}

0800e798 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e798:	b480      	push	{r7}
 800e79a:	b083      	sub	sp, #12
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e7a0:	2300      	movs	r3, #0
}
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	370c      	adds	r7, #12
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ac:	4770      	bx	lr

0800e7ae <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e7ae:	b580      	push	{r7, lr}
 800e7b0:	b084      	sub	sp, #16
 800e7b2:	af00      	add	r7, sp, #0
 800e7b4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	2201      	movs	r2, #1
 800e7be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d00e      	beq.n	800e7ea <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7d2:	685b      	ldr	r3, [r3, #4]
 800e7d4:	687a      	ldr	r2, [r7, #4]
 800e7d6:	6852      	ldr	r2, [r2, #4]
 800e7d8:	b2d2      	uxtb	r2, r2
 800e7da:	4611      	mov	r1, r2
 800e7dc:	6878      	ldr	r0, [r7, #4]
 800e7de:	4798      	blx	r3
 800e7e0:	4603      	mov	r3, r0
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d001      	beq.n	800e7ea <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800e7e6:	2303      	movs	r3, #3
 800e7e8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e7ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	3710      	adds	r7, #16
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	bd80      	pop	{r7, pc}

0800e7f4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e7f4:	b480      	push	{r7}
 800e7f6:	b083      	sub	sp, #12
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	6078      	str	r0, [r7, #4]
 800e7fc:	460b      	mov	r3, r1
 800e7fe:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e800:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e802:	4618      	mov	r0, r3
 800e804:	370c      	adds	r7, #12
 800e806:	46bd      	mov	sp, r7
 800e808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80c:	4770      	bx	lr

0800e80e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e80e:	b480      	push	{r7}
 800e810:	b083      	sub	sp, #12
 800e812:	af00      	add	r7, sp, #0
 800e814:	6078      	str	r0, [r7, #4]
 800e816:	460b      	mov	r3, r1
 800e818:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e81a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e81c:	4618      	mov	r0, r3
 800e81e:	370c      	adds	r7, #12
 800e820:	46bd      	mov	sp, r7
 800e822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e826:	4770      	bx	lr

0800e828 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b086      	sub	sp, #24
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
 800e830:	460b      	mov	r3, r1
 800e832:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800e83c:	2300      	movs	r3, #0
 800e83e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	885b      	ldrh	r3, [r3, #2]
 800e844:	b29b      	uxth	r3, r3
 800e846:	68fa      	ldr	r2, [r7, #12]
 800e848:	7812      	ldrb	r2, [r2, #0]
 800e84a:	4293      	cmp	r3, r2
 800e84c:	d91f      	bls.n	800e88e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	781b      	ldrb	r3, [r3, #0]
 800e852:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800e854:	e013      	b.n	800e87e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800e856:	f107 030a 	add.w	r3, r7, #10
 800e85a:	4619      	mov	r1, r3
 800e85c:	6978      	ldr	r0, [r7, #20]
 800e85e:	f000 f81b 	bl	800e898 <USBD_GetNextDesc>
 800e862:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800e864:	697b      	ldr	r3, [r7, #20]
 800e866:	785b      	ldrb	r3, [r3, #1]
 800e868:	2b05      	cmp	r3, #5
 800e86a:	d108      	bne.n	800e87e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800e86c:	697b      	ldr	r3, [r7, #20]
 800e86e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800e870:	693b      	ldr	r3, [r7, #16]
 800e872:	789b      	ldrb	r3, [r3, #2]
 800e874:	78fa      	ldrb	r2, [r7, #3]
 800e876:	429a      	cmp	r2, r3
 800e878:	d008      	beq.n	800e88c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800e87a:	2300      	movs	r3, #0
 800e87c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	885b      	ldrh	r3, [r3, #2]
 800e882:	b29a      	uxth	r2, r3
 800e884:	897b      	ldrh	r3, [r7, #10]
 800e886:	429a      	cmp	r2, r3
 800e888:	d8e5      	bhi.n	800e856 <USBD_GetEpDesc+0x2e>
 800e88a:	e000      	b.n	800e88e <USBD_GetEpDesc+0x66>
          break;
 800e88c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800e88e:	693b      	ldr	r3, [r7, #16]
}
 800e890:	4618      	mov	r0, r3
 800e892:	3718      	adds	r7, #24
 800e894:	46bd      	mov	sp, r7
 800e896:	bd80      	pop	{r7, pc}

0800e898 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800e898:	b480      	push	{r7}
 800e89a:	b085      	sub	sp, #20
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
 800e8a0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800e8a6:	683b      	ldr	r3, [r7, #0]
 800e8a8:	881b      	ldrh	r3, [r3, #0]
 800e8aa:	68fa      	ldr	r2, [r7, #12]
 800e8ac:	7812      	ldrb	r2, [r2, #0]
 800e8ae:	4413      	add	r3, r2
 800e8b0:	b29a      	uxth	r2, r3
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	781b      	ldrb	r3, [r3, #0]
 800e8ba:	461a      	mov	r2, r3
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	4413      	add	r3, r2
 800e8c0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e8c2:	68fb      	ldr	r3, [r7, #12]
}
 800e8c4:	4618      	mov	r0, r3
 800e8c6:	3714      	adds	r7, #20
 800e8c8:	46bd      	mov	sp, r7
 800e8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ce:	4770      	bx	lr

0800e8d0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e8d0:	b480      	push	{r7}
 800e8d2:	b087      	sub	sp, #28
 800e8d4:	af00      	add	r7, sp, #0
 800e8d6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e8dc:	697b      	ldr	r3, [r7, #20]
 800e8de:	781b      	ldrb	r3, [r3, #0]
 800e8e0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e8e2:	697b      	ldr	r3, [r7, #20]
 800e8e4:	3301      	adds	r3, #1
 800e8e6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e8e8:	697b      	ldr	r3, [r7, #20]
 800e8ea:	781b      	ldrb	r3, [r3, #0]
 800e8ec:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e8ee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e8f2:	021b      	lsls	r3, r3, #8
 800e8f4:	b21a      	sxth	r2, r3
 800e8f6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e8fa:	4313      	orrs	r3, r2
 800e8fc:	b21b      	sxth	r3, r3
 800e8fe:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e900:	89fb      	ldrh	r3, [r7, #14]
}
 800e902:	4618      	mov	r0, r3
 800e904:	371c      	adds	r7, #28
 800e906:	46bd      	mov	sp, r7
 800e908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e90c:	4770      	bx	lr
	...

0800e910 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e910:	b580      	push	{r7, lr}
 800e912:	b084      	sub	sp, #16
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
 800e918:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e91a:	2300      	movs	r3, #0
 800e91c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e91e:	683b      	ldr	r3, [r7, #0]
 800e920:	781b      	ldrb	r3, [r3, #0]
 800e922:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e926:	2b40      	cmp	r3, #64	@ 0x40
 800e928:	d005      	beq.n	800e936 <USBD_StdDevReq+0x26>
 800e92a:	2b40      	cmp	r3, #64	@ 0x40
 800e92c:	d857      	bhi.n	800e9de <USBD_StdDevReq+0xce>
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d00f      	beq.n	800e952 <USBD_StdDevReq+0x42>
 800e932:	2b20      	cmp	r3, #32
 800e934:	d153      	bne.n	800e9de <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	32ae      	adds	r2, #174	@ 0xae
 800e940:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e944:	689b      	ldr	r3, [r3, #8]
 800e946:	6839      	ldr	r1, [r7, #0]
 800e948:	6878      	ldr	r0, [r7, #4]
 800e94a:	4798      	blx	r3
 800e94c:	4603      	mov	r3, r0
 800e94e:	73fb      	strb	r3, [r7, #15]
      break;
 800e950:	e04a      	b.n	800e9e8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e952:	683b      	ldr	r3, [r7, #0]
 800e954:	785b      	ldrb	r3, [r3, #1]
 800e956:	2b09      	cmp	r3, #9
 800e958:	d83b      	bhi.n	800e9d2 <USBD_StdDevReq+0xc2>
 800e95a:	a201      	add	r2, pc, #4	@ (adr r2, 800e960 <USBD_StdDevReq+0x50>)
 800e95c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e960:	0800e9b5 	.word	0x0800e9b5
 800e964:	0800e9c9 	.word	0x0800e9c9
 800e968:	0800e9d3 	.word	0x0800e9d3
 800e96c:	0800e9bf 	.word	0x0800e9bf
 800e970:	0800e9d3 	.word	0x0800e9d3
 800e974:	0800e993 	.word	0x0800e993
 800e978:	0800e989 	.word	0x0800e989
 800e97c:	0800e9d3 	.word	0x0800e9d3
 800e980:	0800e9ab 	.word	0x0800e9ab
 800e984:	0800e99d 	.word	0x0800e99d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e988:	6839      	ldr	r1, [r7, #0]
 800e98a:	6878      	ldr	r0, [r7, #4]
 800e98c:	f000 fa3e 	bl	800ee0c <USBD_GetDescriptor>
          break;
 800e990:	e024      	b.n	800e9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e992:	6839      	ldr	r1, [r7, #0]
 800e994:	6878      	ldr	r0, [r7, #4]
 800e996:	f000 fbcd 	bl	800f134 <USBD_SetAddress>
          break;
 800e99a:	e01f      	b.n	800e9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e99c:	6839      	ldr	r1, [r7, #0]
 800e99e:	6878      	ldr	r0, [r7, #4]
 800e9a0:	f000 fc0c 	bl	800f1bc <USBD_SetConfig>
 800e9a4:	4603      	mov	r3, r0
 800e9a6:	73fb      	strb	r3, [r7, #15]
          break;
 800e9a8:	e018      	b.n	800e9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e9aa:	6839      	ldr	r1, [r7, #0]
 800e9ac:	6878      	ldr	r0, [r7, #4]
 800e9ae:	f000 fcaf 	bl	800f310 <USBD_GetConfig>
          break;
 800e9b2:	e013      	b.n	800e9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e9b4:	6839      	ldr	r1, [r7, #0]
 800e9b6:	6878      	ldr	r0, [r7, #4]
 800e9b8:	f000 fce0 	bl	800f37c <USBD_GetStatus>
          break;
 800e9bc:	e00e      	b.n	800e9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e9be:	6839      	ldr	r1, [r7, #0]
 800e9c0:	6878      	ldr	r0, [r7, #4]
 800e9c2:	f000 fd0f 	bl	800f3e4 <USBD_SetFeature>
          break;
 800e9c6:	e009      	b.n	800e9dc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e9c8:	6839      	ldr	r1, [r7, #0]
 800e9ca:	6878      	ldr	r0, [r7, #4]
 800e9cc:	f000 fd33 	bl	800f436 <USBD_ClrFeature>
          break;
 800e9d0:	e004      	b.n	800e9dc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800e9d2:	6839      	ldr	r1, [r7, #0]
 800e9d4:	6878      	ldr	r0, [r7, #4]
 800e9d6:	f000 fd8a 	bl	800f4ee <USBD_CtlError>
          break;
 800e9da:	bf00      	nop
      }
      break;
 800e9dc:	e004      	b.n	800e9e8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800e9de:	6839      	ldr	r1, [r7, #0]
 800e9e0:	6878      	ldr	r0, [r7, #4]
 800e9e2:	f000 fd84 	bl	800f4ee <USBD_CtlError>
      break;
 800e9e6:	bf00      	nop
  }

  return ret;
 800e9e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	3710      	adds	r7, #16
 800e9ee:	46bd      	mov	sp, r7
 800e9f0:	bd80      	pop	{r7, pc}
 800e9f2:	bf00      	nop

0800e9f4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	b084      	sub	sp, #16
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]
 800e9fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e9fe:	2300      	movs	r3, #0
 800ea00:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ea02:	683b      	ldr	r3, [r7, #0]
 800ea04:	781b      	ldrb	r3, [r3, #0]
 800ea06:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ea0a:	2b40      	cmp	r3, #64	@ 0x40
 800ea0c:	d005      	beq.n	800ea1a <USBD_StdItfReq+0x26>
 800ea0e:	2b40      	cmp	r3, #64	@ 0x40
 800ea10:	d852      	bhi.n	800eab8 <USBD_StdItfReq+0xc4>
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d001      	beq.n	800ea1a <USBD_StdItfReq+0x26>
 800ea16:	2b20      	cmp	r3, #32
 800ea18:	d14e      	bne.n	800eab8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea20:	b2db      	uxtb	r3, r3
 800ea22:	3b01      	subs	r3, #1
 800ea24:	2b02      	cmp	r3, #2
 800ea26:	d840      	bhi.n	800eaaa <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	889b      	ldrh	r3, [r3, #4]
 800ea2c:	b2db      	uxtb	r3, r3
 800ea2e:	2b01      	cmp	r3, #1
 800ea30:	d836      	bhi.n	800eaa0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ea32:	683b      	ldr	r3, [r7, #0]
 800ea34:	889b      	ldrh	r3, [r3, #4]
 800ea36:	b2db      	uxtb	r3, r3
 800ea38:	4619      	mov	r1, r3
 800ea3a:	6878      	ldr	r0, [r7, #4]
 800ea3c:	f7ff feda 	bl	800e7f4 <USBD_CoreFindIF>
 800ea40:	4603      	mov	r3, r0
 800ea42:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ea44:	7bbb      	ldrb	r3, [r7, #14]
 800ea46:	2bff      	cmp	r3, #255	@ 0xff
 800ea48:	d01d      	beq.n	800ea86 <USBD_StdItfReq+0x92>
 800ea4a:	7bbb      	ldrb	r3, [r7, #14]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d11a      	bne.n	800ea86 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ea50:	7bba      	ldrb	r2, [r7, #14]
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	32ae      	adds	r2, #174	@ 0xae
 800ea56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea5a:	689b      	ldr	r3, [r3, #8]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d00f      	beq.n	800ea80 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ea60:	7bba      	ldrb	r2, [r7, #14]
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ea68:	7bba      	ldrb	r2, [r7, #14]
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	32ae      	adds	r2, #174	@ 0xae
 800ea6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea72:	689b      	ldr	r3, [r3, #8]
 800ea74:	6839      	ldr	r1, [r7, #0]
 800ea76:	6878      	ldr	r0, [r7, #4]
 800ea78:	4798      	blx	r3
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ea7e:	e004      	b.n	800ea8a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ea80:	2303      	movs	r3, #3
 800ea82:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ea84:	e001      	b.n	800ea8a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ea86:	2303      	movs	r3, #3
 800ea88:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ea8a:	683b      	ldr	r3, [r7, #0]
 800ea8c:	88db      	ldrh	r3, [r3, #6]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d110      	bne.n	800eab4 <USBD_StdItfReq+0xc0>
 800ea92:	7bfb      	ldrb	r3, [r7, #15]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d10d      	bne.n	800eab4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ea98:	6878      	ldr	r0, [r7, #4]
 800ea9a:	f000 fe06 	bl	800f6aa <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ea9e:	e009      	b.n	800eab4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800eaa0:	6839      	ldr	r1, [r7, #0]
 800eaa2:	6878      	ldr	r0, [r7, #4]
 800eaa4:	f000 fd23 	bl	800f4ee <USBD_CtlError>
          break;
 800eaa8:	e004      	b.n	800eab4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800eaaa:	6839      	ldr	r1, [r7, #0]
 800eaac:	6878      	ldr	r0, [r7, #4]
 800eaae:	f000 fd1e 	bl	800f4ee <USBD_CtlError>
          break;
 800eab2:	e000      	b.n	800eab6 <USBD_StdItfReq+0xc2>
          break;
 800eab4:	bf00      	nop
      }
      break;
 800eab6:	e004      	b.n	800eac2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800eab8:	6839      	ldr	r1, [r7, #0]
 800eaba:	6878      	ldr	r0, [r7, #4]
 800eabc:	f000 fd17 	bl	800f4ee <USBD_CtlError>
      break;
 800eac0:	bf00      	nop
  }

  return ret;
 800eac2:	7bfb      	ldrb	r3, [r7, #15]
}
 800eac4:	4618      	mov	r0, r3
 800eac6:	3710      	adds	r7, #16
 800eac8:	46bd      	mov	sp, r7
 800eaca:	bd80      	pop	{r7, pc}

0800eacc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eacc:	b580      	push	{r7, lr}
 800eace:	b084      	sub	sp, #16
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
 800ead4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ead6:	2300      	movs	r3, #0
 800ead8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800eada:	683b      	ldr	r3, [r7, #0]
 800eadc:	889b      	ldrh	r3, [r3, #4]
 800eade:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800eae8:	2b40      	cmp	r3, #64	@ 0x40
 800eaea:	d007      	beq.n	800eafc <USBD_StdEPReq+0x30>
 800eaec:	2b40      	cmp	r3, #64	@ 0x40
 800eaee:	f200 8181 	bhi.w	800edf4 <USBD_StdEPReq+0x328>
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d02a      	beq.n	800eb4c <USBD_StdEPReq+0x80>
 800eaf6:	2b20      	cmp	r3, #32
 800eaf8:	f040 817c 	bne.w	800edf4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800eafc:	7bbb      	ldrb	r3, [r7, #14]
 800eafe:	4619      	mov	r1, r3
 800eb00:	6878      	ldr	r0, [r7, #4]
 800eb02:	f7ff fe84 	bl	800e80e <USBD_CoreFindEP>
 800eb06:	4603      	mov	r3, r0
 800eb08:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800eb0a:	7b7b      	ldrb	r3, [r7, #13]
 800eb0c:	2bff      	cmp	r3, #255	@ 0xff
 800eb0e:	f000 8176 	beq.w	800edfe <USBD_StdEPReq+0x332>
 800eb12:	7b7b      	ldrb	r3, [r7, #13]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	f040 8172 	bne.w	800edfe <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800eb1a:	7b7a      	ldrb	r2, [r7, #13]
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800eb22:	7b7a      	ldrb	r2, [r7, #13]
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	32ae      	adds	r2, #174	@ 0xae
 800eb28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb2c:	689b      	ldr	r3, [r3, #8]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	f000 8165 	beq.w	800edfe <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800eb34:	7b7a      	ldrb	r2, [r7, #13]
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	32ae      	adds	r2, #174	@ 0xae
 800eb3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb3e:	689b      	ldr	r3, [r3, #8]
 800eb40:	6839      	ldr	r1, [r7, #0]
 800eb42:	6878      	ldr	r0, [r7, #4]
 800eb44:	4798      	blx	r3
 800eb46:	4603      	mov	r3, r0
 800eb48:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800eb4a:	e158      	b.n	800edfe <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	785b      	ldrb	r3, [r3, #1]
 800eb50:	2b03      	cmp	r3, #3
 800eb52:	d008      	beq.n	800eb66 <USBD_StdEPReq+0x9a>
 800eb54:	2b03      	cmp	r3, #3
 800eb56:	f300 8147 	bgt.w	800ede8 <USBD_StdEPReq+0x31c>
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	f000 809b 	beq.w	800ec96 <USBD_StdEPReq+0x1ca>
 800eb60:	2b01      	cmp	r3, #1
 800eb62:	d03c      	beq.n	800ebde <USBD_StdEPReq+0x112>
 800eb64:	e140      	b.n	800ede8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb6c:	b2db      	uxtb	r3, r3
 800eb6e:	2b02      	cmp	r3, #2
 800eb70:	d002      	beq.n	800eb78 <USBD_StdEPReq+0xac>
 800eb72:	2b03      	cmp	r3, #3
 800eb74:	d016      	beq.n	800eba4 <USBD_StdEPReq+0xd8>
 800eb76:	e02c      	b.n	800ebd2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800eb78:	7bbb      	ldrb	r3, [r7, #14]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d00d      	beq.n	800eb9a <USBD_StdEPReq+0xce>
 800eb7e:	7bbb      	ldrb	r3, [r7, #14]
 800eb80:	2b80      	cmp	r3, #128	@ 0x80
 800eb82:	d00a      	beq.n	800eb9a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800eb84:	7bbb      	ldrb	r3, [r7, #14]
 800eb86:	4619      	mov	r1, r3
 800eb88:	6878      	ldr	r0, [r7, #4]
 800eb8a:	f001 f9e1 	bl	800ff50 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800eb8e:	2180      	movs	r1, #128	@ 0x80
 800eb90:	6878      	ldr	r0, [r7, #4]
 800eb92:	f001 f9dd 	bl	800ff50 <USBD_LL_StallEP>
 800eb96:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800eb98:	e020      	b.n	800ebdc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800eb9a:	6839      	ldr	r1, [r7, #0]
 800eb9c:	6878      	ldr	r0, [r7, #4]
 800eb9e:	f000 fca6 	bl	800f4ee <USBD_CtlError>
              break;
 800eba2:	e01b      	b.n	800ebdc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	885b      	ldrh	r3, [r3, #2]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d10e      	bne.n	800ebca <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ebac:	7bbb      	ldrb	r3, [r7, #14]
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d00b      	beq.n	800ebca <USBD_StdEPReq+0xfe>
 800ebb2:	7bbb      	ldrb	r3, [r7, #14]
 800ebb4:	2b80      	cmp	r3, #128	@ 0x80
 800ebb6:	d008      	beq.n	800ebca <USBD_StdEPReq+0xfe>
 800ebb8:	683b      	ldr	r3, [r7, #0]
 800ebba:	88db      	ldrh	r3, [r3, #6]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d104      	bne.n	800ebca <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ebc0:	7bbb      	ldrb	r3, [r7, #14]
 800ebc2:	4619      	mov	r1, r3
 800ebc4:	6878      	ldr	r0, [r7, #4]
 800ebc6:	f001 f9c3 	bl	800ff50 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ebca:	6878      	ldr	r0, [r7, #4]
 800ebcc:	f000 fd6d 	bl	800f6aa <USBD_CtlSendStatus>

              break;
 800ebd0:	e004      	b.n	800ebdc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ebd2:	6839      	ldr	r1, [r7, #0]
 800ebd4:	6878      	ldr	r0, [r7, #4]
 800ebd6:	f000 fc8a 	bl	800f4ee <USBD_CtlError>
              break;
 800ebda:	bf00      	nop
          }
          break;
 800ebdc:	e109      	b.n	800edf2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ebe4:	b2db      	uxtb	r3, r3
 800ebe6:	2b02      	cmp	r3, #2
 800ebe8:	d002      	beq.n	800ebf0 <USBD_StdEPReq+0x124>
 800ebea:	2b03      	cmp	r3, #3
 800ebec:	d016      	beq.n	800ec1c <USBD_StdEPReq+0x150>
 800ebee:	e04b      	b.n	800ec88 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ebf0:	7bbb      	ldrb	r3, [r7, #14]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d00d      	beq.n	800ec12 <USBD_StdEPReq+0x146>
 800ebf6:	7bbb      	ldrb	r3, [r7, #14]
 800ebf8:	2b80      	cmp	r3, #128	@ 0x80
 800ebfa:	d00a      	beq.n	800ec12 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ebfc:	7bbb      	ldrb	r3, [r7, #14]
 800ebfe:	4619      	mov	r1, r3
 800ec00:	6878      	ldr	r0, [r7, #4]
 800ec02:	f001 f9a5 	bl	800ff50 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ec06:	2180      	movs	r1, #128	@ 0x80
 800ec08:	6878      	ldr	r0, [r7, #4]
 800ec0a:	f001 f9a1 	bl	800ff50 <USBD_LL_StallEP>
 800ec0e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ec10:	e040      	b.n	800ec94 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ec12:	6839      	ldr	r1, [r7, #0]
 800ec14:	6878      	ldr	r0, [r7, #4]
 800ec16:	f000 fc6a 	bl	800f4ee <USBD_CtlError>
              break;
 800ec1a:	e03b      	b.n	800ec94 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ec1c:	683b      	ldr	r3, [r7, #0]
 800ec1e:	885b      	ldrh	r3, [r3, #2]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d136      	bne.n	800ec92 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ec24:	7bbb      	ldrb	r3, [r7, #14]
 800ec26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d004      	beq.n	800ec38 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ec2e:	7bbb      	ldrb	r3, [r7, #14]
 800ec30:	4619      	mov	r1, r3
 800ec32:	6878      	ldr	r0, [r7, #4]
 800ec34:	f001 f9ab 	bl	800ff8e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ec38:	6878      	ldr	r0, [r7, #4]
 800ec3a:	f000 fd36 	bl	800f6aa <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ec3e:	7bbb      	ldrb	r3, [r7, #14]
 800ec40:	4619      	mov	r1, r3
 800ec42:	6878      	ldr	r0, [r7, #4]
 800ec44:	f7ff fde3 	bl	800e80e <USBD_CoreFindEP>
 800ec48:	4603      	mov	r3, r0
 800ec4a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ec4c:	7b7b      	ldrb	r3, [r7, #13]
 800ec4e:	2bff      	cmp	r3, #255	@ 0xff
 800ec50:	d01f      	beq.n	800ec92 <USBD_StdEPReq+0x1c6>
 800ec52:	7b7b      	ldrb	r3, [r7, #13]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d11c      	bne.n	800ec92 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ec58:	7b7a      	ldrb	r2, [r7, #13]
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ec60:	7b7a      	ldrb	r2, [r7, #13]
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	32ae      	adds	r2, #174	@ 0xae
 800ec66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec6a:	689b      	ldr	r3, [r3, #8]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d010      	beq.n	800ec92 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ec70:	7b7a      	ldrb	r2, [r7, #13]
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	32ae      	adds	r2, #174	@ 0xae
 800ec76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec7a:	689b      	ldr	r3, [r3, #8]
 800ec7c:	6839      	ldr	r1, [r7, #0]
 800ec7e:	6878      	ldr	r0, [r7, #4]
 800ec80:	4798      	blx	r3
 800ec82:	4603      	mov	r3, r0
 800ec84:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ec86:	e004      	b.n	800ec92 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ec88:	6839      	ldr	r1, [r7, #0]
 800ec8a:	6878      	ldr	r0, [r7, #4]
 800ec8c:	f000 fc2f 	bl	800f4ee <USBD_CtlError>
              break;
 800ec90:	e000      	b.n	800ec94 <USBD_StdEPReq+0x1c8>
              break;
 800ec92:	bf00      	nop
          }
          break;
 800ec94:	e0ad      	b.n	800edf2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec9c:	b2db      	uxtb	r3, r3
 800ec9e:	2b02      	cmp	r3, #2
 800eca0:	d002      	beq.n	800eca8 <USBD_StdEPReq+0x1dc>
 800eca2:	2b03      	cmp	r3, #3
 800eca4:	d033      	beq.n	800ed0e <USBD_StdEPReq+0x242>
 800eca6:	e099      	b.n	800eddc <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800eca8:	7bbb      	ldrb	r3, [r7, #14]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d007      	beq.n	800ecbe <USBD_StdEPReq+0x1f2>
 800ecae:	7bbb      	ldrb	r3, [r7, #14]
 800ecb0:	2b80      	cmp	r3, #128	@ 0x80
 800ecb2:	d004      	beq.n	800ecbe <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ecb4:	6839      	ldr	r1, [r7, #0]
 800ecb6:	6878      	ldr	r0, [r7, #4]
 800ecb8:	f000 fc19 	bl	800f4ee <USBD_CtlError>
                break;
 800ecbc:	e093      	b.n	800ede6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ecbe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	da0b      	bge.n	800ecde <USBD_StdEPReq+0x212>
 800ecc6:	7bbb      	ldrb	r3, [r7, #14]
 800ecc8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eccc:	4613      	mov	r3, r2
 800ecce:	009b      	lsls	r3, r3, #2
 800ecd0:	4413      	add	r3, r2
 800ecd2:	009b      	lsls	r3, r3, #2
 800ecd4:	3310      	adds	r3, #16
 800ecd6:	687a      	ldr	r2, [r7, #4]
 800ecd8:	4413      	add	r3, r2
 800ecda:	3304      	adds	r3, #4
 800ecdc:	e00b      	b.n	800ecf6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ecde:	7bbb      	ldrb	r3, [r7, #14]
 800ece0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ece4:	4613      	mov	r3, r2
 800ece6:	009b      	lsls	r3, r3, #2
 800ece8:	4413      	add	r3, r2
 800ecea:	009b      	lsls	r3, r3, #2
 800ecec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ecf0:	687a      	ldr	r2, [r7, #4]
 800ecf2:	4413      	add	r3, r2
 800ecf4:	3304      	adds	r3, #4
 800ecf6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ecf8:	68bb      	ldr	r3, [r7, #8]
 800ecfa:	2200      	movs	r2, #0
 800ecfc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ecfe:	68bb      	ldr	r3, [r7, #8]
 800ed00:	330e      	adds	r3, #14
 800ed02:	2202      	movs	r2, #2
 800ed04:	4619      	mov	r1, r3
 800ed06:	6878      	ldr	r0, [r7, #4]
 800ed08:	f000 fc6e 	bl	800f5e8 <USBD_CtlSendData>
              break;
 800ed0c:	e06b      	b.n	800ede6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ed0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	da11      	bge.n	800ed3a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ed16:	7bbb      	ldrb	r3, [r7, #14]
 800ed18:	f003 020f 	and.w	r2, r3, #15
 800ed1c:	6879      	ldr	r1, [r7, #4]
 800ed1e:	4613      	mov	r3, r2
 800ed20:	009b      	lsls	r3, r3, #2
 800ed22:	4413      	add	r3, r2
 800ed24:	009b      	lsls	r3, r3, #2
 800ed26:	440b      	add	r3, r1
 800ed28:	3323      	adds	r3, #35	@ 0x23
 800ed2a:	781b      	ldrb	r3, [r3, #0]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d117      	bne.n	800ed60 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ed30:	6839      	ldr	r1, [r7, #0]
 800ed32:	6878      	ldr	r0, [r7, #4]
 800ed34:	f000 fbdb 	bl	800f4ee <USBD_CtlError>
                  break;
 800ed38:	e055      	b.n	800ede6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ed3a:	7bbb      	ldrb	r3, [r7, #14]
 800ed3c:	f003 020f 	and.w	r2, r3, #15
 800ed40:	6879      	ldr	r1, [r7, #4]
 800ed42:	4613      	mov	r3, r2
 800ed44:	009b      	lsls	r3, r3, #2
 800ed46:	4413      	add	r3, r2
 800ed48:	009b      	lsls	r3, r3, #2
 800ed4a:	440b      	add	r3, r1
 800ed4c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ed50:	781b      	ldrb	r3, [r3, #0]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d104      	bne.n	800ed60 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ed56:	6839      	ldr	r1, [r7, #0]
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f000 fbc8 	bl	800f4ee <USBD_CtlError>
                  break;
 800ed5e:	e042      	b.n	800ede6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ed60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	da0b      	bge.n	800ed80 <USBD_StdEPReq+0x2b4>
 800ed68:	7bbb      	ldrb	r3, [r7, #14]
 800ed6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ed6e:	4613      	mov	r3, r2
 800ed70:	009b      	lsls	r3, r3, #2
 800ed72:	4413      	add	r3, r2
 800ed74:	009b      	lsls	r3, r3, #2
 800ed76:	3310      	adds	r3, #16
 800ed78:	687a      	ldr	r2, [r7, #4]
 800ed7a:	4413      	add	r3, r2
 800ed7c:	3304      	adds	r3, #4
 800ed7e:	e00b      	b.n	800ed98 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ed80:	7bbb      	ldrb	r3, [r7, #14]
 800ed82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ed86:	4613      	mov	r3, r2
 800ed88:	009b      	lsls	r3, r3, #2
 800ed8a:	4413      	add	r3, r2
 800ed8c:	009b      	lsls	r3, r3, #2
 800ed8e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ed92:	687a      	ldr	r2, [r7, #4]
 800ed94:	4413      	add	r3, r2
 800ed96:	3304      	adds	r3, #4
 800ed98:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ed9a:	7bbb      	ldrb	r3, [r7, #14]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d002      	beq.n	800eda6 <USBD_StdEPReq+0x2da>
 800eda0:	7bbb      	ldrb	r3, [r7, #14]
 800eda2:	2b80      	cmp	r3, #128	@ 0x80
 800eda4:	d103      	bne.n	800edae <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800eda6:	68bb      	ldr	r3, [r7, #8]
 800eda8:	2200      	movs	r2, #0
 800edaa:	739a      	strb	r2, [r3, #14]
 800edac:	e00e      	b.n	800edcc <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800edae:	7bbb      	ldrb	r3, [r7, #14]
 800edb0:	4619      	mov	r1, r3
 800edb2:	6878      	ldr	r0, [r7, #4]
 800edb4:	f001 f90a 	bl	800ffcc <USBD_LL_IsStallEP>
 800edb8:	4603      	mov	r3, r0
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d003      	beq.n	800edc6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800edbe:	68bb      	ldr	r3, [r7, #8]
 800edc0:	2201      	movs	r2, #1
 800edc2:	739a      	strb	r2, [r3, #14]
 800edc4:	e002      	b.n	800edcc <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800edc6:	68bb      	ldr	r3, [r7, #8]
 800edc8:	2200      	movs	r2, #0
 800edca:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800edcc:	68bb      	ldr	r3, [r7, #8]
 800edce:	330e      	adds	r3, #14
 800edd0:	2202      	movs	r2, #2
 800edd2:	4619      	mov	r1, r3
 800edd4:	6878      	ldr	r0, [r7, #4]
 800edd6:	f000 fc07 	bl	800f5e8 <USBD_CtlSendData>
              break;
 800edda:	e004      	b.n	800ede6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800eddc:	6839      	ldr	r1, [r7, #0]
 800edde:	6878      	ldr	r0, [r7, #4]
 800ede0:	f000 fb85 	bl	800f4ee <USBD_CtlError>
              break;
 800ede4:	bf00      	nop
          }
          break;
 800ede6:	e004      	b.n	800edf2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800ede8:	6839      	ldr	r1, [r7, #0]
 800edea:	6878      	ldr	r0, [r7, #4]
 800edec:	f000 fb7f 	bl	800f4ee <USBD_CtlError>
          break;
 800edf0:	bf00      	nop
      }
      break;
 800edf2:	e005      	b.n	800ee00 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800edf4:	6839      	ldr	r1, [r7, #0]
 800edf6:	6878      	ldr	r0, [r7, #4]
 800edf8:	f000 fb79 	bl	800f4ee <USBD_CtlError>
      break;
 800edfc:	e000      	b.n	800ee00 <USBD_StdEPReq+0x334>
      break;
 800edfe:	bf00      	nop
  }

  return ret;
 800ee00:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee02:	4618      	mov	r0, r3
 800ee04:	3710      	adds	r7, #16
 800ee06:	46bd      	mov	sp, r7
 800ee08:	bd80      	pop	{r7, pc}
	...

0800ee0c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ee0c:	b580      	push	{r7, lr}
 800ee0e:	b084      	sub	sp, #16
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
 800ee14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ee16:	2300      	movs	r3, #0
 800ee18:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ee1a:	2300      	movs	r3, #0
 800ee1c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ee1e:	2300      	movs	r3, #0
 800ee20:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	885b      	ldrh	r3, [r3, #2]
 800ee26:	0a1b      	lsrs	r3, r3, #8
 800ee28:	b29b      	uxth	r3, r3
 800ee2a:	3b01      	subs	r3, #1
 800ee2c:	2b0e      	cmp	r3, #14
 800ee2e:	f200 8152 	bhi.w	800f0d6 <USBD_GetDescriptor+0x2ca>
 800ee32:	a201      	add	r2, pc, #4	@ (adr r2, 800ee38 <USBD_GetDescriptor+0x2c>)
 800ee34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee38:	0800eea9 	.word	0x0800eea9
 800ee3c:	0800eec1 	.word	0x0800eec1
 800ee40:	0800ef01 	.word	0x0800ef01
 800ee44:	0800f0d7 	.word	0x0800f0d7
 800ee48:	0800f0d7 	.word	0x0800f0d7
 800ee4c:	0800f077 	.word	0x0800f077
 800ee50:	0800f0a3 	.word	0x0800f0a3
 800ee54:	0800f0d7 	.word	0x0800f0d7
 800ee58:	0800f0d7 	.word	0x0800f0d7
 800ee5c:	0800f0d7 	.word	0x0800f0d7
 800ee60:	0800f0d7 	.word	0x0800f0d7
 800ee64:	0800f0d7 	.word	0x0800f0d7
 800ee68:	0800f0d7 	.word	0x0800f0d7
 800ee6c:	0800f0d7 	.word	0x0800f0d7
 800ee70:	0800ee75 	.word	0x0800ee75
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee7a:	69db      	ldr	r3, [r3, #28]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d00b      	beq.n	800ee98 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee86:	69db      	ldr	r3, [r3, #28]
 800ee88:	687a      	ldr	r2, [r7, #4]
 800ee8a:	7c12      	ldrb	r2, [r2, #16]
 800ee8c:	f107 0108 	add.w	r1, r7, #8
 800ee90:	4610      	mov	r0, r2
 800ee92:	4798      	blx	r3
 800ee94:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ee96:	e126      	b.n	800f0e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ee98:	6839      	ldr	r1, [r7, #0]
 800ee9a:	6878      	ldr	r0, [r7, #4]
 800ee9c:	f000 fb27 	bl	800f4ee <USBD_CtlError>
        err++;
 800eea0:	7afb      	ldrb	r3, [r7, #11]
 800eea2:	3301      	adds	r3, #1
 800eea4:	72fb      	strb	r3, [r7, #11]
      break;
 800eea6:	e11e      	b.n	800f0e6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	687a      	ldr	r2, [r7, #4]
 800eeb2:	7c12      	ldrb	r2, [r2, #16]
 800eeb4:	f107 0108 	add.w	r1, r7, #8
 800eeb8:	4610      	mov	r0, r2
 800eeba:	4798      	blx	r3
 800eebc:	60f8      	str	r0, [r7, #12]
      break;
 800eebe:	e112      	b.n	800f0e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	7c1b      	ldrb	r3, [r3, #16]
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d10d      	bne.n	800eee4 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eed0:	f107 0208 	add.w	r2, r7, #8
 800eed4:	4610      	mov	r0, r2
 800eed6:	4798      	blx	r3
 800eed8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	3301      	adds	r3, #1
 800eede:	2202      	movs	r2, #2
 800eee0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800eee2:	e100      	b.n	800f0e6 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eeea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeec:	f107 0208 	add.w	r2, r7, #8
 800eef0:	4610      	mov	r0, r2
 800eef2:	4798      	blx	r3
 800eef4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	3301      	adds	r3, #1
 800eefa:	2202      	movs	r2, #2
 800eefc:	701a      	strb	r2, [r3, #0]
      break;
 800eefe:	e0f2      	b.n	800f0e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ef00:	683b      	ldr	r3, [r7, #0]
 800ef02:	885b      	ldrh	r3, [r3, #2]
 800ef04:	b2db      	uxtb	r3, r3
 800ef06:	2b05      	cmp	r3, #5
 800ef08:	f200 80ac 	bhi.w	800f064 <USBD_GetDescriptor+0x258>
 800ef0c:	a201      	add	r2, pc, #4	@ (adr r2, 800ef14 <USBD_GetDescriptor+0x108>)
 800ef0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef12:	bf00      	nop
 800ef14:	0800ef2d 	.word	0x0800ef2d
 800ef18:	0800ef61 	.word	0x0800ef61
 800ef1c:	0800ef95 	.word	0x0800ef95
 800ef20:	0800efc9 	.word	0x0800efc9
 800ef24:	0800effd 	.word	0x0800effd
 800ef28:	0800f031 	.word	0x0800f031
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef32:	685b      	ldr	r3, [r3, #4]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d00b      	beq.n	800ef50 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef3e:	685b      	ldr	r3, [r3, #4]
 800ef40:	687a      	ldr	r2, [r7, #4]
 800ef42:	7c12      	ldrb	r2, [r2, #16]
 800ef44:	f107 0108 	add.w	r1, r7, #8
 800ef48:	4610      	mov	r0, r2
 800ef4a:	4798      	blx	r3
 800ef4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ef4e:	e091      	b.n	800f074 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ef50:	6839      	ldr	r1, [r7, #0]
 800ef52:	6878      	ldr	r0, [r7, #4]
 800ef54:	f000 facb 	bl	800f4ee <USBD_CtlError>
            err++;
 800ef58:	7afb      	ldrb	r3, [r7, #11]
 800ef5a:	3301      	adds	r3, #1
 800ef5c:	72fb      	strb	r3, [r7, #11]
          break;
 800ef5e:	e089      	b.n	800f074 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef66:	689b      	ldr	r3, [r3, #8]
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d00b      	beq.n	800ef84 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef72:	689b      	ldr	r3, [r3, #8]
 800ef74:	687a      	ldr	r2, [r7, #4]
 800ef76:	7c12      	ldrb	r2, [r2, #16]
 800ef78:	f107 0108 	add.w	r1, r7, #8
 800ef7c:	4610      	mov	r0, r2
 800ef7e:	4798      	blx	r3
 800ef80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ef82:	e077      	b.n	800f074 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ef84:	6839      	ldr	r1, [r7, #0]
 800ef86:	6878      	ldr	r0, [r7, #4]
 800ef88:	f000 fab1 	bl	800f4ee <USBD_CtlError>
            err++;
 800ef8c:	7afb      	ldrb	r3, [r7, #11]
 800ef8e:	3301      	adds	r3, #1
 800ef90:	72fb      	strb	r3, [r7, #11]
          break;
 800ef92:	e06f      	b.n	800f074 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef9a:	68db      	ldr	r3, [r3, #12]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d00b      	beq.n	800efb8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800efa6:	68db      	ldr	r3, [r3, #12]
 800efa8:	687a      	ldr	r2, [r7, #4]
 800efaa:	7c12      	ldrb	r2, [r2, #16]
 800efac:	f107 0108 	add.w	r1, r7, #8
 800efb0:	4610      	mov	r0, r2
 800efb2:	4798      	blx	r3
 800efb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800efb6:	e05d      	b.n	800f074 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800efb8:	6839      	ldr	r1, [r7, #0]
 800efba:	6878      	ldr	r0, [r7, #4]
 800efbc:	f000 fa97 	bl	800f4ee <USBD_CtlError>
            err++;
 800efc0:	7afb      	ldrb	r3, [r7, #11]
 800efc2:	3301      	adds	r3, #1
 800efc4:	72fb      	strb	r3, [r7, #11]
          break;
 800efc6:	e055      	b.n	800f074 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800efce:	691b      	ldr	r3, [r3, #16]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d00b      	beq.n	800efec <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800efda:	691b      	ldr	r3, [r3, #16]
 800efdc:	687a      	ldr	r2, [r7, #4]
 800efde:	7c12      	ldrb	r2, [r2, #16]
 800efe0:	f107 0108 	add.w	r1, r7, #8
 800efe4:	4610      	mov	r0, r2
 800efe6:	4798      	blx	r3
 800efe8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800efea:	e043      	b.n	800f074 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800efec:	6839      	ldr	r1, [r7, #0]
 800efee:	6878      	ldr	r0, [r7, #4]
 800eff0:	f000 fa7d 	bl	800f4ee <USBD_CtlError>
            err++;
 800eff4:	7afb      	ldrb	r3, [r7, #11]
 800eff6:	3301      	adds	r3, #1
 800eff8:	72fb      	strb	r3, [r7, #11]
          break;
 800effa:	e03b      	b.n	800f074 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f002:	695b      	ldr	r3, [r3, #20]
 800f004:	2b00      	cmp	r3, #0
 800f006:	d00b      	beq.n	800f020 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f00e:	695b      	ldr	r3, [r3, #20]
 800f010:	687a      	ldr	r2, [r7, #4]
 800f012:	7c12      	ldrb	r2, [r2, #16]
 800f014:	f107 0108 	add.w	r1, r7, #8
 800f018:	4610      	mov	r0, r2
 800f01a:	4798      	blx	r3
 800f01c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f01e:	e029      	b.n	800f074 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f020:	6839      	ldr	r1, [r7, #0]
 800f022:	6878      	ldr	r0, [r7, #4]
 800f024:	f000 fa63 	bl	800f4ee <USBD_CtlError>
            err++;
 800f028:	7afb      	ldrb	r3, [r7, #11]
 800f02a:	3301      	adds	r3, #1
 800f02c:	72fb      	strb	r3, [r7, #11]
          break;
 800f02e:	e021      	b.n	800f074 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f036:	699b      	ldr	r3, [r3, #24]
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d00b      	beq.n	800f054 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f042:	699b      	ldr	r3, [r3, #24]
 800f044:	687a      	ldr	r2, [r7, #4]
 800f046:	7c12      	ldrb	r2, [r2, #16]
 800f048:	f107 0108 	add.w	r1, r7, #8
 800f04c:	4610      	mov	r0, r2
 800f04e:	4798      	blx	r3
 800f050:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f052:	e00f      	b.n	800f074 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f054:	6839      	ldr	r1, [r7, #0]
 800f056:	6878      	ldr	r0, [r7, #4]
 800f058:	f000 fa49 	bl	800f4ee <USBD_CtlError>
            err++;
 800f05c:	7afb      	ldrb	r3, [r7, #11]
 800f05e:	3301      	adds	r3, #1
 800f060:	72fb      	strb	r3, [r7, #11]
          break;
 800f062:	e007      	b.n	800f074 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f064:	6839      	ldr	r1, [r7, #0]
 800f066:	6878      	ldr	r0, [r7, #4]
 800f068:	f000 fa41 	bl	800f4ee <USBD_CtlError>
          err++;
 800f06c:	7afb      	ldrb	r3, [r7, #11]
 800f06e:	3301      	adds	r3, #1
 800f070:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800f072:	bf00      	nop
      }
      break;
 800f074:	e037      	b.n	800f0e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	7c1b      	ldrb	r3, [r3, #16]
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d109      	bne.n	800f092 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f084:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f086:	f107 0208 	add.w	r2, r7, #8
 800f08a:	4610      	mov	r0, r2
 800f08c:	4798      	blx	r3
 800f08e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f090:	e029      	b.n	800f0e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f092:	6839      	ldr	r1, [r7, #0]
 800f094:	6878      	ldr	r0, [r7, #4]
 800f096:	f000 fa2a 	bl	800f4ee <USBD_CtlError>
        err++;
 800f09a:	7afb      	ldrb	r3, [r7, #11]
 800f09c:	3301      	adds	r3, #1
 800f09e:	72fb      	strb	r3, [r7, #11]
      break;
 800f0a0:	e021      	b.n	800f0e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	7c1b      	ldrb	r3, [r3, #16]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d10d      	bne.n	800f0c6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f0b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f0b2:	f107 0208 	add.w	r2, r7, #8
 800f0b6:	4610      	mov	r0, r2
 800f0b8:	4798      	blx	r3
 800f0ba:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	3301      	adds	r3, #1
 800f0c0:	2207      	movs	r2, #7
 800f0c2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f0c4:	e00f      	b.n	800f0e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f0c6:	6839      	ldr	r1, [r7, #0]
 800f0c8:	6878      	ldr	r0, [r7, #4]
 800f0ca:	f000 fa10 	bl	800f4ee <USBD_CtlError>
        err++;
 800f0ce:	7afb      	ldrb	r3, [r7, #11]
 800f0d0:	3301      	adds	r3, #1
 800f0d2:	72fb      	strb	r3, [r7, #11]
      break;
 800f0d4:	e007      	b.n	800f0e6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f0d6:	6839      	ldr	r1, [r7, #0]
 800f0d8:	6878      	ldr	r0, [r7, #4]
 800f0da:	f000 fa08 	bl	800f4ee <USBD_CtlError>
      err++;
 800f0de:	7afb      	ldrb	r3, [r7, #11]
 800f0e0:	3301      	adds	r3, #1
 800f0e2:	72fb      	strb	r3, [r7, #11]
      break;
 800f0e4:	bf00      	nop
  }

  if (err != 0U)
 800f0e6:	7afb      	ldrb	r3, [r7, #11]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d11e      	bne.n	800f12a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	88db      	ldrh	r3, [r3, #6]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d016      	beq.n	800f122 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f0f4:	893b      	ldrh	r3, [r7, #8]
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d00e      	beq.n	800f118 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f0fa:	683b      	ldr	r3, [r7, #0]
 800f0fc:	88da      	ldrh	r2, [r3, #6]
 800f0fe:	893b      	ldrh	r3, [r7, #8]
 800f100:	4293      	cmp	r3, r2
 800f102:	bf28      	it	cs
 800f104:	4613      	movcs	r3, r2
 800f106:	b29b      	uxth	r3, r3
 800f108:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f10a:	893b      	ldrh	r3, [r7, #8]
 800f10c:	461a      	mov	r2, r3
 800f10e:	68f9      	ldr	r1, [r7, #12]
 800f110:	6878      	ldr	r0, [r7, #4]
 800f112:	f000 fa69 	bl	800f5e8 <USBD_CtlSendData>
 800f116:	e009      	b.n	800f12c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f118:	6839      	ldr	r1, [r7, #0]
 800f11a:	6878      	ldr	r0, [r7, #4]
 800f11c:	f000 f9e7 	bl	800f4ee <USBD_CtlError>
 800f120:	e004      	b.n	800f12c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f122:	6878      	ldr	r0, [r7, #4]
 800f124:	f000 fac1 	bl	800f6aa <USBD_CtlSendStatus>
 800f128:	e000      	b.n	800f12c <USBD_GetDescriptor+0x320>
    return;
 800f12a:	bf00      	nop
  }
}
 800f12c:	3710      	adds	r7, #16
 800f12e:	46bd      	mov	sp, r7
 800f130:	bd80      	pop	{r7, pc}
 800f132:	bf00      	nop

0800f134 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f134:	b580      	push	{r7, lr}
 800f136:	b084      	sub	sp, #16
 800f138:	af00      	add	r7, sp, #0
 800f13a:	6078      	str	r0, [r7, #4]
 800f13c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f13e:	683b      	ldr	r3, [r7, #0]
 800f140:	889b      	ldrh	r3, [r3, #4]
 800f142:	2b00      	cmp	r3, #0
 800f144:	d131      	bne.n	800f1aa <USBD_SetAddress+0x76>
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	88db      	ldrh	r3, [r3, #6]
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d12d      	bne.n	800f1aa <USBD_SetAddress+0x76>
 800f14e:	683b      	ldr	r3, [r7, #0]
 800f150:	885b      	ldrh	r3, [r3, #2]
 800f152:	2b7f      	cmp	r3, #127	@ 0x7f
 800f154:	d829      	bhi.n	800f1aa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f156:	683b      	ldr	r3, [r7, #0]
 800f158:	885b      	ldrh	r3, [r3, #2]
 800f15a:	b2db      	uxtb	r3, r3
 800f15c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f160:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f168:	b2db      	uxtb	r3, r3
 800f16a:	2b03      	cmp	r3, #3
 800f16c:	d104      	bne.n	800f178 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f16e:	6839      	ldr	r1, [r7, #0]
 800f170:	6878      	ldr	r0, [r7, #4]
 800f172:	f000 f9bc 	bl	800f4ee <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f176:	e01d      	b.n	800f1b4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	7bfa      	ldrb	r2, [r7, #15]
 800f17c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f180:	7bfb      	ldrb	r3, [r7, #15]
 800f182:	4619      	mov	r1, r3
 800f184:	6878      	ldr	r0, [r7, #4]
 800f186:	f000 ff4d 	bl	8010024 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f18a:	6878      	ldr	r0, [r7, #4]
 800f18c:	f000 fa8d 	bl	800f6aa <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f190:	7bfb      	ldrb	r3, [r7, #15]
 800f192:	2b00      	cmp	r3, #0
 800f194:	d004      	beq.n	800f1a0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	2202      	movs	r2, #2
 800f19a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f19e:	e009      	b.n	800f1b4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	2201      	movs	r2, #1
 800f1a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f1a8:	e004      	b.n	800f1b4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f1aa:	6839      	ldr	r1, [r7, #0]
 800f1ac:	6878      	ldr	r0, [r7, #4]
 800f1ae:	f000 f99e 	bl	800f4ee <USBD_CtlError>
  }
}
 800f1b2:	bf00      	nop
 800f1b4:	bf00      	nop
 800f1b6:	3710      	adds	r7, #16
 800f1b8:	46bd      	mov	sp, r7
 800f1ba:	bd80      	pop	{r7, pc}

0800f1bc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b084      	sub	sp, #16
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
 800f1c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f1ca:	683b      	ldr	r3, [r7, #0]
 800f1cc:	885b      	ldrh	r3, [r3, #2]
 800f1ce:	b2da      	uxtb	r2, r3
 800f1d0:	4b4e      	ldr	r3, [pc, #312]	@ (800f30c <USBD_SetConfig+0x150>)
 800f1d2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f1d4:	4b4d      	ldr	r3, [pc, #308]	@ (800f30c <USBD_SetConfig+0x150>)
 800f1d6:	781b      	ldrb	r3, [r3, #0]
 800f1d8:	2b01      	cmp	r3, #1
 800f1da:	d905      	bls.n	800f1e8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f1dc:	6839      	ldr	r1, [r7, #0]
 800f1de:	6878      	ldr	r0, [r7, #4]
 800f1e0:	f000 f985 	bl	800f4ee <USBD_CtlError>
    return USBD_FAIL;
 800f1e4:	2303      	movs	r3, #3
 800f1e6:	e08c      	b.n	800f302 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1ee:	b2db      	uxtb	r3, r3
 800f1f0:	2b02      	cmp	r3, #2
 800f1f2:	d002      	beq.n	800f1fa <USBD_SetConfig+0x3e>
 800f1f4:	2b03      	cmp	r3, #3
 800f1f6:	d029      	beq.n	800f24c <USBD_SetConfig+0x90>
 800f1f8:	e075      	b.n	800f2e6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f1fa:	4b44      	ldr	r3, [pc, #272]	@ (800f30c <USBD_SetConfig+0x150>)
 800f1fc:	781b      	ldrb	r3, [r3, #0]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d020      	beq.n	800f244 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800f202:	4b42      	ldr	r3, [pc, #264]	@ (800f30c <USBD_SetConfig+0x150>)
 800f204:	781b      	ldrb	r3, [r3, #0]
 800f206:	461a      	mov	r2, r3
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f20c:	4b3f      	ldr	r3, [pc, #252]	@ (800f30c <USBD_SetConfig+0x150>)
 800f20e:	781b      	ldrb	r3, [r3, #0]
 800f210:	4619      	mov	r1, r3
 800f212:	6878      	ldr	r0, [r7, #4]
 800f214:	f7fe ffa3 	bl	800e15e <USBD_SetClassConfig>
 800f218:	4603      	mov	r3, r0
 800f21a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f21c:	7bfb      	ldrb	r3, [r7, #15]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d008      	beq.n	800f234 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800f222:	6839      	ldr	r1, [r7, #0]
 800f224:	6878      	ldr	r0, [r7, #4]
 800f226:	f000 f962 	bl	800f4ee <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	2202      	movs	r2, #2
 800f22e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f232:	e065      	b.n	800f300 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f234:	6878      	ldr	r0, [r7, #4]
 800f236:	f000 fa38 	bl	800f6aa <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	2203      	movs	r2, #3
 800f23e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f242:	e05d      	b.n	800f300 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f244:	6878      	ldr	r0, [r7, #4]
 800f246:	f000 fa30 	bl	800f6aa <USBD_CtlSendStatus>
      break;
 800f24a:	e059      	b.n	800f300 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f24c:	4b2f      	ldr	r3, [pc, #188]	@ (800f30c <USBD_SetConfig+0x150>)
 800f24e:	781b      	ldrb	r3, [r3, #0]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d112      	bne.n	800f27a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	2202      	movs	r2, #2
 800f258:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f25c:	4b2b      	ldr	r3, [pc, #172]	@ (800f30c <USBD_SetConfig+0x150>)
 800f25e:	781b      	ldrb	r3, [r3, #0]
 800f260:	461a      	mov	r2, r3
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f266:	4b29      	ldr	r3, [pc, #164]	@ (800f30c <USBD_SetConfig+0x150>)
 800f268:	781b      	ldrb	r3, [r3, #0]
 800f26a:	4619      	mov	r1, r3
 800f26c:	6878      	ldr	r0, [r7, #4]
 800f26e:	f7fe ff92 	bl	800e196 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f272:	6878      	ldr	r0, [r7, #4]
 800f274:	f000 fa19 	bl	800f6aa <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f278:	e042      	b.n	800f300 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800f27a:	4b24      	ldr	r3, [pc, #144]	@ (800f30c <USBD_SetConfig+0x150>)
 800f27c:	781b      	ldrb	r3, [r3, #0]
 800f27e:	461a      	mov	r2, r3
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	685b      	ldr	r3, [r3, #4]
 800f284:	429a      	cmp	r2, r3
 800f286:	d02a      	beq.n	800f2de <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	685b      	ldr	r3, [r3, #4]
 800f28c:	b2db      	uxtb	r3, r3
 800f28e:	4619      	mov	r1, r3
 800f290:	6878      	ldr	r0, [r7, #4]
 800f292:	f7fe ff80 	bl	800e196 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f296:	4b1d      	ldr	r3, [pc, #116]	@ (800f30c <USBD_SetConfig+0x150>)
 800f298:	781b      	ldrb	r3, [r3, #0]
 800f29a:	461a      	mov	r2, r3
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f2a0:	4b1a      	ldr	r3, [pc, #104]	@ (800f30c <USBD_SetConfig+0x150>)
 800f2a2:	781b      	ldrb	r3, [r3, #0]
 800f2a4:	4619      	mov	r1, r3
 800f2a6:	6878      	ldr	r0, [r7, #4]
 800f2a8:	f7fe ff59 	bl	800e15e <USBD_SetClassConfig>
 800f2ac:	4603      	mov	r3, r0
 800f2ae:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f2b0:	7bfb      	ldrb	r3, [r7, #15]
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d00f      	beq.n	800f2d6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800f2b6:	6839      	ldr	r1, [r7, #0]
 800f2b8:	6878      	ldr	r0, [r7, #4]
 800f2ba:	f000 f918 	bl	800f4ee <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	685b      	ldr	r3, [r3, #4]
 800f2c2:	b2db      	uxtb	r3, r3
 800f2c4:	4619      	mov	r1, r3
 800f2c6:	6878      	ldr	r0, [r7, #4]
 800f2c8:	f7fe ff65 	bl	800e196 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	2202      	movs	r2, #2
 800f2d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f2d4:	e014      	b.n	800f300 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f2d6:	6878      	ldr	r0, [r7, #4]
 800f2d8:	f000 f9e7 	bl	800f6aa <USBD_CtlSendStatus>
      break;
 800f2dc:	e010      	b.n	800f300 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f2de:	6878      	ldr	r0, [r7, #4]
 800f2e0:	f000 f9e3 	bl	800f6aa <USBD_CtlSendStatus>
      break;
 800f2e4:	e00c      	b.n	800f300 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800f2e6:	6839      	ldr	r1, [r7, #0]
 800f2e8:	6878      	ldr	r0, [r7, #4]
 800f2ea:	f000 f900 	bl	800f4ee <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f2ee:	4b07      	ldr	r3, [pc, #28]	@ (800f30c <USBD_SetConfig+0x150>)
 800f2f0:	781b      	ldrb	r3, [r3, #0]
 800f2f2:	4619      	mov	r1, r3
 800f2f4:	6878      	ldr	r0, [r7, #4]
 800f2f6:	f7fe ff4e 	bl	800e196 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f2fa:	2303      	movs	r3, #3
 800f2fc:	73fb      	strb	r3, [r7, #15]
      break;
 800f2fe:	bf00      	nop
  }

  return ret;
 800f300:	7bfb      	ldrb	r3, [r7, #15]
}
 800f302:	4618      	mov	r0, r3
 800f304:	3710      	adds	r7, #16
 800f306:	46bd      	mov	sp, r7
 800f308:	bd80      	pop	{r7, pc}
 800f30a:	bf00      	nop
 800f30c:	200008f0 	.word	0x200008f0

0800f310 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f310:	b580      	push	{r7, lr}
 800f312:	b082      	sub	sp, #8
 800f314:	af00      	add	r7, sp, #0
 800f316:	6078      	str	r0, [r7, #4]
 800f318:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	88db      	ldrh	r3, [r3, #6]
 800f31e:	2b01      	cmp	r3, #1
 800f320:	d004      	beq.n	800f32c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f322:	6839      	ldr	r1, [r7, #0]
 800f324:	6878      	ldr	r0, [r7, #4]
 800f326:	f000 f8e2 	bl	800f4ee <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f32a:	e023      	b.n	800f374 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f332:	b2db      	uxtb	r3, r3
 800f334:	2b02      	cmp	r3, #2
 800f336:	dc02      	bgt.n	800f33e <USBD_GetConfig+0x2e>
 800f338:	2b00      	cmp	r3, #0
 800f33a:	dc03      	bgt.n	800f344 <USBD_GetConfig+0x34>
 800f33c:	e015      	b.n	800f36a <USBD_GetConfig+0x5a>
 800f33e:	2b03      	cmp	r3, #3
 800f340:	d00b      	beq.n	800f35a <USBD_GetConfig+0x4a>
 800f342:	e012      	b.n	800f36a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	2200      	movs	r2, #0
 800f348:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	3308      	adds	r3, #8
 800f34e:	2201      	movs	r2, #1
 800f350:	4619      	mov	r1, r3
 800f352:	6878      	ldr	r0, [r7, #4]
 800f354:	f000 f948 	bl	800f5e8 <USBD_CtlSendData>
        break;
 800f358:	e00c      	b.n	800f374 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	3304      	adds	r3, #4
 800f35e:	2201      	movs	r2, #1
 800f360:	4619      	mov	r1, r3
 800f362:	6878      	ldr	r0, [r7, #4]
 800f364:	f000 f940 	bl	800f5e8 <USBD_CtlSendData>
        break;
 800f368:	e004      	b.n	800f374 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f36a:	6839      	ldr	r1, [r7, #0]
 800f36c:	6878      	ldr	r0, [r7, #4]
 800f36e:	f000 f8be 	bl	800f4ee <USBD_CtlError>
        break;
 800f372:	bf00      	nop
}
 800f374:	bf00      	nop
 800f376:	3708      	adds	r7, #8
 800f378:	46bd      	mov	sp, r7
 800f37a:	bd80      	pop	{r7, pc}

0800f37c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f37c:	b580      	push	{r7, lr}
 800f37e:	b082      	sub	sp, #8
 800f380:	af00      	add	r7, sp, #0
 800f382:	6078      	str	r0, [r7, #4]
 800f384:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f38c:	b2db      	uxtb	r3, r3
 800f38e:	3b01      	subs	r3, #1
 800f390:	2b02      	cmp	r3, #2
 800f392:	d81e      	bhi.n	800f3d2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f394:	683b      	ldr	r3, [r7, #0]
 800f396:	88db      	ldrh	r3, [r3, #6]
 800f398:	2b02      	cmp	r3, #2
 800f39a:	d004      	beq.n	800f3a6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f39c:	6839      	ldr	r1, [r7, #0]
 800f39e:	6878      	ldr	r0, [r7, #4]
 800f3a0:	f000 f8a5 	bl	800f4ee <USBD_CtlError>
        break;
 800f3a4:	e01a      	b.n	800f3dc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	2201      	movs	r2, #1
 800f3aa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d005      	beq.n	800f3c2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	68db      	ldr	r3, [r3, #12]
 800f3ba:	f043 0202 	orr.w	r2, r3, #2
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	330c      	adds	r3, #12
 800f3c6:	2202      	movs	r2, #2
 800f3c8:	4619      	mov	r1, r3
 800f3ca:	6878      	ldr	r0, [r7, #4]
 800f3cc:	f000 f90c 	bl	800f5e8 <USBD_CtlSendData>
      break;
 800f3d0:	e004      	b.n	800f3dc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f3d2:	6839      	ldr	r1, [r7, #0]
 800f3d4:	6878      	ldr	r0, [r7, #4]
 800f3d6:	f000 f88a 	bl	800f4ee <USBD_CtlError>
      break;
 800f3da:	bf00      	nop
  }
}
 800f3dc:	bf00      	nop
 800f3de:	3708      	adds	r7, #8
 800f3e0:	46bd      	mov	sp, r7
 800f3e2:	bd80      	pop	{r7, pc}

0800f3e4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	b082      	sub	sp, #8
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	6078      	str	r0, [r7, #4]
 800f3ec:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f3ee:	683b      	ldr	r3, [r7, #0]
 800f3f0:	885b      	ldrh	r3, [r3, #2]
 800f3f2:	2b01      	cmp	r3, #1
 800f3f4:	d107      	bne.n	800f406 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	2201      	movs	r2, #1
 800f3fa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f3fe:	6878      	ldr	r0, [r7, #4]
 800f400:	f000 f953 	bl	800f6aa <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800f404:	e013      	b.n	800f42e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800f406:	683b      	ldr	r3, [r7, #0]
 800f408:	885b      	ldrh	r3, [r3, #2]
 800f40a:	2b02      	cmp	r3, #2
 800f40c:	d10b      	bne.n	800f426 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	889b      	ldrh	r3, [r3, #4]
 800f412:	0a1b      	lsrs	r3, r3, #8
 800f414:	b29b      	uxth	r3, r3
 800f416:	b2da      	uxtb	r2, r3
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800f41e:	6878      	ldr	r0, [r7, #4]
 800f420:	f000 f943 	bl	800f6aa <USBD_CtlSendStatus>
}
 800f424:	e003      	b.n	800f42e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800f426:	6839      	ldr	r1, [r7, #0]
 800f428:	6878      	ldr	r0, [r7, #4]
 800f42a:	f000 f860 	bl	800f4ee <USBD_CtlError>
}
 800f42e:	bf00      	nop
 800f430:	3708      	adds	r7, #8
 800f432:	46bd      	mov	sp, r7
 800f434:	bd80      	pop	{r7, pc}

0800f436 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f436:	b580      	push	{r7, lr}
 800f438:	b082      	sub	sp, #8
 800f43a:	af00      	add	r7, sp, #0
 800f43c:	6078      	str	r0, [r7, #4]
 800f43e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f446:	b2db      	uxtb	r3, r3
 800f448:	3b01      	subs	r3, #1
 800f44a:	2b02      	cmp	r3, #2
 800f44c:	d80b      	bhi.n	800f466 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	885b      	ldrh	r3, [r3, #2]
 800f452:	2b01      	cmp	r3, #1
 800f454:	d10c      	bne.n	800f470 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	2200      	movs	r2, #0
 800f45a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f45e:	6878      	ldr	r0, [r7, #4]
 800f460:	f000 f923 	bl	800f6aa <USBD_CtlSendStatus>
      }
      break;
 800f464:	e004      	b.n	800f470 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f466:	6839      	ldr	r1, [r7, #0]
 800f468:	6878      	ldr	r0, [r7, #4]
 800f46a:	f000 f840 	bl	800f4ee <USBD_CtlError>
      break;
 800f46e:	e000      	b.n	800f472 <USBD_ClrFeature+0x3c>
      break;
 800f470:	bf00      	nop
  }
}
 800f472:	bf00      	nop
 800f474:	3708      	adds	r7, #8
 800f476:	46bd      	mov	sp, r7
 800f478:	bd80      	pop	{r7, pc}

0800f47a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f47a:	b580      	push	{r7, lr}
 800f47c:	b084      	sub	sp, #16
 800f47e:	af00      	add	r7, sp, #0
 800f480:	6078      	str	r0, [r7, #4]
 800f482:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f484:	683b      	ldr	r3, [r7, #0]
 800f486:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	781a      	ldrb	r2, [r3, #0]
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	3301      	adds	r3, #1
 800f494:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	781a      	ldrb	r2, [r3, #0]
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	3301      	adds	r3, #1
 800f4a2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f4a4:	68f8      	ldr	r0, [r7, #12]
 800f4a6:	f7ff fa13 	bl	800e8d0 <SWAPBYTE>
 800f4aa:	4603      	mov	r3, r0
 800f4ac:	461a      	mov	r2, r3
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	3301      	adds	r3, #1
 800f4b6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	3301      	adds	r3, #1
 800f4bc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f4be:	68f8      	ldr	r0, [r7, #12]
 800f4c0:	f7ff fa06 	bl	800e8d0 <SWAPBYTE>
 800f4c4:	4603      	mov	r3, r0
 800f4c6:	461a      	mov	r2, r3
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	3301      	adds	r3, #1
 800f4d0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	3301      	adds	r3, #1
 800f4d6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f4d8:	68f8      	ldr	r0, [r7, #12]
 800f4da:	f7ff f9f9 	bl	800e8d0 <SWAPBYTE>
 800f4de:	4603      	mov	r3, r0
 800f4e0:	461a      	mov	r2, r3
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	80da      	strh	r2, [r3, #6]
}
 800f4e6:	bf00      	nop
 800f4e8:	3710      	adds	r7, #16
 800f4ea:	46bd      	mov	sp, r7
 800f4ec:	bd80      	pop	{r7, pc}

0800f4ee <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f4ee:	b580      	push	{r7, lr}
 800f4f0:	b082      	sub	sp, #8
 800f4f2:	af00      	add	r7, sp, #0
 800f4f4:	6078      	str	r0, [r7, #4]
 800f4f6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f4f8:	2180      	movs	r1, #128	@ 0x80
 800f4fa:	6878      	ldr	r0, [r7, #4]
 800f4fc:	f000 fd28 	bl	800ff50 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f500:	2100      	movs	r1, #0
 800f502:	6878      	ldr	r0, [r7, #4]
 800f504:	f000 fd24 	bl	800ff50 <USBD_LL_StallEP>
}
 800f508:	bf00      	nop
 800f50a:	3708      	adds	r7, #8
 800f50c:	46bd      	mov	sp, r7
 800f50e:	bd80      	pop	{r7, pc}

0800f510 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f510:	b580      	push	{r7, lr}
 800f512:	b086      	sub	sp, #24
 800f514:	af00      	add	r7, sp, #0
 800f516:	60f8      	str	r0, [r7, #12]
 800f518:	60b9      	str	r1, [r7, #8]
 800f51a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f51c:	2300      	movs	r3, #0
 800f51e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	2b00      	cmp	r3, #0
 800f524:	d042      	beq.n	800f5ac <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800f52a:	6938      	ldr	r0, [r7, #16]
 800f52c:	f000 f842 	bl	800f5b4 <USBD_GetLen>
 800f530:	4603      	mov	r3, r0
 800f532:	3301      	adds	r3, #1
 800f534:	005b      	lsls	r3, r3, #1
 800f536:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f53a:	d808      	bhi.n	800f54e <USBD_GetString+0x3e>
 800f53c:	6938      	ldr	r0, [r7, #16]
 800f53e:	f000 f839 	bl	800f5b4 <USBD_GetLen>
 800f542:	4603      	mov	r3, r0
 800f544:	3301      	adds	r3, #1
 800f546:	b29b      	uxth	r3, r3
 800f548:	005b      	lsls	r3, r3, #1
 800f54a:	b29a      	uxth	r2, r3
 800f54c:	e001      	b.n	800f552 <USBD_GetString+0x42>
 800f54e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f556:	7dfb      	ldrb	r3, [r7, #23]
 800f558:	68ba      	ldr	r2, [r7, #8]
 800f55a:	4413      	add	r3, r2
 800f55c:	687a      	ldr	r2, [r7, #4]
 800f55e:	7812      	ldrb	r2, [r2, #0]
 800f560:	701a      	strb	r2, [r3, #0]
  idx++;
 800f562:	7dfb      	ldrb	r3, [r7, #23]
 800f564:	3301      	adds	r3, #1
 800f566:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f568:	7dfb      	ldrb	r3, [r7, #23]
 800f56a:	68ba      	ldr	r2, [r7, #8]
 800f56c:	4413      	add	r3, r2
 800f56e:	2203      	movs	r2, #3
 800f570:	701a      	strb	r2, [r3, #0]
  idx++;
 800f572:	7dfb      	ldrb	r3, [r7, #23]
 800f574:	3301      	adds	r3, #1
 800f576:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f578:	e013      	b.n	800f5a2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800f57a:	7dfb      	ldrb	r3, [r7, #23]
 800f57c:	68ba      	ldr	r2, [r7, #8]
 800f57e:	4413      	add	r3, r2
 800f580:	693a      	ldr	r2, [r7, #16]
 800f582:	7812      	ldrb	r2, [r2, #0]
 800f584:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f586:	693b      	ldr	r3, [r7, #16]
 800f588:	3301      	adds	r3, #1
 800f58a:	613b      	str	r3, [r7, #16]
    idx++;
 800f58c:	7dfb      	ldrb	r3, [r7, #23]
 800f58e:	3301      	adds	r3, #1
 800f590:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f592:	7dfb      	ldrb	r3, [r7, #23]
 800f594:	68ba      	ldr	r2, [r7, #8]
 800f596:	4413      	add	r3, r2
 800f598:	2200      	movs	r2, #0
 800f59a:	701a      	strb	r2, [r3, #0]
    idx++;
 800f59c:	7dfb      	ldrb	r3, [r7, #23]
 800f59e:	3301      	adds	r3, #1
 800f5a0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f5a2:	693b      	ldr	r3, [r7, #16]
 800f5a4:	781b      	ldrb	r3, [r3, #0]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d1e7      	bne.n	800f57a <USBD_GetString+0x6a>
 800f5aa:	e000      	b.n	800f5ae <USBD_GetString+0x9e>
    return;
 800f5ac:	bf00      	nop
  }
}
 800f5ae:	3718      	adds	r7, #24
 800f5b0:	46bd      	mov	sp, r7
 800f5b2:	bd80      	pop	{r7, pc}

0800f5b4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f5b4:	b480      	push	{r7}
 800f5b6:	b085      	sub	sp, #20
 800f5b8:	af00      	add	r7, sp, #0
 800f5ba:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f5bc:	2300      	movs	r3, #0
 800f5be:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f5c4:	e005      	b.n	800f5d2 <USBD_GetLen+0x1e>
  {
    len++;
 800f5c6:	7bfb      	ldrb	r3, [r7, #15]
 800f5c8:	3301      	adds	r3, #1
 800f5ca:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f5cc:	68bb      	ldr	r3, [r7, #8]
 800f5ce:	3301      	adds	r3, #1
 800f5d0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f5d2:	68bb      	ldr	r3, [r7, #8]
 800f5d4:	781b      	ldrb	r3, [r3, #0]
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d1f5      	bne.n	800f5c6 <USBD_GetLen+0x12>
  }

  return len;
 800f5da:	7bfb      	ldrb	r3, [r7, #15]
}
 800f5dc:	4618      	mov	r0, r3
 800f5de:	3714      	adds	r7, #20
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e6:	4770      	bx	lr

0800f5e8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f5e8:	b580      	push	{r7, lr}
 800f5ea:	b084      	sub	sp, #16
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	60f8      	str	r0, [r7, #12]
 800f5f0:	60b9      	str	r1, [r7, #8]
 800f5f2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	2202      	movs	r2, #2
 800f5f8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f5fc:	68fb      	ldr	r3, [r7, #12]
 800f5fe:	687a      	ldr	r2, [r7, #4]
 800f600:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	68ba      	ldr	r2, [r7, #8]
 800f606:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	687a      	ldr	r2, [r7, #4]
 800f60c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	68ba      	ldr	r2, [r7, #8]
 800f612:	2100      	movs	r1, #0
 800f614:	68f8      	ldr	r0, [r7, #12]
 800f616:	f000 fd24 	bl	8010062 <USBD_LL_Transmit>

  return USBD_OK;
 800f61a:	2300      	movs	r3, #0
}
 800f61c:	4618      	mov	r0, r3
 800f61e:	3710      	adds	r7, #16
 800f620:	46bd      	mov	sp, r7
 800f622:	bd80      	pop	{r7, pc}

0800f624 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f624:	b580      	push	{r7, lr}
 800f626:	b084      	sub	sp, #16
 800f628:	af00      	add	r7, sp, #0
 800f62a:	60f8      	str	r0, [r7, #12]
 800f62c:	60b9      	str	r1, [r7, #8]
 800f62e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	68ba      	ldr	r2, [r7, #8]
 800f634:	2100      	movs	r1, #0
 800f636:	68f8      	ldr	r0, [r7, #12]
 800f638:	f000 fd13 	bl	8010062 <USBD_LL_Transmit>

  return USBD_OK;
 800f63c:	2300      	movs	r3, #0
}
 800f63e:	4618      	mov	r0, r3
 800f640:	3710      	adds	r7, #16
 800f642:	46bd      	mov	sp, r7
 800f644:	bd80      	pop	{r7, pc}

0800f646 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f646:	b580      	push	{r7, lr}
 800f648:	b084      	sub	sp, #16
 800f64a:	af00      	add	r7, sp, #0
 800f64c:	60f8      	str	r0, [r7, #12]
 800f64e:	60b9      	str	r1, [r7, #8]
 800f650:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	2203      	movs	r2, #3
 800f656:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	687a      	ldr	r2, [r7, #4]
 800f65e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	68ba      	ldr	r2, [r7, #8]
 800f666:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	687a      	ldr	r2, [r7, #4]
 800f66e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	68ba      	ldr	r2, [r7, #8]
 800f676:	2100      	movs	r1, #0
 800f678:	68f8      	ldr	r0, [r7, #12]
 800f67a:	f000 fd13 	bl	80100a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f67e:	2300      	movs	r3, #0
}
 800f680:	4618      	mov	r0, r3
 800f682:	3710      	adds	r7, #16
 800f684:	46bd      	mov	sp, r7
 800f686:	bd80      	pop	{r7, pc}

0800f688 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f688:	b580      	push	{r7, lr}
 800f68a:	b084      	sub	sp, #16
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	60f8      	str	r0, [r7, #12]
 800f690:	60b9      	str	r1, [r7, #8]
 800f692:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	68ba      	ldr	r2, [r7, #8]
 800f698:	2100      	movs	r1, #0
 800f69a:	68f8      	ldr	r0, [r7, #12]
 800f69c:	f000 fd02 	bl	80100a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f6a0:	2300      	movs	r3, #0
}
 800f6a2:	4618      	mov	r0, r3
 800f6a4:	3710      	adds	r7, #16
 800f6a6:	46bd      	mov	sp, r7
 800f6a8:	bd80      	pop	{r7, pc}

0800f6aa <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f6aa:	b580      	push	{r7, lr}
 800f6ac:	b082      	sub	sp, #8
 800f6ae:	af00      	add	r7, sp, #0
 800f6b0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	2204      	movs	r2, #4
 800f6b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f6ba:	2300      	movs	r3, #0
 800f6bc:	2200      	movs	r2, #0
 800f6be:	2100      	movs	r1, #0
 800f6c0:	6878      	ldr	r0, [r7, #4]
 800f6c2:	f000 fcce 	bl	8010062 <USBD_LL_Transmit>

  return USBD_OK;
 800f6c6:	2300      	movs	r3, #0
}
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	3708      	adds	r7, #8
 800f6cc:	46bd      	mov	sp, r7
 800f6ce:	bd80      	pop	{r7, pc}

0800f6d0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b082      	sub	sp, #8
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	2205      	movs	r2, #5
 800f6dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	2100      	movs	r1, #0
 800f6e6:	6878      	ldr	r0, [r7, #4]
 800f6e8:	f000 fcdc 	bl	80100a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f6ec:	2300      	movs	r3, #0
}
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	3708      	adds	r7, #8
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}
	...

0800f6f8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800f6f8:	b580      	push	{r7, lr}
 800f6fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800f6fc:	2200      	movs	r2, #0
 800f6fe:	4912      	ldr	r1, [pc, #72]	@ (800f748 <MX_USB_DEVICE_Init+0x50>)
 800f700:	4812      	ldr	r0, [pc, #72]	@ (800f74c <MX_USB_DEVICE_Init+0x54>)
 800f702:	f7fe fcaf 	bl	800e064 <USBD_Init>
 800f706:	4603      	mov	r3, r0
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d001      	beq.n	800f710 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800f70c:	f7f4 f8e4 	bl	80038d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800f710:	490f      	ldr	r1, [pc, #60]	@ (800f750 <MX_USB_DEVICE_Init+0x58>)
 800f712:	480e      	ldr	r0, [pc, #56]	@ (800f74c <MX_USB_DEVICE_Init+0x54>)
 800f714:	f7fe fcd6 	bl	800e0c4 <USBD_RegisterClass>
 800f718:	4603      	mov	r3, r0
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d001      	beq.n	800f722 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800f71e:	f7f4 f8db 	bl	80038d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800f722:	490c      	ldr	r1, [pc, #48]	@ (800f754 <MX_USB_DEVICE_Init+0x5c>)
 800f724:	4809      	ldr	r0, [pc, #36]	@ (800f74c <MX_USB_DEVICE_Init+0x54>)
 800f726:	f7fe fbcd 	bl	800dec4 <USBD_CDC_RegisterInterface>
 800f72a:	4603      	mov	r3, r0
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d001      	beq.n	800f734 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800f730:	f7f4 f8d2 	bl	80038d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800f734:	4805      	ldr	r0, [pc, #20]	@ (800f74c <MX_USB_DEVICE_Init+0x54>)
 800f736:	f7fe fcfb 	bl	800e130 <USBD_Start>
 800f73a:	4603      	mov	r3, r0
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d001      	beq.n	800f744 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800f740:	f7f4 f8ca 	bl	80038d8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800f744:	bf00      	nop
 800f746:	bd80      	pop	{r7, pc}
 800f748:	200000ac 	.word	0x200000ac
 800f74c:	200008f4 	.word	0x200008f4
 800f750:	20000018 	.word	0x20000018
 800f754:	20000098 	.word	0x20000098

0800f758 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f758:	b580      	push	{r7, lr}
 800f75a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f75c:	2200      	movs	r2, #0
 800f75e:	4905      	ldr	r1, [pc, #20]	@ (800f774 <CDC_Init_FS+0x1c>)
 800f760:	4805      	ldr	r0, [pc, #20]	@ (800f778 <CDC_Init_FS+0x20>)
 800f762:	f7fe fbc9 	bl	800def8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f766:	4905      	ldr	r1, [pc, #20]	@ (800f77c <CDC_Init_FS+0x24>)
 800f768:	4803      	ldr	r0, [pc, #12]	@ (800f778 <CDC_Init_FS+0x20>)
 800f76a:	f7fe fbe7 	bl	800df3c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f76e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f770:	4618      	mov	r0, r3
 800f772:	bd80      	pop	{r7, pc}
 800f774:	200013d0 	.word	0x200013d0
 800f778:	200008f4 	.word	0x200008f4
 800f77c:	20000bd0 	.word	0x20000bd0

0800f780 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f780:	b480      	push	{r7}
 800f782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f784:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f786:	4618      	mov	r0, r3
 800f788:	46bd      	mov	sp, r7
 800f78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f78e:	4770      	bx	lr

0800f790 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f790:	b480      	push	{r7}
 800f792:	b083      	sub	sp, #12
 800f794:	af00      	add	r7, sp, #0
 800f796:	4603      	mov	r3, r0
 800f798:	6039      	str	r1, [r7, #0]
 800f79a:	71fb      	strb	r3, [r7, #7]
 800f79c:	4613      	mov	r3, r2
 800f79e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f7a0:	79fb      	ldrb	r3, [r7, #7]
 800f7a2:	2b23      	cmp	r3, #35	@ 0x23
 800f7a4:	d84a      	bhi.n	800f83c <CDC_Control_FS+0xac>
 800f7a6:	a201      	add	r2, pc, #4	@ (adr r2, 800f7ac <CDC_Control_FS+0x1c>)
 800f7a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7ac:	0800f83d 	.word	0x0800f83d
 800f7b0:	0800f83d 	.word	0x0800f83d
 800f7b4:	0800f83d 	.word	0x0800f83d
 800f7b8:	0800f83d 	.word	0x0800f83d
 800f7bc:	0800f83d 	.word	0x0800f83d
 800f7c0:	0800f83d 	.word	0x0800f83d
 800f7c4:	0800f83d 	.word	0x0800f83d
 800f7c8:	0800f83d 	.word	0x0800f83d
 800f7cc:	0800f83d 	.word	0x0800f83d
 800f7d0:	0800f83d 	.word	0x0800f83d
 800f7d4:	0800f83d 	.word	0x0800f83d
 800f7d8:	0800f83d 	.word	0x0800f83d
 800f7dc:	0800f83d 	.word	0x0800f83d
 800f7e0:	0800f83d 	.word	0x0800f83d
 800f7e4:	0800f83d 	.word	0x0800f83d
 800f7e8:	0800f83d 	.word	0x0800f83d
 800f7ec:	0800f83d 	.word	0x0800f83d
 800f7f0:	0800f83d 	.word	0x0800f83d
 800f7f4:	0800f83d 	.word	0x0800f83d
 800f7f8:	0800f83d 	.word	0x0800f83d
 800f7fc:	0800f83d 	.word	0x0800f83d
 800f800:	0800f83d 	.word	0x0800f83d
 800f804:	0800f83d 	.word	0x0800f83d
 800f808:	0800f83d 	.word	0x0800f83d
 800f80c:	0800f83d 	.word	0x0800f83d
 800f810:	0800f83d 	.word	0x0800f83d
 800f814:	0800f83d 	.word	0x0800f83d
 800f818:	0800f83d 	.word	0x0800f83d
 800f81c:	0800f83d 	.word	0x0800f83d
 800f820:	0800f83d 	.word	0x0800f83d
 800f824:	0800f83d 	.word	0x0800f83d
 800f828:	0800f83d 	.word	0x0800f83d
 800f82c:	0800f83d 	.word	0x0800f83d
 800f830:	0800f83d 	.word	0x0800f83d
 800f834:	0800f83d 	.word	0x0800f83d
 800f838:	0800f83d 	.word	0x0800f83d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f83c:	bf00      	nop
  }

  return (USBD_OK);
 800f83e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f840:	4618      	mov	r0, r3
 800f842:	370c      	adds	r7, #12
 800f844:	46bd      	mov	sp, r7
 800f846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f84a:	4770      	bx	lr

0800f84c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f84c:	b580      	push	{r7, lr}
 800f84e:	b082      	sub	sp, #8
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
 800f854:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f856:	6879      	ldr	r1, [r7, #4]
 800f858:	4805      	ldr	r0, [pc, #20]	@ (800f870 <CDC_Receive_FS+0x24>)
 800f85a:	f7fe fb6f 	bl	800df3c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f85e:	4804      	ldr	r0, [pc, #16]	@ (800f870 <CDC_Receive_FS+0x24>)
 800f860:	f7fe fbca 	bl	800dff8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800f864:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f866:	4618      	mov	r0, r3
 800f868:	3708      	adds	r7, #8
 800f86a:	46bd      	mov	sp, r7
 800f86c:	bd80      	pop	{r7, pc}
 800f86e:	bf00      	nop
 800f870:	200008f4 	.word	0x200008f4

0800f874 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800f874:	b580      	push	{r7, lr}
 800f876:	b084      	sub	sp, #16
 800f878:	af00      	add	r7, sp, #0
 800f87a:	6078      	str	r0, [r7, #4]
 800f87c:	460b      	mov	r3, r1
 800f87e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800f880:	2300      	movs	r3, #0
 800f882:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800f884:	4b0d      	ldr	r3, [pc, #52]	@ (800f8bc <CDC_Transmit_FS+0x48>)
 800f886:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f88a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800f88c:	68bb      	ldr	r3, [r7, #8]
 800f88e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f892:	2b00      	cmp	r3, #0
 800f894:	d001      	beq.n	800f89a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800f896:	2301      	movs	r3, #1
 800f898:	e00b      	b.n	800f8b2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800f89a:	887b      	ldrh	r3, [r7, #2]
 800f89c:	461a      	mov	r2, r3
 800f89e:	6879      	ldr	r1, [r7, #4]
 800f8a0:	4806      	ldr	r0, [pc, #24]	@ (800f8bc <CDC_Transmit_FS+0x48>)
 800f8a2:	f7fe fb29 	bl	800def8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800f8a6:	4805      	ldr	r0, [pc, #20]	@ (800f8bc <CDC_Transmit_FS+0x48>)
 800f8a8:	f7fe fb66 	bl	800df78 <USBD_CDC_TransmitPacket>
 800f8ac:	4603      	mov	r3, r0
 800f8ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800f8b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8b2:	4618      	mov	r0, r3
 800f8b4:	3710      	adds	r7, #16
 800f8b6:	46bd      	mov	sp, r7
 800f8b8:	bd80      	pop	{r7, pc}
 800f8ba:	bf00      	nop
 800f8bc:	200008f4 	.word	0x200008f4

0800f8c0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f8c0:	b480      	push	{r7}
 800f8c2:	b087      	sub	sp, #28
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	60f8      	str	r0, [r7, #12]
 800f8c8:	60b9      	str	r1, [r7, #8]
 800f8ca:	4613      	mov	r3, r2
 800f8cc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f8d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f8d6:	4618      	mov	r0, r3
 800f8d8:	371c      	adds	r7, #28
 800f8da:	46bd      	mov	sp, r7
 800f8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e0:	4770      	bx	lr
	...

0800f8e4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f8e4:	b480      	push	{r7}
 800f8e6:	b083      	sub	sp, #12
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	4603      	mov	r3, r0
 800f8ec:	6039      	str	r1, [r7, #0]
 800f8ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800f8f0:	683b      	ldr	r3, [r7, #0]
 800f8f2:	2212      	movs	r2, #18
 800f8f4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800f8f6:	4b03      	ldr	r3, [pc, #12]	@ (800f904 <USBD_FS_DeviceDescriptor+0x20>)
}
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	370c      	adds	r7, #12
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f902:	4770      	bx	lr
 800f904:	200000cc 	.word	0x200000cc

0800f908 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f908:	b480      	push	{r7}
 800f90a:	b083      	sub	sp, #12
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	4603      	mov	r3, r0
 800f910:	6039      	str	r1, [r7, #0]
 800f912:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f914:	683b      	ldr	r3, [r7, #0]
 800f916:	2204      	movs	r2, #4
 800f918:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f91a:	4b03      	ldr	r3, [pc, #12]	@ (800f928 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800f91c:	4618      	mov	r0, r3
 800f91e:	370c      	adds	r7, #12
 800f920:	46bd      	mov	sp, r7
 800f922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f926:	4770      	bx	lr
 800f928:	200000ec 	.word	0x200000ec

0800f92c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f92c:	b580      	push	{r7, lr}
 800f92e:	b082      	sub	sp, #8
 800f930:	af00      	add	r7, sp, #0
 800f932:	4603      	mov	r3, r0
 800f934:	6039      	str	r1, [r7, #0]
 800f936:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f938:	79fb      	ldrb	r3, [r7, #7]
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d105      	bne.n	800f94a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f93e:	683a      	ldr	r2, [r7, #0]
 800f940:	4907      	ldr	r1, [pc, #28]	@ (800f960 <USBD_FS_ProductStrDescriptor+0x34>)
 800f942:	4808      	ldr	r0, [pc, #32]	@ (800f964 <USBD_FS_ProductStrDescriptor+0x38>)
 800f944:	f7ff fde4 	bl	800f510 <USBD_GetString>
 800f948:	e004      	b.n	800f954 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f94a:	683a      	ldr	r2, [r7, #0]
 800f94c:	4904      	ldr	r1, [pc, #16]	@ (800f960 <USBD_FS_ProductStrDescriptor+0x34>)
 800f94e:	4805      	ldr	r0, [pc, #20]	@ (800f964 <USBD_FS_ProductStrDescriptor+0x38>)
 800f950:	f7ff fdde 	bl	800f510 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f954:	4b02      	ldr	r3, [pc, #8]	@ (800f960 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800f956:	4618      	mov	r0, r3
 800f958:	3708      	adds	r7, #8
 800f95a:	46bd      	mov	sp, r7
 800f95c:	bd80      	pop	{r7, pc}
 800f95e:	bf00      	nop
 800f960:	20001bd0 	.word	0x20001bd0
 800f964:	080140cc 	.word	0x080140cc

0800f968 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f968:	b580      	push	{r7, lr}
 800f96a:	b082      	sub	sp, #8
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	4603      	mov	r3, r0
 800f970:	6039      	str	r1, [r7, #0]
 800f972:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f974:	683a      	ldr	r2, [r7, #0]
 800f976:	4904      	ldr	r1, [pc, #16]	@ (800f988 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f978:	4804      	ldr	r0, [pc, #16]	@ (800f98c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f97a:	f7ff fdc9 	bl	800f510 <USBD_GetString>
  return USBD_StrDesc;
 800f97e:	4b02      	ldr	r3, [pc, #8]	@ (800f988 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f980:	4618      	mov	r0, r3
 800f982:	3708      	adds	r7, #8
 800f984:	46bd      	mov	sp, r7
 800f986:	bd80      	pop	{r7, pc}
 800f988:	20001bd0 	.word	0x20001bd0
 800f98c:	080140e4 	.word	0x080140e4

0800f990 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f990:	b580      	push	{r7, lr}
 800f992:	b082      	sub	sp, #8
 800f994:	af00      	add	r7, sp, #0
 800f996:	4603      	mov	r3, r0
 800f998:	6039      	str	r1, [r7, #0]
 800f99a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f99c:	683b      	ldr	r3, [r7, #0]
 800f99e:	221a      	movs	r2, #26
 800f9a0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f9a2:	f000 f855 	bl	800fa50 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f9a6:	4b02      	ldr	r3, [pc, #8]	@ (800f9b0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	3708      	adds	r7, #8
 800f9ac:	46bd      	mov	sp, r7
 800f9ae:	bd80      	pop	{r7, pc}
 800f9b0:	200000f0 	.word	0x200000f0

0800f9b4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f9b4:	b580      	push	{r7, lr}
 800f9b6:	b082      	sub	sp, #8
 800f9b8:	af00      	add	r7, sp, #0
 800f9ba:	4603      	mov	r3, r0
 800f9bc:	6039      	str	r1, [r7, #0]
 800f9be:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f9c0:	79fb      	ldrb	r3, [r7, #7]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d105      	bne.n	800f9d2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f9c6:	683a      	ldr	r2, [r7, #0]
 800f9c8:	4907      	ldr	r1, [pc, #28]	@ (800f9e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f9ca:	4808      	ldr	r0, [pc, #32]	@ (800f9ec <USBD_FS_ConfigStrDescriptor+0x38>)
 800f9cc:	f7ff fda0 	bl	800f510 <USBD_GetString>
 800f9d0:	e004      	b.n	800f9dc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f9d2:	683a      	ldr	r2, [r7, #0]
 800f9d4:	4904      	ldr	r1, [pc, #16]	@ (800f9e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f9d6:	4805      	ldr	r0, [pc, #20]	@ (800f9ec <USBD_FS_ConfigStrDescriptor+0x38>)
 800f9d8:	f7ff fd9a 	bl	800f510 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f9dc:	4b02      	ldr	r3, [pc, #8]	@ (800f9e8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f9de:	4618      	mov	r0, r3
 800f9e0:	3708      	adds	r7, #8
 800f9e2:	46bd      	mov	sp, r7
 800f9e4:	bd80      	pop	{r7, pc}
 800f9e6:	bf00      	nop
 800f9e8:	20001bd0 	.word	0x20001bd0
 800f9ec:	080140f8 	.word	0x080140f8

0800f9f0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b082      	sub	sp, #8
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	6039      	str	r1, [r7, #0]
 800f9fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f9fc:	79fb      	ldrb	r3, [r7, #7]
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d105      	bne.n	800fa0e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800fa02:	683a      	ldr	r2, [r7, #0]
 800fa04:	4907      	ldr	r1, [pc, #28]	@ (800fa24 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800fa06:	4808      	ldr	r0, [pc, #32]	@ (800fa28 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800fa08:	f7ff fd82 	bl	800f510 <USBD_GetString>
 800fa0c:	e004      	b.n	800fa18 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800fa0e:	683a      	ldr	r2, [r7, #0]
 800fa10:	4904      	ldr	r1, [pc, #16]	@ (800fa24 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800fa12:	4805      	ldr	r0, [pc, #20]	@ (800fa28 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800fa14:	f7ff fd7c 	bl	800f510 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fa18:	4b02      	ldr	r3, [pc, #8]	@ (800fa24 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800fa1a:	4618      	mov	r0, r3
 800fa1c:	3708      	adds	r7, #8
 800fa1e:	46bd      	mov	sp, r7
 800fa20:	bd80      	pop	{r7, pc}
 800fa22:	bf00      	nop
 800fa24:	20001bd0 	.word	0x20001bd0
 800fa28:	08014104 	.word	0x08014104

0800fa2c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fa2c:	b480      	push	{r7}
 800fa2e:	b083      	sub	sp, #12
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	4603      	mov	r3, r0
 800fa34:	6039      	str	r1, [r7, #0]
 800fa36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800fa38:	683b      	ldr	r3, [r7, #0]
 800fa3a:	220c      	movs	r2, #12
 800fa3c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800fa3e:	4b03      	ldr	r3, [pc, #12]	@ (800fa4c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800fa40:	4618      	mov	r0, r3
 800fa42:	370c      	adds	r7, #12
 800fa44:	46bd      	mov	sp, r7
 800fa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4a:	4770      	bx	lr
 800fa4c:	200000e0 	.word	0x200000e0

0800fa50 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b084      	sub	sp, #16
 800fa54:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800fa56:	4b0f      	ldr	r3, [pc, #60]	@ (800fa94 <Get_SerialNum+0x44>)
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800fa5c:	4b0e      	ldr	r3, [pc, #56]	@ (800fa98 <Get_SerialNum+0x48>)
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800fa62:	4b0e      	ldr	r3, [pc, #56]	@ (800fa9c <Get_SerialNum+0x4c>)
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800fa68:	68fa      	ldr	r2, [r7, #12]
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	4413      	add	r3, r2
 800fa6e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d009      	beq.n	800fa8a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800fa76:	2208      	movs	r2, #8
 800fa78:	4909      	ldr	r1, [pc, #36]	@ (800faa0 <Get_SerialNum+0x50>)
 800fa7a:	68f8      	ldr	r0, [r7, #12]
 800fa7c:	f000 f814 	bl	800faa8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800fa80:	2204      	movs	r2, #4
 800fa82:	4908      	ldr	r1, [pc, #32]	@ (800faa4 <Get_SerialNum+0x54>)
 800fa84:	68b8      	ldr	r0, [r7, #8]
 800fa86:	f000 f80f 	bl	800faa8 <IntToUnicode>
  }
}
 800fa8a:	bf00      	nop
 800fa8c:	3710      	adds	r7, #16
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	bd80      	pop	{r7, pc}
 800fa92:	bf00      	nop
 800fa94:	1ff07a10 	.word	0x1ff07a10
 800fa98:	1ff07a14 	.word	0x1ff07a14
 800fa9c:	1ff07a18 	.word	0x1ff07a18
 800faa0:	200000f2 	.word	0x200000f2
 800faa4:	20000102 	.word	0x20000102

0800faa8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800faa8:	b480      	push	{r7}
 800faaa:	b087      	sub	sp, #28
 800faac:	af00      	add	r7, sp, #0
 800faae:	60f8      	str	r0, [r7, #12]
 800fab0:	60b9      	str	r1, [r7, #8]
 800fab2:	4613      	mov	r3, r2
 800fab4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800fab6:	2300      	movs	r3, #0
 800fab8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800faba:	2300      	movs	r3, #0
 800fabc:	75fb      	strb	r3, [r7, #23]
 800fabe:	e027      	b.n	800fb10 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	0f1b      	lsrs	r3, r3, #28
 800fac4:	2b09      	cmp	r3, #9
 800fac6:	d80b      	bhi.n	800fae0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	0f1b      	lsrs	r3, r3, #28
 800facc:	b2da      	uxtb	r2, r3
 800face:	7dfb      	ldrb	r3, [r7, #23]
 800fad0:	005b      	lsls	r3, r3, #1
 800fad2:	4619      	mov	r1, r3
 800fad4:	68bb      	ldr	r3, [r7, #8]
 800fad6:	440b      	add	r3, r1
 800fad8:	3230      	adds	r2, #48	@ 0x30
 800fada:	b2d2      	uxtb	r2, r2
 800fadc:	701a      	strb	r2, [r3, #0]
 800fade:	e00a      	b.n	800faf6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	0f1b      	lsrs	r3, r3, #28
 800fae4:	b2da      	uxtb	r2, r3
 800fae6:	7dfb      	ldrb	r3, [r7, #23]
 800fae8:	005b      	lsls	r3, r3, #1
 800faea:	4619      	mov	r1, r3
 800faec:	68bb      	ldr	r3, [r7, #8]
 800faee:	440b      	add	r3, r1
 800faf0:	3237      	adds	r2, #55	@ 0x37
 800faf2:	b2d2      	uxtb	r2, r2
 800faf4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	011b      	lsls	r3, r3, #4
 800fafa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800fafc:	7dfb      	ldrb	r3, [r7, #23]
 800fafe:	005b      	lsls	r3, r3, #1
 800fb00:	3301      	adds	r3, #1
 800fb02:	68ba      	ldr	r2, [r7, #8]
 800fb04:	4413      	add	r3, r2
 800fb06:	2200      	movs	r2, #0
 800fb08:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800fb0a:	7dfb      	ldrb	r3, [r7, #23]
 800fb0c:	3301      	adds	r3, #1
 800fb0e:	75fb      	strb	r3, [r7, #23]
 800fb10:	7dfa      	ldrb	r2, [r7, #23]
 800fb12:	79fb      	ldrb	r3, [r7, #7]
 800fb14:	429a      	cmp	r2, r3
 800fb16:	d3d3      	bcc.n	800fac0 <IntToUnicode+0x18>
  }
}
 800fb18:	bf00      	nop
 800fb1a:	bf00      	nop
 800fb1c:	371c      	adds	r7, #28
 800fb1e:	46bd      	mov	sp, r7
 800fb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb24:	4770      	bx	lr
	...

0800fb28 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800fb28:	b580      	push	{r7, lr}
 800fb2a:	b0aa      	sub	sp, #168	@ 0xa8
 800fb2c:	af00      	add	r7, sp, #0
 800fb2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fb30:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800fb34:	2200      	movs	r2, #0
 800fb36:	601a      	str	r2, [r3, #0]
 800fb38:	605a      	str	r2, [r3, #4]
 800fb3a:	609a      	str	r2, [r3, #8]
 800fb3c:	60da      	str	r2, [r3, #12]
 800fb3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800fb40:	f107 0314 	add.w	r3, r7, #20
 800fb44:	2280      	movs	r2, #128	@ 0x80
 800fb46:	2100      	movs	r1, #0
 800fb48:	4618      	mov	r0, r3
 800fb4a:	f001 f99a 	bl	8010e82 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fb56:	d151      	bne.n	800fbfc <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800fb58:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800fb5c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800fb5e:	2300      	movs	r3, #0
 800fb60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800fb64:	f107 0314 	add.w	r3, r7, #20
 800fb68:	4618      	mov	r0, r3
 800fb6a:	f7f8 f91d 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 800fb6e:	4603      	mov	r3, r0
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d001      	beq.n	800fb78 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800fb74:	f7f3 feb0 	bl	80038d8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fb78:	4b22      	ldr	r3, [pc, #136]	@ (800fc04 <HAL_PCD_MspInit+0xdc>)
 800fb7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb7c:	4a21      	ldr	r2, [pc, #132]	@ (800fc04 <HAL_PCD_MspInit+0xdc>)
 800fb7e:	f043 0301 	orr.w	r3, r3, #1
 800fb82:	6313      	str	r3, [r2, #48]	@ 0x30
 800fb84:	4b1f      	ldr	r3, [pc, #124]	@ (800fc04 <HAL_PCD_MspInit+0xdc>)
 800fb86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb88:	f003 0301 	and.w	r3, r3, #1
 800fb8c:	613b      	str	r3, [r7, #16]
 800fb8e:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800fb90:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800fb94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fb98:	2302      	movs	r3, #2
 800fb9a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fb9e:	2300      	movs	r3, #0
 800fba0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fba4:	2303      	movs	r3, #3
 800fba6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800fbaa:	230a      	movs	r3, #10
 800fbac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fbb0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800fbb4:	4619      	mov	r1, r3
 800fbb6:	4814      	ldr	r0, [pc, #80]	@ (800fc08 <HAL_PCD_MspInit+0xe0>)
 800fbb8:	f7f5 fe36 	bl	8005828 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800fbbc:	4b11      	ldr	r3, [pc, #68]	@ (800fc04 <HAL_PCD_MspInit+0xdc>)
 800fbbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fbc0:	4a10      	ldr	r2, [pc, #64]	@ (800fc04 <HAL_PCD_MspInit+0xdc>)
 800fbc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fbc6:	6353      	str	r3, [r2, #52]	@ 0x34
 800fbc8:	4b0e      	ldr	r3, [pc, #56]	@ (800fc04 <HAL_PCD_MspInit+0xdc>)
 800fbca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fbcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fbd0:	60fb      	str	r3, [r7, #12]
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	4b0b      	ldr	r3, [pc, #44]	@ (800fc04 <HAL_PCD_MspInit+0xdc>)
 800fbd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fbd8:	4a0a      	ldr	r2, [pc, #40]	@ (800fc04 <HAL_PCD_MspInit+0xdc>)
 800fbda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800fbde:	6453      	str	r3, [r2, #68]	@ 0x44
 800fbe0:	4b08      	ldr	r3, [pc, #32]	@ (800fc04 <HAL_PCD_MspInit+0xdc>)
 800fbe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fbe4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800fbe8:	60bb      	str	r3, [r7, #8]
 800fbea:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800fbec:	2200      	movs	r2, #0
 800fbee:	2100      	movs	r1, #0
 800fbf0:	2043      	movs	r0, #67	@ 0x43
 800fbf2:	f7f5 f954 	bl	8004e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800fbf6:	2043      	movs	r0, #67	@ 0x43
 800fbf8:	f7f5 f96d 	bl	8004ed6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800fbfc:	bf00      	nop
 800fbfe:	37a8      	adds	r7, #168	@ 0xa8
 800fc00:	46bd      	mov	sp, r7
 800fc02:	bd80      	pop	{r7, pc}
 800fc04:	40023800 	.word	0x40023800
 800fc08:	40020000 	.word	0x40020000

0800fc0c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b082      	sub	sp, #8
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800fc20:	4619      	mov	r1, r3
 800fc22:	4610      	mov	r0, r2
 800fc24:	f7fe fad1 	bl	800e1ca <USBD_LL_SetupStage>
}
 800fc28:	bf00      	nop
 800fc2a:	3708      	adds	r7, #8
 800fc2c:	46bd      	mov	sp, r7
 800fc2e:	bd80      	pop	{r7, pc}

0800fc30 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b082      	sub	sp, #8
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]
 800fc38:	460b      	mov	r3, r1
 800fc3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800fc42:	78fa      	ldrb	r2, [r7, #3]
 800fc44:	6879      	ldr	r1, [r7, #4]
 800fc46:	4613      	mov	r3, r2
 800fc48:	00db      	lsls	r3, r3, #3
 800fc4a:	4413      	add	r3, r2
 800fc4c:	009b      	lsls	r3, r3, #2
 800fc4e:	440b      	add	r3, r1
 800fc50:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800fc54:	681a      	ldr	r2, [r3, #0]
 800fc56:	78fb      	ldrb	r3, [r7, #3]
 800fc58:	4619      	mov	r1, r3
 800fc5a:	f7fe fb0b 	bl	800e274 <USBD_LL_DataOutStage>
}
 800fc5e:	bf00      	nop
 800fc60:	3708      	adds	r7, #8
 800fc62:	46bd      	mov	sp, r7
 800fc64:	bd80      	pop	{r7, pc}

0800fc66 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fc66:	b580      	push	{r7, lr}
 800fc68:	b082      	sub	sp, #8
 800fc6a:	af00      	add	r7, sp, #0
 800fc6c:	6078      	str	r0, [r7, #4]
 800fc6e:	460b      	mov	r3, r1
 800fc70:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800fc78:	78fa      	ldrb	r2, [r7, #3]
 800fc7a:	6879      	ldr	r1, [r7, #4]
 800fc7c:	4613      	mov	r3, r2
 800fc7e:	00db      	lsls	r3, r3, #3
 800fc80:	4413      	add	r3, r2
 800fc82:	009b      	lsls	r3, r3, #2
 800fc84:	440b      	add	r3, r1
 800fc86:	3320      	adds	r3, #32
 800fc88:	681a      	ldr	r2, [r3, #0]
 800fc8a:	78fb      	ldrb	r3, [r7, #3]
 800fc8c:	4619      	mov	r1, r3
 800fc8e:	f7fe fbad 	bl	800e3ec <USBD_LL_DataInStage>
}
 800fc92:	bf00      	nop
 800fc94:	3708      	adds	r7, #8
 800fc96:	46bd      	mov	sp, r7
 800fc98:	bd80      	pop	{r7, pc}

0800fc9a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fc9a:	b580      	push	{r7, lr}
 800fc9c:	b082      	sub	sp, #8
 800fc9e:	af00      	add	r7, sp, #0
 800fca0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800fca8:	4618      	mov	r0, r3
 800fcaa:	f7fe fcf1 	bl	800e690 <USBD_LL_SOF>
}
 800fcae:	bf00      	nop
 800fcb0:	3708      	adds	r7, #8
 800fcb2:	46bd      	mov	sp, r7
 800fcb4:	bd80      	pop	{r7, pc}

0800fcb6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fcb6:	b580      	push	{r7, lr}
 800fcb8:	b084      	sub	sp, #16
 800fcba:	af00      	add	r7, sp, #0
 800fcbc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800fcbe:	2301      	movs	r3, #1
 800fcc0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	79db      	ldrb	r3, [r3, #7]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d102      	bne.n	800fcd0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800fcca:	2300      	movs	r3, #0
 800fccc:	73fb      	strb	r3, [r7, #15]
 800fcce:	e008      	b.n	800fce2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	79db      	ldrb	r3, [r3, #7]
 800fcd4:	2b02      	cmp	r3, #2
 800fcd6:	d102      	bne.n	800fcde <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800fcd8:	2301      	movs	r3, #1
 800fcda:	73fb      	strb	r3, [r7, #15]
 800fcdc:	e001      	b.n	800fce2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800fcde:	f7f3 fdfb 	bl	80038d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800fce8:	7bfa      	ldrb	r2, [r7, #15]
 800fcea:	4611      	mov	r1, r2
 800fcec:	4618      	mov	r0, r3
 800fcee:	f7fe fc8b 	bl	800e608 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	f7fe fc32 	bl	800e562 <USBD_LL_Reset>
}
 800fcfe:	bf00      	nop
 800fd00:	3710      	adds	r7, #16
 800fd02:	46bd      	mov	sp, r7
 800fd04:	bd80      	pop	{r7, pc}
	...

0800fd08 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd08:	b580      	push	{r7, lr}
 800fd0a:	b082      	sub	sp, #8
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800fd16:	4618      	mov	r0, r3
 800fd18:	f7fe fc86 	bl	800e628 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	687a      	ldr	r2, [r7, #4]
 800fd28:	6812      	ldr	r2, [r2, #0]
 800fd2a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800fd2e:	f043 0301 	orr.w	r3, r3, #1
 800fd32:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	7adb      	ldrb	r3, [r3, #11]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d005      	beq.n	800fd48 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fd3c:	4b04      	ldr	r3, [pc, #16]	@ (800fd50 <HAL_PCD_SuspendCallback+0x48>)
 800fd3e:	691b      	ldr	r3, [r3, #16]
 800fd40:	4a03      	ldr	r2, [pc, #12]	@ (800fd50 <HAL_PCD_SuspendCallback+0x48>)
 800fd42:	f043 0306 	orr.w	r3, r3, #6
 800fd46:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800fd48:	bf00      	nop
 800fd4a:	3708      	adds	r7, #8
 800fd4c:	46bd      	mov	sp, r7
 800fd4e:	bd80      	pop	{r7, pc}
 800fd50:	e000ed00 	.word	0xe000ed00

0800fd54 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd54:	b580      	push	{r7, lr}
 800fd56:	b082      	sub	sp, #8
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800fd62:	4618      	mov	r0, r3
 800fd64:	f7fe fc7c 	bl	800e660 <USBD_LL_Resume>
}
 800fd68:	bf00      	nop
 800fd6a:	3708      	adds	r7, #8
 800fd6c:	46bd      	mov	sp, r7
 800fd6e:	bd80      	pop	{r7, pc}

0800fd70 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd70:	b580      	push	{r7, lr}
 800fd72:	b082      	sub	sp, #8
 800fd74:	af00      	add	r7, sp, #0
 800fd76:	6078      	str	r0, [r7, #4]
 800fd78:	460b      	mov	r3, r1
 800fd7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800fd82:	78fa      	ldrb	r2, [r7, #3]
 800fd84:	4611      	mov	r1, r2
 800fd86:	4618      	mov	r0, r3
 800fd88:	f7fe fcd4 	bl	800e734 <USBD_LL_IsoOUTIncomplete>
}
 800fd8c:	bf00      	nop
 800fd8e:	3708      	adds	r7, #8
 800fd90:	46bd      	mov	sp, r7
 800fd92:	bd80      	pop	{r7, pc}

0800fd94 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd94:	b580      	push	{r7, lr}
 800fd96:	b082      	sub	sp, #8
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	6078      	str	r0, [r7, #4]
 800fd9c:	460b      	mov	r3, r1
 800fd9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800fda6:	78fa      	ldrb	r2, [r7, #3]
 800fda8:	4611      	mov	r1, r2
 800fdaa:	4618      	mov	r0, r3
 800fdac:	f7fe fc90 	bl	800e6d0 <USBD_LL_IsoINIncomplete>
}
 800fdb0:	bf00      	nop
 800fdb2:	3708      	adds	r7, #8
 800fdb4:	46bd      	mov	sp, r7
 800fdb6:	bd80      	pop	{r7, pc}

0800fdb8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fdb8:	b580      	push	{r7, lr}
 800fdba:	b082      	sub	sp, #8
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800fdc6:	4618      	mov	r0, r3
 800fdc8:	f7fe fce6 	bl	800e798 <USBD_LL_DevConnected>
}
 800fdcc:	bf00      	nop
 800fdce:	3708      	adds	r7, #8
 800fdd0:	46bd      	mov	sp, r7
 800fdd2:	bd80      	pop	{r7, pc}

0800fdd4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	b082      	sub	sp, #8
 800fdd8:	af00      	add	r7, sp, #0
 800fdda:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800fde2:	4618      	mov	r0, r3
 800fde4:	f7fe fce3 	bl	800e7ae <USBD_LL_DevDisconnected>
}
 800fde8:	bf00      	nop
 800fdea:	3708      	adds	r7, #8
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}

0800fdf0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800fdf0:	b580      	push	{r7, lr}
 800fdf2:	b082      	sub	sp, #8
 800fdf4:	af00      	add	r7, sp, #0
 800fdf6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	781b      	ldrb	r3, [r3, #0]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d13f      	bne.n	800fe80 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800fe00:	4a22      	ldr	r2, [pc, #136]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	4a20      	ldr	r2, [pc, #128]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe0c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800fe10:	4b1e      	ldr	r3, [pc, #120]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe12:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800fe16:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800fe18:	4b1c      	ldr	r3, [pc, #112]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe1a:	2206      	movs	r2, #6
 800fe1c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800fe1e:	4b1b      	ldr	r3, [pc, #108]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe20:	2202      	movs	r2, #2
 800fe22:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800fe24:	4b19      	ldr	r3, [pc, #100]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe26:	2200      	movs	r2, #0
 800fe28:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800fe2a:	4b18      	ldr	r3, [pc, #96]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe2c:	2202      	movs	r2, #2
 800fe2e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800fe30:	4b16      	ldr	r3, [pc, #88]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe32:	2200      	movs	r2, #0
 800fe34:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800fe36:	4b15      	ldr	r3, [pc, #84]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe38:	2200      	movs	r2, #0
 800fe3a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800fe3c:	4b13      	ldr	r3, [pc, #76]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe3e:	2200      	movs	r2, #0
 800fe40:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800fe42:	4b12      	ldr	r3, [pc, #72]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe44:	2200      	movs	r2, #0
 800fe46:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800fe48:	4b10      	ldr	r3, [pc, #64]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe4a:	2200      	movs	r2, #0
 800fe4c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800fe4e:	4b0f      	ldr	r3, [pc, #60]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe50:	2200      	movs	r2, #0
 800fe52:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800fe54:	480d      	ldr	r0, [pc, #52]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe56:	f7f6 f802 	bl	8005e5e <HAL_PCD_Init>
 800fe5a:	4603      	mov	r3, r0
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d001      	beq.n	800fe64 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800fe60:	f7f3 fd3a 	bl	80038d8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800fe64:	2180      	movs	r1, #128	@ 0x80
 800fe66:	4809      	ldr	r0, [pc, #36]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe68:	f7f7 fa4f 	bl	800730a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800fe6c:	2240      	movs	r2, #64	@ 0x40
 800fe6e:	2100      	movs	r1, #0
 800fe70:	4806      	ldr	r0, [pc, #24]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe72:	f7f7 fa03 	bl	800727c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800fe76:	2280      	movs	r2, #128	@ 0x80
 800fe78:	2101      	movs	r1, #1
 800fe7a:	4804      	ldr	r0, [pc, #16]	@ (800fe8c <USBD_LL_Init+0x9c>)
 800fe7c:	f7f7 f9fe 	bl	800727c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800fe80:	2300      	movs	r3, #0
}
 800fe82:	4618      	mov	r0, r3
 800fe84:	3708      	adds	r7, #8
 800fe86:	46bd      	mov	sp, r7
 800fe88:	bd80      	pop	{r7, pc}
 800fe8a:	bf00      	nop
 800fe8c:	20001dd0 	.word	0x20001dd0

0800fe90 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800fe90:	b580      	push	{r7, lr}
 800fe92:	b084      	sub	sp, #16
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe98:	2300      	movs	r3, #0
 800fe9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fe9c:	2300      	movs	r3, #0
 800fe9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fea6:	4618      	mov	r0, r3
 800fea8:	f7f6 f8ef 	bl	800608a <HAL_PCD_Start>
 800feac:	4603      	mov	r3, r0
 800feae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800feb0:	7bfb      	ldrb	r3, [r7, #15]
 800feb2:	4618      	mov	r0, r3
 800feb4:	f000 f97e 	bl	80101b4 <USBD_Get_USB_Status>
 800feb8:	4603      	mov	r3, r0
 800feba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800febc:	7bbb      	ldrb	r3, [r7, #14]
}
 800febe:	4618      	mov	r0, r3
 800fec0:	3710      	adds	r7, #16
 800fec2:	46bd      	mov	sp, r7
 800fec4:	bd80      	pop	{r7, pc}

0800fec6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800fec6:	b580      	push	{r7, lr}
 800fec8:	b084      	sub	sp, #16
 800feca:	af00      	add	r7, sp, #0
 800fecc:	6078      	str	r0, [r7, #4]
 800fece:	4608      	mov	r0, r1
 800fed0:	4611      	mov	r1, r2
 800fed2:	461a      	mov	r2, r3
 800fed4:	4603      	mov	r3, r0
 800fed6:	70fb      	strb	r3, [r7, #3]
 800fed8:	460b      	mov	r3, r1
 800feda:	70bb      	strb	r3, [r7, #2]
 800fedc:	4613      	mov	r3, r2
 800fede:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fee0:	2300      	movs	r3, #0
 800fee2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fee4:	2300      	movs	r3, #0
 800fee6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800feee:	78bb      	ldrb	r3, [r7, #2]
 800fef0:	883a      	ldrh	r2, [r7, #0]
 800fef2:	78f9      	ldrb	r1, [r7, #3]
 800fef4:	f7f6 fddd 	bl	8006ab2 <HAL_PCD_EP_Open>
 800fef8:	4603      	mov	r3, r0
 800fefa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fefc:	7bfb      	ldrb	r3, [r7, #15]
 800fefe:	4618      	mov	r0, r3
 800ff00:	f000 f958 	bl	80101b4 <USBD_Get_USB_Status>
 800ff04:	4603      	mov	r3, r0
 800ff06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff08:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff0a:	4618      	mov	r0, r3
 800ff0c:	3710      	adds	r7, #16
 800ff0e:	46bd      	mov	sp, r7
 800ff10:	bd80      	pop	{r7, pc}

0800ff12 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ff12:	b580      	push	{r7, lr}
 800ff14:	b084      	sub	sp, #16
 800ff16:	af00      	add	r7, sp, #0
 800ff18:	6078      	str	r0, [r7, #4]
 800ff1a:	460b      	mov	r3, r1
 800ff1c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff1e:	2300      	movs	r3, #0
 800ff20:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff22:	2300      	movs	r3, #0
 800ff24:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ff2c:	78fa      	ldrb	r2, [r7, #3]
 800ff2e:	4611      	mov	r1, r2
 800ff30:	4618      	mov	r0, r3
 800ff32:	f7f6 fe28 	bl	8006b86 <HAL_PCD_EP_Close>
 800ff36:	4603      	mov	r3, r0
 800ff38:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ff3a:	7bfb      	ldrb	r3, [r7, #15]
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	f000 f939 	bl	80101b4 <USBD_Get_USB_Status>
 800ff42:	4603      	mov	r3, r0
 800ff44:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff46:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff48:	4618      	mov	r0, r3
 800ff4a:	3710      	adds	r7, #16
 800ff4c:	46bd      	mov	sp, r7
 800ff4e:	bd80      	pop	{r7, pc}

0800ff50 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ff50:	b580      	push	{r7, lr}
 800ff52:	b084      	sub	sp, #16
 800ff54:	af00      	add	r7, sp, #0
 800ff56:	6078      	str	r0, [r7, #4]
 800ff58:	460b      	mov	r3, r1
 800ff5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff60:	2300      	movs	r3, #0
 800ff62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ff6a:	78fa      	ldrb	r2, [r7, #3]
 800ff6c:	4611      	mov	r1, r2
 800ff6e:	4618      	mov	r0, r3
 800ff70:	f7f6 fee0 	bl	8006d34 <HAL_PCD_EP_SetStall>
 800ff74:	4603      	mov	r3, r0
 800ff76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ff78:	7bfb      	ldrb	r3, [r7, #15]
 800ff7a:	4618      	mov	r0, r3
 800ff7c:	f000 f91a 	bl	80101b4 <USBD_Get_USB_Status>
 800ff80:	4603      	mov	r3, r0
 800ff82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff84:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff86:	4618      	mov	r0, r3
 800ff88:	3710      	adds	r7, #16
 800ff8a:	46bd      	mov	sp, r7
 800ff8c:	bd80      	pop	{r7, pc}

0800ff8e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ff8e:	b580      	push	{r7, lr}
 800ff90:	b084      	sub	sp, #16
 800ff92:	af00      	add	r7, sp, #0
 800ff94:	6078      	str	r0, [r7, #4]
 800ff96:	460b      	mov	r3, r1
 800ff98:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ffa8:	78fa      	ldrb	r2, [r7, #3]
 800ffaa:	4611      	mov	r1, r2
 800ffac:	4618      	mov	r0, r3
 800ffae:	f7f6 ff24 	bl	8006dfa <HAL_PCD_EP_ClrStall>
 800ffb2:	4603      	mov	r3, r0
 800ffb4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ffb6:	7bfb      	ldrb	r3, [r7, #15]
 800ffb8:	4618      	mov	r0, r3
 800ffba:	f000 f8fb 	bl	80101b4 <USBD_Get_USB_Status>
 800ffbe:	4603      	mov	r3, r0
 800ffc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ffc2:	7bbb      	ldrb	r3, [r7, #14]
}
 800ffc4:	4618      	mov	r0, r3
 800ffc6:	3710      	adds	r7, #16
 800ffc8:	46bd      	mov	sp, r7
 800ffca:	bd80      	pop	{r7, pc}

0800ffcc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ffcc:	b480      	push	{r7}
 800ffce:	b085      	sub	sp, #20
 800ffd0:	af00      	add	r7, sp, #0
 800ffd2:	6078      	str	r0, [r7, #4]
 800ffd4:	460b      	mov	r3, r1
 800ffd6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ffde:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ffe0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	da0b      	bge.n	8010000 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ffe8:	78fb      	ldrb	r3, [r7, #3]
 800ffea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ffee:	68f9      	ldr	r1, [r7, #12]
 800fff0:	4613      	mov	r3, r2
 800fff2:	00db      	lsls	r3, r3, #3
 800fff4:	4413      	add	r3, r2
 800fff6:	009b      	lsls	r3, r3, #2
 800fff8:	440b      	add	r3, r1
 800fffa:	3316      	adds	r3, #22
 800fffc:	781b      	ldrb	r3, [r3, #0]
 800fffe:	e00b      	b.n	8010018 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010000:	78fb      	ldrb	r3, [r7, #3]
 8010002:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010006:	68f9      	ldr	r1, [r7, #12]
 8010008:	4613      	mov	r3, r2
 801000a:	00db      	lsls	r3, r3, #3
 801000c:	4413      	add	r3, r2
 801000e:	009b      	lsls	r3, r3, #2
 8010010:	440b      	add	r3, r1
 8010012:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8010016:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010018:	4618      	mov	r0, r3
 801001a:	3714      	adds	r7, #20
 801001c:	46bd      	mov	sp, r7
 801001e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010022:	4770      	bx	lr

08010024 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010024:	b580      	push	{r7, lr}
 8010026:	b084      	sub	sp, #16
 8010028:	af00      	add	r7, sp, #0
 801002a:	6078      	str	r0, [r7, #4]
 801002c:	460b      	mov	r3, r1
 801002e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010030:	2300      	movs	r3, #0
 8010032:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010034:	2300      	movs	r3, #0
 8010036:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801003e:	78fa      	ldrb	r2, [r7, #3]
 8010040:	4611      	mov	r1, r2
 8010042:	4618      	mov	r0, r3
 8010044:	f7f6 fd11 	bl	8006a6a <HAL_PCD_SetAddress>
 8010048:	4603      	mov	r3, r0
 801004a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801004c:	7bfb      	ldrb	r3, [r7, #15]
 801004e:	4618      	mov	r0, r3
 8010050:	f000 f8b0 	bl	80101b4 <USBD_Get_USB_Status>
 8010054:	4603      	mov	r3, r0
 8010056:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010058:	7bbb      	ldrb	r3, [r7, #14]
}
 801005a:	4618      	mov	r0, r3
 801005c:	3710      	adds	r7, #16
 801005e:	46bd      	mov	sp, r7
 8010060:	bd80      	pop	{r7, pc}

08010062 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010062:	b580      	push	{r7, lr}
 8010064:	b086      	sub	sp, #24
 8010066:	af00      	add	r7, sp, #0
 8010068:	60f8      	str	r0, [r7, #12]
 801006a:	607a      	str	r2, [r7, #4]
 801006c:	603b      	str	r3, [r7, #0]
 801006e:	460b      	mov	r3, r1
 8010070:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010072:	2300      	movs	r3, #0
 8010074:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010076:	2300      	movs	r3, #0
 8010078:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010080:	7af9      	ldrb	r1, [r7, #11]
 8010082:	683b      	ldr	r3, [r7, #0]
 8010084:	687a      	ldr	r2, [r7, #4]
 8010086:	f7f6 fe1b 	bl	8006cc0 <HAL_PCD_EP_Transmit>
 801008a:	4603      	mov	r3, r0
 801008c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801008e:	7dfb      	ldrb	r3, [r7, #23]
 8010090:	4618      	mov	r0, r3
 8010092:	f000 f88f 	bl	80101b4 <USBD_Get_USB_Status>
 8010096:	4603      	mov	r3, r0
 8010098:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801009a:	7dbb      	ldrb	r3, [r7, #22]
}
 801009c:	4618      	mov	r0, r3
 801009e:	3718      	adds	r7, #24
 80100a0:	46bd      	mov	sp, r7
 80100a2:	bd80      	pop	{r7, pc}

080100a4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80100a4:	b580      	push	{r7, lr}
 80100a6:	b086      	sub	sp, #24
 80100a8:	af00      	add	r7, sp, #0
 80100aa:	60f8      	str	r0, [r7, #12]
 80100ac:	607a      	str	r2, [r7, #4]
 80100ae:	603b      	str	r3, [r7, #0]
 80100b0:	460b      	mov	r3, r1
 80100b2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80100b4:	2300      	movs	r3, #0
 80100b6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80100b8:	2300      	movs	r3, #0
 80100ba:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80100c2:	7af9      	ldrb	r1, [r7, #11]
 80100c4:	683b      	ldr	r3, [r7, #0]
 80100c6:	687a      	ldr	r2, [r7, #4]
 80100c8:	f7f6 fda7 	bl	8006c1a <HAL_PCD_EP_Receive>
 80100cc:	4603      	mov	r3, r0
 80100ce:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80100d0:	7dfb      	ldrb	r3, [r7, #23]
 80100d2:	4618      	mov	r0, r3
 80100d4:	f000 f86e 	bl	80101b4 <USBD_Get_USB_Status>
 80100d8:	4603      	mov	r3, r0
 80100da:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80100dc:	7dbb      	ldrb	r3, [r7, #22]
}
 80100de:	4618      	mov	r0, r3
 80100e0:	3718      	adds	r7, #24
 80100e2:	46bd      	mov	sp, r7
 80100e4:	bd80      	pop	{r7, pc}

080100e6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80100e6:	b580      	push	{r7, lr}
 80100e8:	b082      	sub	sp, #8
 80100ea:	af00      	add	r7, sp, #0
 80100ec:	6078      	str	r0, [r7, #4]
 80100ee:	460b      	mov	r3, r1
 80100f0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80100f8:	78fa      	ldrb	r2, [r7, #3]
 80100fa:	4611      	mov	r1, r2
 80100fc:	4618      	mov	r0, r3
 80100fe:	f7f6 fdc7 	bl	8006c90 <HAL_PCD_EP_GetRxCount>
 8010102:	4603      	mov	r3, r0
}
 8010104:	4618      	mov	r0, r3
 8010106:	3708      	adds	r7, #8
 8010108:	46bd      	mov	sp, r7
 801010a:	bd80      	pop	{r7, pc}

0801010c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 801010c:	b580      	push	{r7, lr}
 801010e:	b082      	sub	sp, #8
 8010110:	af00      	add	r7, sp, #0
 8010112:	6078      	str	r0, [r7, #4]
 8010114:	460b      	mov	r3, r1
 8010116:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8010118:	78fb      	ldrb	r3, [r7, #3]
 801011a:	2b00      	cmp	r3, #0
 801011c:	d002      	beq.n	8010124 <HAL_PCDEx_LPM_Callback+0x18>
 801011e:	2b01      	cmp	r3, #1
 8010120:	d01f      	beq.n	8010162 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8010122:	e03b      	b.n	801019c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	7adb      	ldrb	r3, [r3, #11]
 8010128:	2b00      	cmp	r3, #0
 801012a:	d007      	beq.n	801013c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801012c:	f000 f83c 	bl	80101a8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010130:	4b1c      	ldr	r3, [pc, #112]	@ (80101a4 <HAL_PCDEx_LPM_Callback+0x98>)
 8010132:	691b      	ldr	r3, [r3, #16]
 8010134:	4a1b      	ldr	r2, [pc, #108]	@ (80101a4 <HAL_PCDEx_LPM_Callback+0x98>)
 8010136:	f023 0306 	bic.w	r3, r3, #6
 801013a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	687a      	ldr	r2, [r7, #4]
 8010148:	6812      	ldr	r2, [r2, #0]
 801014a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801014e:	f023 0301 	bic.w	r3, r3, #1
 8010152:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801015a:	4618      	mov	r0, r3
 801015c:	f7fe fa80 	bl	800e660 <USBD_LL_Resume>
    break;
 8010160:	e01c      	b.n	801019c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	687a      	ldr	r2, [r7, #4]
 801016e:	6812      	ldr	r2, [r2, #0]
 8010170:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010174:	f043 0301 	orr.w	r3, r3, #1
 8010178:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8010180:	4618      	mov	r0, r3
 8010182:	f7fe fa51 	bl	800e628 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	7adb      	ldrb	r3, [r3, #11]
 801018a:	2b00      	cmp	r3, #0
 801018c:	d005      	beq.n	801019a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801018e:	4b05      	ldr	r3, [pc, #20]	@ (80101a4 <HAL_PCDEx_LPM_Callback+0x98>)
 8010190:	691b      	ldr	r3, [r3, #16]
 8010192:	4a04      	ldr	r2, [pc, #16]	@ (80101a4 <HAL_PCDEx_LPM_Callback+0x98>)
 8010194:	f043 0306 	orr.w	r3, r3, #6
 8010198:	6113      	str	r3, [r2, #16]
    break;
 801019a:	bf00      	nop
}
 801019c:	bf00      	nop
 801019e:	3708      	adds	r7, #8
 80101a0:	46bd      	mov	sp, r7
 80101a2:	bd80      	pop	{r7, pc}
 80101a4:	e000ed00 	.word	0xe000ed00

080101a8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80101a8:	b580      	push	{r7, lr}
 80101aa:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80101ac:	f7f2 ff96 	bl	80030dc <SystemClock_Config>
}
 80101b0:	bf00      	nop
 80101b2:	bd80      	pop	{r7, pc}

080101b4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80101b4:	b480      	push	{r7}
 80101b6:	b085      	sub	sp, #20
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	4603      	mov	r3, r0
 80101bc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80101be:	2300      	movs	r3, #0
 80101c0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80101c2:	79fb      	ldrb	r3, [r7, #7]
 80101c4:	2b03      	cmp	r3, #3
 80101c6:	d817      	bhi.n	80101f8 <USBD_Get_USB_Status+0x44>
 80101c8:	a201      	add	r2, pc, #4	@ (adr r2, 80101d0 <USBD_Get_USB_Status+0x1c>)
 80101ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101ce:	bf00      	nop
 80101d0:	080101e1 	.word	0x080101e1
 80101d4:	080101e7 	.word	0x080101e7
 80101d8:	080101ed 	.word	0x080101ed
 80101dc:	080101f3 	.word	0x080101f3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80101e0:	2300      	movs	r3, #0
 80101e2:	73fb      	strb	r3, [r7, #15]
    break;
 80101e4:	e00b      	b.n	80101fe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80101e6:	2303      	movs	r3, #3
 80101e8:	73fb      	strb	r3, [r7, #15]
    break;
 80101ea:	e008      	b.n	80101fe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80101ec:	2301      	movs	r3, #1
 80101ee:	73fb      	strb	r3, [r7, #15]
    break;
 80101f0:	e005      	b.n	80101fe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80101f2:	2303      	movs	r3, #3
 80101f4:	73fb      	strb	r3, [r7, #15]
    break;
 80101f6:	e002      	b.n	80101fe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80101f8:	2303      	movs	r3, #3
 80101fa:	73fb      	strb	r3, [r7, #15]
    break;
 80101fc:	bf00      	nop
  }
  return usb_status;
 80101fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8010200:	4618      	mov	r0, r3
 8010202:	3714      	adds	r7, #20
 8010204:	46bd      	mov	sp, r7
 8010206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801020a:	4770      	bx	lr

0801020c <malloc>:
 801020c:	4b02      	ldr	r3, [pc, #8]	@ (8010218 <malloc+0xc>)
 801020e:	4601      	mov	r1, r0
 8010210:	6818      	ldr	r0, [r3, #0]
 8010212:	f000 b82d 	b.w	8010270 <_malloc_r>
 8010216:	bf00      	nop
 8010218:	20000118 	.word	0x20000118

0801021c <free>:
 801021c:	4b02      	ldr	r3, [pc, #8]	@ (8010228 <free+0xc>)
 801021e:	4601      	mov	r1, r0
 8010220:	6818      	ldr	r0, [r3, #0]
 8010222:	f001 bd19 	b.w	8011c58 <_free_r>
 8010226:	bf00      	nop
 8010228:	20000118 	.word	0x20000118

0801022c <sbrk_aligned>:
 801022c:	b570      	push	{r4, r5, r6, lr}
 801022e:	4e0f      	ldr	r6, [pc, #60]	@ (801026c <sbrk_aligned+0x40>)
 8010230:	460c      	mov	r4, r1
 8010232:	6831      	ldr	r1, [r6, #0]
 8010234:	4605      	mov	r5, r0
 8010236:	b911      	cbnz	r1, 801023e <sbrk_aligned+0x12>
 8010238:	f000 fe64 	bl	8010f04 <_sbrk_r>
 801023c:	6030      	str	r0, [r6, #0]
 801023e:	4621      	mov	r1, r4
 8010240:	4628      	mov	r0, r5
 8010242:	f000 fe5f 	bl	8010f04 <_sbrk_r>
 8010246:	1c43      	adds	r3, r0, #1
 8010248:	d103      	bne.n	8010252 <sbrk_aligned+0x26>
 801024a:	f04f 34ff 	mov.w	r4, #4294967295
 801024e:	4620      	mov	r0, r4
 8010250:	bd70      	pop	{r4, r5, r6, pc}
 8010252:	1cc4      	adds	r4, r0, #3
 8010254:	f024 0403 	bic.w	r4, r4, #3
 8010258:	42a0      	cmp	r0, r4
 801025a:	d0f8      	beq.n	801024e <sbrk_aligned+0x22>
 801025c:	1a21      	subs	r1, r4, r0
 801025e:	4628      	mov	r0, r5
 8010260:	f000 fe50 	bl	8010f04 <_sbrk_r>
 8010264:	3001      	adds	r0, #1
 8010266:	d1f2      	bne.n	801024e <sbrk_aligned+0x22>
 8010268:	e7ef      	b.n	801024a <sbrk_aligned+0x1e>
 801026a:	bf00      	nop
 801026c:	200022b0 	.word	0x200022b0

08010270 <_malloc_r>:
 8010270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010274:	1ccd      	adds	r5, r1, #3
 8010276:	f025 0503 	bic.w	r5, r5, #3
 801027a:	3508      	adds	r5, #8
 801027c:	2d0c      	cmp	r5, #12
 801027e:	bf38      	it	cc
 8010280:	250c      	movcc	r5, #12
 8010282:	2d00      	cmp	r5, #0
 8010284:	4606      	mov	r6, r0
 8010286:	db01      	blt.n	801028c <_malloc_r+0x1c>
 8010288:	42a9      	cmp	r1, r5
 801028a:	d904      	bls.n	8010296 <_malloc_r+0x26>
 801028c:	230c      	movs	r3, #12
 801028e:	6033      	str	r3, [r6, #0]
 8010290:	2000      	movs	r0, #0
 8010292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010296:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801036c <_malloc_r+0xfc>
 801029a:	f000 f869 	bl	8010370 <__malloc_lock>
 801029e:	f8d8 3000 	ldr.w	r3, [r8]
 80102a2:	461c      	mov	r4, r3
 80102a4:	bb44      	cbnz	r4, 80102f8 <_malloc_r+0x88>
 80102a6:	4629      	mov	r1, r5
 80102a8:	4630      	mov	r0, r6
 80102aa:	f7ff ffbf 	bl	801022c <sbrk_aligned>
 80102ae:	1c43      	adds	r3, r0, #1
 80102b0:	4604      	mov	r4, r0
 80102b2:	d158      	bne.n	8010366 <_malloc_r+0xf6>
 80102b4:	f8d8 4000 	ldr.w	r4, [r8]
 80102b8:	4627      	mov	r7, r4
 80102ba:	2f00      	cmp	r7, #0
 80102bc:	d143      	bne.n	8010346 <_malloc_r+0xd6>
 80102be:	2c00      	cmp	r4, #0
 80102c0:	d04b      	beq.n	801035a <_malloc_r+0xea>
 80102c2:	6823      	ldr	r3, [r4, #0]
 80102c4:	4639      	mov	r1, r7
 80102c6:	4630      	mov	r0, r6
 80102c8:	eb04 0903 	add.w	r9, r4, r3
 80102cc:	f000 fe1a 	bl	8010f04 <_sbrk_r>
 80102d0:	4581      	cmp	r9, r0
 80102d2:	d142      	bne.n	801035a <_malloc_r+0xea>
 80102d4:	6821      	ldr	r1, [r4, #0]
 80102d6:	1a6d      	subs	r5, r5, r1
 80102d8:	4629      	mov	r1, r5
 80102da:	4630      	mov	r0, r6
 80102dc:	f7ff ffa6 	bl	801022c <sbrk_aligned>
 80102e0:	3001      	adds	r0, #1
 80102e2:	d03a      	beq.n	801035a <_malloc_r+0xea>
 80102e4:	6823      	ldr	r3, [r4, #0]
 80102e6:	442b      	add	r3, r5
 80102e8:	6023      	str	r3, [r4, #0]
 80102ea:	f8d8 3000 	ldr.w	r3, [r8]
 80102ee:	685a      	ldr	r2, [r3, #4]
 80102f0:	bb62      	cbnz	r2, 801034c <_malloc_r+0xdc>
 80102f2:	f8c8 7000 	str.w	r7, [r8]
 80102f6:	e00f      	b.n	8010318 <_malloc_r+0xa8>
 80102f8:	6822      	ldr	r2, [r4, #0]
 80102fa:	1b52      	subs	r2, r2, r5
 80102fc:	d420      	bmi.n	8010340 <_malloc_r+0xd0>
 80102fe:	2a0b      	cmp	r2, #11
 8010300:	d917      	bls.n	8010332 <_malloc_r+0xc2>
 8010302:	1961      	adds	r1, r4, r5
 8010304:	42a3      	cmp	r3, r4
 8010306:	6025      	str	r5, [r4, #0]
 8010308:	bf18      	it	ne
 801030a:	6059      	strne	r1, [r3, #4]
 801030c:	6863      	ldr	r3, [r4, #4]
 801030e:	bf08      	it	eq
 8010310:	f8c8 1000 	streq.w	r1, [r8]
 8010314:	5162      	str	r2, [r4, r5]
 8010316:	604b      	str	r3, [r1, #4]
 8010318:	4630      	mov	r0, r6
 801031a:	f000 f82f 	bl	801037c <__malloc_unlock>
 801031e:	f104 000b 	add.w	r0, r4, #11
 8010322:	1d23      	adds	r3, r4, #4
 8010324:	f020 0007 	bic.w	r0, r0, #7
 8010328:	1ac2      	subs	r2, r0, r3
 801032a:	bf1c      	itt	ne
 801032c:	1a1b      	subne	r3, r3, r0
 801032e:	50a3      	strne	r3, [r4, r2]
 8010330:	e7af      	b.n	8010292 <_malloc_r+0x22>
 8010332:	6862      	ldr	r2, [r4, #4]
 8010334:	42a3      	cmp	r3, r4
 8010336:	bf0c      	ite	eq
 8010338:	f8c8 2000 	streq.w	r2, [r8]
 801033c:	605a      	strne	r2, [r3, #4]
 801033e:	e7eb      	b.n	8010318 <_malloc_r+0xa8>
 8010340:	4623      	mov	r3, r4
 8010342:	6864      	ldr	r4, [r4, #4]
 8010344:	e7ae      	b.n	80102a4 <_malloc_r+0x34>
 8010346:	463c      	mov	r4, r7
 8010348:	687f      	ldr	r7, [r7, #4]
 801034a:	e7b6      	b.n	80102ba <_malloc_r+0x4a>
 801034c:	461a      	mov	r2, r3
 801034e:	685b      	ldr	r3, [r3, #4]
 8010350:	42a3      	cmp	r3, r4
 8010352:	d1fb      	bne.n	801034c <_malloc_r+0xdc>
 8010354:	2300      	movs	r3, #0
 8010356:	6053      	str	r3, [r2, #4]
 8010358:	e7de      	b.n	8010318 <_malloc_r+0xa8>
 801035a:	230c      	movs	r3, #12
 801035c:	6033      	str	r3, [r6, #0]
 801035e:	4630      	mov	r0, r6
 8010360:	f000 f80c 	bl	801037c <__malloc_unlock>
 8010364:	e794      	b.n	8010290 <_malloc_r+0x20>
 8010366:	6005      	str	r5, [r0, #0]
 8010368:	e7d6      	b.n	8010318 <_malloc_r+0xa8>
 801036a:	bf00      	nop
 801036c:	200022b4 	.word	0x200022b4

08010370 <__malloc_lock>:
 8010370:	4801      	ldr	r0, [pc, #4]	@ (8010378 <__malloc_lock+0x8>)
 8010372:	f000 be14 	b.w	8010f9e <__retarget_lock_acquire_recursive>
 8010376:	bf00      	nop
 8010378:	200023f8 	.word	0x200023f8

0801037c <__malloc_unlock>:
 801037c:	4801      	ldr	r0, [pc, #4]	@ (8010384 <__malloc_unlock+0x8>)
 801037e:	f000 be0f 	b.w	8010fa0 <__retarget_lock_release_recursive>
 8010382:	bf00      	nop
 8010384:	200023f8 	.word	0x200023f8

08010388 <__cvt>:
 8010388:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801038c:	ec57 6b10 	vmov	r6, r7, d0
 8010390:	2f00      	cmp	r7, #0
 8010392:	460c      	mov	r4, r1
 8010394:	4619      	mov	r1, r3
 8010396:	463b      	mov	r3, r7
 8010398:	bfbb      	ittet	lt
 801039a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801039e:	461f      	movlt	r7, r3
 80103a0:	2300      	movge	r3, #0
 80103a2:	232d      	movlt	r3, #45	@ 0x2d
 80103a4:	700b      	strb	r3, [r1, #0]
 80103a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80103a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80103ac:	4691      	mov	r9, r2
 80103ae:	f023 0820 	bic.w	r8, r3, #32
 80103b2:	bfbc      	itt	lt
 80103b4:	4632      	movlt	r2, r6
 80103b6:	4616      	movlt	r6, r2
 80103b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80103bc:	d005      	beq.n	80103ca <__cvt+0x42>
 80103be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80103c2:	d100      	bne.n	80103c6 <__cvt+0x3e>
 80103c4:	3401      	adds	r4, #1
 80103c6:	2102      	movs	r1, #2
 80103c8:	e000      	b.n	80103cc <__cvt+0x44>
 80103ca:	2103      	movs	r1, #3
 80103cc:	ab03      	add	r3, sp, #12
 80103ce:	9301      	str	r3, [sp, #4]
 80103d0:	ab02      	add	r3, sp, #8
 80103d2:	9300      	str	r3, [sp, #0]
 80103d4:	ec47 6b10 	vmov	d0, r6, r7
 80103d8:	4653      	mov	r3, sl
 80103da:	4622      	mov	r2, r4
 80103dc:	f000 fe6c 	bl	80110b8 <_dtoa_r>
 80103e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80103e4:	4605      	mov	r5, r0
 80103e6:	d119      	bne.n	801041c <__cvt+0x94>
 80103e8:	f019 0f01 	tst.w	r9, #1
 80103ec:	d00e      	beq.n	801040c <__cvt+0x84>
 80103ee:	eb00 0904 	add.w	r9, r0, r4
 80103f2:	2200      	movs	r2, #0
 80103f4:	2300      	movs	r3, #0
 80103f6:	4630      	mov	r0, r6
 80103f8:	4639      	mov	r1, r7
 80103fa:	f7f0 fb8d 	bl	8000b18 <__aeabi_dcmpeq>
 80103fe:	b108      	cbz	r0, 8010404 <__cvt+0x7c>
 8010400:	f8cd 900c 	str.w	r9, [sp, #12]
 8010404:	2230      	movs	r2, #48	@ 0x30
 8010406:	9b03      	ldr	r3, [sp, #12]
 8010408:	454b      	cmp	r3, r9
 801040a:	d31e      	bcc.n	801044a <__cvt+0xc2>
 801040c:	9b03      	ldr	r3, [sp, #12]
 801040e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010410:	1b5b      	subs	r3, r3, r5
 8010412:	4628      	mov	r0, r5
 8010414:	6013      	str	r3, [r2, #0]
 8010416:	b004      	add	sp, #16
 8010418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801041c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010420:	eb00 0904 	add.w	r9, r0, r4
 8010424:	d1e5      	bne.n	80103f2 <__cvt+0x6a>
 8010426:	7803      	ldrb	r3, [r0, #0]
 8010428:	2b30      	cmp	r3, #48	@ 0x30
 801042a:	d10a      	bne.n	8010442 <__cvt+0xba>
 801042c:	2200      	movs	r2, #0
 801042e:	2300      	movs	r3, #0
 8010430:	4630      	mov	r0, r6
 8010432:	4639      	mov	r1, r7
 8010434:	f7f0 fb70 	bl	8000b18 <__aeabi_dcmpeq>
 8010438:	b918      	cbnz	r0, 8010442 <__cvt+0xba>
 801043a:	f1c4 0401 	rsb	r4, r4, #1
 801043e:	f8ca 4000 	str.w	r4, [sl]
 8010442:	f8da 3000 	ldr.w	r3, [sl]
 8010446:	4499      	add	r9, r3
 8010448:	e7d3      	b.n	80103f2 <__cvt+0x6a>
 801044a:	1c59      	adds	r1, r3, #1
 801044c:	9103      	str	r1, [sp, #12]
 801044e:	701a      	strb	r2, [r3, #0]
 8010450:	e7d9      	b.n	8010406 <__cvt+0x7e>

08010452 <__exponent>:
 8010452:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010454:	2900      	cmp	r1, #0
 8010456:	bfba      	itte	lt
 8010458:	4249      	neglt	r1, r1
 801045a:	232d      	movlt	r3, #45	@ 0x2d
 801045c:	232b      	movge	r3, #43	@ 0x2b
 801045e:	2909      	cmp	r1, #9
 8010460:	7002      	strb	r2, [r0, #0]
 8010462:	7043      	strb	r3, [r0, #1]
 8010464:	dd29      	ble.n	80104ba <__exponent+0x68>
 8010466:	f10d 0307 	add.w	r3, sp, #7
 801046a:	461d      	mov	r5, r3
 801046c:	270a      	movs	r7, #10
 801046e:	461a      	mov	r2, r3
 8010470:	fbb1 f6f7 	udiv	r6, r1, r7
 8010474:	fb07 1416 	mls	r4, r7, r6, r1
 8010478:	3430      	adds	r4, #48	@ 0x30
 801047a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801047e:	460c      	mov	r4, r1
 8010480:	2c63      	cmp	r4, #99	@ 0x63
 8010482:	f103 33ff 	add.w	r3, r3, #4294967295
 8010486:	4631      	mov	r1, r6
 8010488:	dcf1      	bgt.n	801046e <__exponent+0x1c>
 801048a:	3130      	adds	r1, #48	@ 0x30
 801048c:	1e94      	subs	r4, r2, #2
 801048e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010492:	1c41      	adds	r1, r0, #1
 8010494:	4623      	mov	r3, r4
 8010496:	42ab      	cmp	r3, r5
 8010498:	d30a      	bcc.n	80104b0 <__exponent+0x5e>
 801049a:	f10d 0309 	add.w	r3, sp, #9
 801049e:	1a9b      	subs	r3, r3, r2
 80104a0:	42ac      	cmp	r4, r5
 80104a2:	bf88      	it	hi
 80104a4:	2300      	movhi	r3, #0
 80104a6:	3302      	adds	r3, #2
 80104a8:	4403      	add	r3, r0
 80104aa:	1a18      	subs	r0, r3, r0
 80104ac:	b003      	add	sp, #12
 80104ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80104b0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80104b4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80104b8:	e7ed      	b.n	8010496 <__exponent+0x44>
 80104ba:	2330      	movs	r3, #48	@ 0x30
 80104bc:	3130      	adds	r1, #48	@ 0x30
 80104be:	7083      	strb	r3, [r0, #2]
 80104c0:	70c1      	strb	r1, [r0, #3]
 80104c2:	1d03      	adds	r3, r0, #4
 80104c4:	e7f1      	b.n	80104aa <__exponent+0x58>
	...

080104c8 <_printf_float>:
 80104c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104cc:	b08d      	sub	sp, #52	@ 0x34
 80104ce:	460c      	mov	r4, r1
 80104d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80104d4:	4616      	mov	r6, r2
 80104d6:	461f      	mov	r7, r3
 80104d8:	4605      	mov	r5, r0
 80104da:	f000 fcdb 	bl	8010e94 <_localeconv_r>
 80104de:	6803      	ldr	r3, [r0, #0]
 80104e0:	9304      	str	r3, [sp, #16]
 80104e2:	4618      	mov	r0, r3
 80104e4:	f7ef feec 	bl	80002c0 <strlen>
 80104e8:	2300      	movs	r3, #0
 80104ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80104ec:	f8d8 3000 	ldr.w	r3, [r8]
 80104f0:	9005      	str	r0, [sp, #20]
 80104f2:	3307      	adds	r3, #7
 80104f4:	f023 0307 	bic.w	r3, r3, #7
 80104f8:	f103 0208 	add.w	r2, r3, #8
 80104fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010500:	f8d4 b000 	ldr.w	fp, [r4]
 8010504:	f8c8 2000 	str.w	r2, [r8]
 8010508:	e9d3 8900 	ldrd	r8, r9, [r3]
 801050c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010510:	9307      	str	r3, [sp, #28]
 8010512:	f8cd 8018 	str.w	r8, [sp, #24]
 8010516:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801051a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801051e:	4b9c      	ldr	r3, [pc, #624]	@ (8010790 <_printf_float+0x2c8>)
 8010520:	f04f 32ff 	mov.w	r2, #4294967295
 8010524:	f7f0 fb2a 	bl	8000b7c <__aeabi_dcmpun>
 8010528:	bb70      	cbnz	r0, 8010588 <_printf_float+0xc0>
 801052a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801052e:	4b98      	ldr	r3, [pc, #608]	@ (8010790 <_printf_float+0x2c8>)
 8010530:	f04f 32ff 	mov.w	r2, #4294967295
 8010534:	f7f0 fb04 	bl	8000b40 <__aeabi_dcmple>
 8010538:	bb30      	cbnz	r0, 8010588 <_printf_float+0xc0>
 801053a:	2200      	movs	r2, #0
 801053c:	2300      	movs	r3, #0
 801053e:	4640      	mov	r0, r8
 8010540:	4649      	mov	r1, r9
 8010542:	f7f0 faf3 	bl	8000b2c <__aeabi_dcmplt>
 8010546:	b110      	cbz	r0, 801054e <_printf_float+0x86>
 8010548:	232d      	movs	r3, #45	@ 0x2d
 801054a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801054e:	4a91      	ldr	r2, [pc, #580]	@ (8010794 <_printf_float+0x2cc>)
 8010550:	4b91      	ldr	r3, [pc, #580]	@ (8010798 <_printf_float+0x2d0>)
 8010552:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010556:	bf8c      	ite	hi
 8010558:	4690      	movhi	r8, r2
 801055a:	4698      	movls	r8, r3
 801055c:	2303      	movs	r3, #3
 801055e:	6123      	str	r3, [r4, #16]
 8010560:	f02b 0304 	bic.w	r3, fp, #4
 8010564:	6023      	str	r3, [r4, #0]
 8010566:	f04f 0900 	mov.w	r9, #0
 801056a:	9700      	str	r7, [sp, #0]
 801056c:	4633      	mov	r3, r6
 801056e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010570:	4621      	mov	r1, r4
 8010572:	4628      	mov	r0, r5
 8010574:	f000 f9d2 	bl	801091c <_printf_common>
 8010578:	3001      	adds	r0, #1
 801057a:	f040 808d 	bne.w	8010698 <_printf_float+0x1d0>
 801057e:	f04f 30ff 	mov.w	r0, #4294967295
 8010582:	b00d      	add	sp, #52	@ 0x34
 8010584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010588:	4642      	mov	r2, r8
 801058a:	464b      	mov	r3, r9
 801058c:	4640      	mov	r0, r8
 801058e:	4649      	mov	r1, r9
 8010590:	f7f0 faf4 	bl	8000b7c <__aeabi_dcmpun>
 8010594:	b140      	cbz	r0, 80105a8 <_printf_float+0xe0>
 8010596:	464b      	mov	r3, r9
 8010598:	2b00      	cmp	r3, #0
 801059a:	bfbc      	itt	lt
 801059c:	232d      	movlt	r3, #45	@ 0x2d
 801059e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80105a2:	4a7e      	ldr	r2, [pc, #504]	@ (801079c <_printf_float+0x2d4>)
 80105a4:	4b7e      	ldr	r3, [pc, #504]	@ (80107a0 <_printf_float+0x2d8>)
 80105a6:	e7d4      	b.n	8010552 <_printf_float+0x8a>
 80105a8:	6863      	ldr	r3, [r4, #4]
 80105aa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80105ae:	9206      	str	r2, [sp, #24]
 80105b0:	1c5a      	adds	r2, r3, #1
 80105b2:	d13b      	bne.n	801062c <_printf_float+0x164>
 80105b4:	2306      	movs	r3, #6
 80105b6:	6063      	str	r3, [r4, #4]
 80105b8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80105bc:	2300      	movs	r3, #0
 80105be:	6022      	str	r2, [r4, #0]
 80105c0:	9303      	str	r3, [sp, #12]
 80105c2:	ab0a      	add	r3, sp, #40	@ 0x28
 80105c4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80105c8:	ab09      	add	r3, sp, #36	@ 0x24
 80105ca:	9300      	str	r3, [sp, #0]
 80105cc:	6861      	ldr	r1, [r4, #4]
 80105ce:	ec49 8b10 	vmov	d0, r8, r9
 80105d2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80105d6:	4628      	mov	r0, r5
 80105d8:	f7ff fed6 	bl	8010388 <__cvt>
 80105dc:	9b06      	ldr	r3, [sp, #24]
 80105de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80105e0:	2b47      	cmp	r3, #71	@ 0x47
 80105e2:	4680      	mov	r8, r0
 80105e4:	d129      	bne.n	801063a <_printf_float+0x172>
 80105e6:	1cc8      	adds	r0, r1, #3
 80105e8:	db02      	blt.n	80105f0 <_printf_float+0x128>
 80105ea:	6863      	ldr	r3, [r4, #4]
 80105ec:	4299      	cmp	r1, r3
 80105ee:	dd41      	ble.n	8010674 <_printf_float+0x1ac>
 80105f0:	f1aa 0a02 	sub.w	sl, sl, #2
 80105f4:	fa5f fa8a 	uxtb.w	sl, sl
 80105f8:	3901      	subs	r1, #1
 80105fa:	4652      	mov	r2, sl
 80105fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010600:	9109      	str	r1, [sp, #36]	@ 0x24
 8010602:	f7ff ff26 	bl	8010452 <__exponent>
 8010606:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010608:	1813      	adds	r3, r2, r0
 801060a:	2a01      	cmp	r2, #1
 801060c:	4681      	mov	r9, r0
 801060e:	6123      	str	r3, [r4, #16]
 8010610:	dc02      	bgt.n	8010618 <_printf_float+0x150>
 8010612:	6822      	ldr	r2, [r4, #0]
 8010614:	07d2      	lsls	r2, r2, #31
 8010616:	d501      	bpl.n	801061c <_printf_float+0x154>
 8010618:	3301      	adds	r3, #1
 801061a:	6123      	str	r3, [r4, #16]
 801061c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010620:	2b00      	cmp	r3, #0
 8010622:	d0a2      	beq.n	801056a <_printf_float+0xa2>
 8010624:	232d      	movs	r3, #45	@ 0x2d
 8010626:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801062a:	e79e      	b.n	801056a <_printf_float+0xa2>
 801062c:	9a06      	ldr	r2, [sp, #24]
 801062e:	2a47      	cmp	r2, #71	@ 0x47
 8010630:	d1c2      	bne.n	80105b8 <_printf_float+0xf0>
 8010632:	2b00      	cmp	r3, #0
 8010634:	d1c0      	bne.n	80105b8 <_printf_float+0xf0>
 8010636:	2301      	movs	r3, #1
 8010638:	e7bd      	b.n	80105b6 <_printf_float+0xee>
 801063a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801063e:	d9db      	bls.n	80105f8 <_printf_float+0x130>
 8010640:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010644:	d118      	bne.n	8010678 <_printf_float+0x1b0>
 8010646:	2900      	cmp	r1, #0
 8010648:	6863      	ldr	r3, [r4, #4]
 801064a:	dd0b      	ble.n	8010664 <_printf_float+0x19c>
 801064c:	6121      	str	r1, [r4, #16]
 801064e:	b913      	cbnz	r3, 8010656 <_printf_float+0x18e>
 8010650:	6822      	ldr	r2, [r4, #0]
 8010652:	07d0      	lsls	r0, r2, #31
 8010654:	d502      	bpl.n	801065c <_printf_float+0x194>
 8010656:	3301      	adds	r3, #1
 8010658:	440b      	add	r3, r1
 801065a:	6123      	str	r3, [r4, #16]
 801065c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801065e:	f04f 0900 	mov.w	r9, #0
 8010662:	e7db      	b.n	801061c <_printf_float+0x154>
 8010664:	b913      	cbnz	r3, 801066c <_printf_float+0x1a4>
 8010666:	6822      	ldr	r2, [r4, #0]
 8010668:	07d2      	lsls	r2, r2, #31
 801066a:	d501      	bpl.n	8010670 <_printf_float+0x1a8>
 801066c:	3302      	adds	r3, #2
 801066e:	e7f4      	b.n	801065a <_printf_float+0x192>
 8010670:	2301      	movs	r3, #1
 8010672:	e7f2      	b.n	801065a <_printf_float+0x192>
 8010674:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010678:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801067a:	4299      	cmp	r1, r3
 801067c:	db05      	blt.n	801068a <_printf_float+0x1c2>
 801067e:	6823      	ldr	r3, [r4, #0]
 8010680:	6121      	str	r1, [r4, #16]
 8010682:	07d8      	lsls	r0, r3, #31
 8010684:	d5ea      	bpl.n	801065c <_printf_float+0x194>
 8010686:	1c4b      	adds	r3, r1, #1
 8010688:	e7e7      	b.n	801065a <_printf_float+0x192>
 801068a:	2900      	cmp	r1, #0
 801068c:	bfd4      	ite	le
 801068e:	f1c1 0202 	rsble	r2, r1, #2
 8010692:	2201      	movgt	r2, #1
 8010694:	4413      	add	r3, r2
 8010696:	e7e0      	b.n	801065a <_printf_float+0x192>
 8010698:	6823      	ldr	r3, [r4, #0]
 801069a:	055a      	lsls	r2, r3, #21
 801069c:	d407      	bmi.n	80106ae <_printf_float+0x1e6>
 801069e:	6923      	ldr	r3, [r4, #16]
 80106a0:	4642      	mov	r2, r8
 80106a2:	4631      	mov	r1, r6
 80106a4:	4628      	mov	r0, r5
 80106a6:	47b8      	blx	r7
 80106a8:	3001      	adds	r0, #1
 80106aa:	d12b      	bne.n	8010704 <_printf_float+0x23c>
 80106ac:	e767      	b.n	801057e <_printf_float+0xb6>
 80106ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80106b2:	f240 80dd 	bls.w	8010870 <_printf_float+0x3a8>
 80106b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80106ba:	2200      	movs	r2, #0
 80106bc:	2300      	movs	r3, #0
 80106be:	f7f0 fa2b 	bl	8000b18 <__aeabi_dcmpeq>
 80106c2:	2800      	cmp	r0, #0
 80106c4:	d033      	beq.n	801072e <_printf_float+0x266>
 80106c6:	4a37      	ldr	r2, [pc, #220]	@ (80107a4 <_printf_float+0x2dc>)
 80106c8:	2301      	movs	r3, #1
 80106ca:	4631      	mov	r1, r6
 80106cc:	4628      	mov	r0, r5
 80106ce:	47b8      	blx	r7
 80106d0:	3001      	adds	r0, #1
 80106d2:	f43f af54 	beq.w	801057e <_printf_float+0xb6>
 80106d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80106da:	4543      	cmp	r3, r8
 80106dc:	db02      	blt.n	80106e4 <_printf_float+0x21c>
 80106de:	6823      	ldr	r3, [r4, #0]
 80106e0:	07d8      	lsls	r0, r3, #31
 80106e2:	d50f      	bpl.n	8010704 <_printf_float+0x23c>
 80106e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80106e8:	4631      	mov	r1, r6
 80106ea:	4628      	mov	r0, r5
 80106ec:	47b8      	blx	r7
 80106ee:	3001      	adds	r0, #1
 80106f0:	f43f af45 	beq.w	801057e <_printf_float+0xb6>
 80106f4:	f04f 0900 	mov.w	r9, #0
 80106f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80106fc:	f104 0a1a 	add.w	sl, r4, #26
 8010700:	45c8      	cmp	r8, r9
 8010702:	dc09      	bgt.n	8010718 <_printf_float+0x250>
 8010704:	6823      	ldr	r3, [r4, #0]
 8010706:	079b      	lsls	r3, r3, #30
 8010708:	f100 8103 	bmi.w	8010912 <_printf_float+0x44a>
 801070c:	68e0      	ldr	r0, [r4, #12]
 801070e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010710:	4298      	cmp	r0, r3
 8010712:	bfb8      	it	lt
 8010714:	4618      	movlt	r0, r3
 8010716:	e734      	b.n	8010582 <_printf_float+0xba>
 8010718:	2301      	movs	r3, #1
 801071a:	4652      	mov	r2, sl
 801071c:	4631      	mov	r1, r6
 801071e:	4628      	mov	r0, r5
 8010720:	47b8      	blx	r7
 8010722:	3001      	adds	r0, #1
 8010724:	f43f af2b 	beq.w	801057e <_printf_float+0xb6>
 8010728:	f109 0901 	add.w	r9, r9, #1
 801072c:	e7e8      	b.n	8010700 <_printf_float+0x238>
 801072e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010730:	2b00      	cmp	r3, #0
 8010732:	dc39      	bgt.n	80107a8 <_printf_float+0x2e0>
 8010734:	4a1b      	ldr	r2, [pc, #108]	@ (80107a4 <_printf_float+0x2dc>)
 8010736:	2301      	movs	r3, #1
 8010738:	4631      	mov	r1, r6
 801073a:	4628      	mov	r0, r5
 801073c:	47b8      	blx	r7
 801073e:	3001      	adds	r0, #1
 8010740:	f43f af1d 	beq.w	801057e <_printf_float+0xb6>
 8010744:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010748:	ea59 0303 	orrs.w	r3, r9, r3
 801074c:	d102      	bne.n	8010754 <_printf_float+0x28c>
 801074e:	6823      	ldr	r3, [r4, #0]
 8010750:	07d9      	lsls	r1, r3, #31
 8010752:	d5d7      	bpl.n	8010704 <_printf_float+0x23c>
 8010754:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010758:	4631      	mov	r1, r6
 801075a:	4628      	mov	r0, r5
 801075c:	47b8      	blx	r7
 801075e:	3001      	adds	r0, #1
 8010760:	f43f af0d 	beq.w	801057e <_printf_float+0xb6>
 8010764:	f04f 0a00 	mov.w	sl, #0
 8010768:	f104 0b1a 	add.w	fp, r4, #26
 801076c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801076e:	425b      	negs	r3, r3
 8010770:	4553      	cmp	r3, sl
 8010772:	dc01      	bgt.n	8010778 <_printf_float+0x2b0>
 8010774:	464b      	mov	r3, r9
 8010776:	e793      	b.n	80106a0 <_printf_float+0x1d8>
 8010778:	2301      	movs	r3, #1
 801077a:	465a      	mov	r2, fp
 801077c:	4631      	mov	r1, r6
 801077e:	4628      	mov	r0, r5
 8010780:	47b8      	blx	r7
 8010782:	3001      	adds	r0, #1
 8010784:	f43f aefb 	beq.w	801057e <_printf_float+0xb6>
 8010788:	f10a 0a01 	add.w	sl, sl, #1
 801078c:	e7ee      	b.n	801076c <_printf_float+0x2a4>
 801078e:	bf00      	nop
 8010790:	7fefffff 	.word	0x7fefffff
 8010794:	08014138 	.word	0x08014138
 8010798:	08014134 	.word	0x08014134
 801079c:	08014140 	.word	0x08014140
 80107a0:	0801413c 	.word	0x0801413c
 80107a4:	08014144 	.word	0x08014144
 80107a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80107aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80107ae:	4553      	cmp	r3, sl
 80107b0:	bfa8      	it	ge
 80107b2:	4653      	movge	r3, sl
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	4699      	mov	r9, r3
 80107b8:	dc36      	bgt.n	8010828 <_printf_float+0x360>
 80107ba:	f04f 0b00 	mov.w	fp, #0
 80107be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80107c2:	f104 021a 	add.w	r2, r4, #26
 80107c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80107c8:	9306      	str	r3, [sp, #24]
 80107ca:	eba3 0309 	sub.w	r3, r3, r9
 80107ce:	455b      	cmp	r3, fp
 80107d0:	dc31      	bgt.n	8010836 <_printf_float+0x36e>
 80107d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107d4:	459a      	cmp	sl, r3
 80107d6:	dc3a      	bgt.n	801084e <_printf_float+0x386>
 80107d8:	6823      	ldr	r3, [r4, #0]
 80107da:	07da      	lsls	r2, r3, #31
 80107dc:	d437      	bmi.n	801084e <_printf_float+0x386>
 80107de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107e0:	ebaa 0903 	sub.w	r9, sl, r3
 80107e4:	9b06      	ldr	r3, [sp, #24]
 80107e6:	ebaa 0303 	sub.w	r3, sl, r3
 80107ea:	4599      	cmp	r9, r3
 80107ec:	bfa8      	it	ge
 80107ee:	4699      	movge	r9, r3
 80107f0:	f1b9 0f00 	cmp.w	r9, #0
 80107f4:	dc33      	bgt.n	801085e <_printf_float+0x396>
 80107f6:	f04f 0800 	mov.w	r8, #0
 80107fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80107fe:	f104 0b1a 	add.w	fp, r4, #26
 8010802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010804:	ebaa 0303 	sub.w	r3, sl, r3
 8010808:	eba3 0309 	sub.w	r3, r3, r9
 801080c:	4543      	cmp	r3, r8
 801080e:	f77f af79 	ble.w	8010704 <_printf_float+0x23c>
 8010812:	2301      	movs	r3, #1
 8010814:	465a      	mov	r2, fp
 8010816:	4631      	mov	r1, r6
 8010818:	4628      	mov	r0, r5
 801081a:	47b8      	blx	r7
 801081c:	3001      	adds	r0, #1
 801081e:	f43f aeae 	beq.w	801057e <_printf_float+0xb6>
 8010822:	f108 0801 	add.w	r8, r8, #1
 8010826:	e7ec      	b.n	8010802 <_printf_float+0x33a>
 8010828:	4642      	mov	r2, r8
 801082a:	4631      	mov	r1, r6
 801082c:	4628      	mov	r0, r5
 801082e:	47b8      	blx	r7
 8010830:	3001      	adds	r0, #1
 8010832:	d1c2      	bne.n	80107ba <_printf_float+0x2f2>
 8010834:	e6a3      	b.n	801057e <_printf_float+0xb6>
 8010836:	2301      	movs	r3, #1
 8010838:	4631      	mov	r1, r6
 801083a:	4628      	mov	r0, r5
 801083c:	9206      	str	r2, [sp, #24]
 801083e:	47b8      	blx	r7
 8010840:	3001      	adds	r0, #1
 8010842:	f43f ae9c 	beq.w	801057e <_printf_float+0xb6>
 8010846:	9a06      	ldr	r2, [sp, #24]
 8010848:	f10b 0b01 	add.w	fp, fp, #1
 801084c:	e7bb      	b.n	80107c6 <_printf_float+0x2fe>
 801084e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010852:	4631      	mov	r1, r6
 8010854:	4628      	mov	r0, r5
 8010856:	47b8      	blx	r7
 8010858:	3001      	adds	r0, #1
 801085a:	d1c0      	bne.n	80107de <_printf_float+0x316>
 801085c:	e68f      	b.n	801057e <_printf_float+0xb6>
 801085e:	9a06      	ldr	r2, [sp, #24]
 8010860:	464b      	mov	r3, r9
 8010862:	4442      	add	r2, r8
 8010864:	4631      	mov	r1, r6
 8010866:	4628      	mov	r0, r5
 8010868:	47b8      	blx	r7
 801086a:	3001      	adds	r0, #1
 801086c:	d1c3      	bne.n	80107f6 <_printf_float+0x32e>
 801086e:	e686      	b.n	801057e <_printf_float+0xb6>
 8010870:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010874:	f1ba 0f01 	cmp.w	sl, #1
 8010878:	dc01      	bgt.n	801087e <_printf_float+0x3b6>
 801087a:	07db      	lsls	r3, r3, #31
 801087c:	d536      	bpl.n	80108ec <_printf_float+0x424>
 801087e:	2301      	movs	r3, #1
 8010880:	4642      	mov	r2, r8
 8010882:	4631      	mov	r1, r6
 8010884:	4628      	mov	r0, r5
 8010886:	47b8      	blx	r7
 8010888:	3001      	adds	r0, #1
 801088a:	f43f ae78 	beq.w	801057e <_printf_float+0xb6>
 801088e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010892:	4631      	mov	r1, r6
 8010894:	4628      	mov	r0, r5
 8010896:	47b8      	blx	r7
 8010898:	3001      	adds	r0, #1
 801089a:	f43f ae70 	beq.w	801057e <_printf_float+0xb6>
 801089e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80108a2:	2200      	movs	r2, #0
 80108a4:	2300      	movs	r3, #0
 80108a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80108aa:	f7f0 f935 	bl	8000b18 <__aeabi_dcmpeq>
 80108ae:	b9c0      	cbnz	r0, 80108e2 <_printf_float+0x41a>
 80108b0:	4653      	mov	r3, sl
 80108b2:	f108 0201 	add.w	r2, r8, #1
 80108b6:	4631      	mov	r1, r6
 80108b8:	4628      	mov	r0, r5
 80108ba:	47b8      	blx	r7
 80108bc:	3001      	adds	r0, #1
 80108be:	d10c      	bne.n	80108da <_printf_float+0x412>
 80108c0:	e65d      	b.n	801057e <_printf_float+0xb6>
 80108c2:	2301      	movs	r3, #1
 80108c4:	465a      	mov	r2, fp
 80108c6:	4631      	mov	r1, r6
 80108c8:	4628      	mov	r0, r5
 80108ca:	47b8      	blx	r7
 80108cc:	3001      	adds	r0, #1
 80108ce:	f43f ae56 	beq.w	801057e <_printf_float+0xb6>
 80108d2:	f108 0801 	add.w	r8, r8, #1
 80108d6:	45d0      	cmp	r8, sl
 80108d8:	dbf3      	blt.n	80108c2 <_printf_float+0x3fa>
 80108da:	464b      	mov	r3, r9
 80108dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80108e0:	e6df      	b.n	80106a2 <_printf_float+0x1da>
 80108e2:	f04f 0800 	mov.w	r8, #0
 80108e6:	f104 0b1a 	add.w	fp, r4, #26
 80108ea:	e7f4      	b.n	80108d6 <_printf_float+0x40e>
 80108ec:	2301      	movs	r3, #1
 80108ee:	4642      	mov	r2, r8
 80108f0:	e7e1      	b.n	80108b6 <_printf_float+0x3ee>
 80108f2:	2301      	movs	r3, #1
 80108f4:	464a      	mov	r2, r9
 80108f6:	4631      	mov	r1, r6
 80108f8:	4628      	mov	r0, r5
 80108fa:	47b8      	blx	r7
 80108fc:	3001      	adds	r0, #1
 80108fe:	f43f ae3e 	beq.w	801057e <_printf_float+0xb6>
 8010902:	f108 0801 	add.w	r8, r8, #1
 8010906:	68e3      	ldr	r3, [r4, #12]
 8010908:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801090a:	1a5b      	subs	r3, r3, r1
 801090c:	4543      	cmp	r3, r8
 801090e:	dcf0      	bgt.n	80108f2 <_printf_float+0x42a>
 8010910:	e6fc      	b.n	801070c <_printf_float+0x244>
 8010912:	f04f 0800 	mov.w	r8, #0
 8010916:	f104 0919 	add.w	r9, r4, #25
 801091a:	e7f4      	b.n	8010906 <_printf_float+0x43e>

0801091c <_printf_common>:
 801091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010920:	4616      	mov	r6, r2
 8010922:	4698      	mov	r8, r3
 8010924:	688a      	ldr	r2, [r1, #8]
 8010926:	690b      	ldr	r3, [r1, #16]
 8010928:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801092c:	4293      	cmp	r3, r2
 801092e:	bfb8      	it	lt
 8010930:	4613      	movlt	r3, r2
 8010932:	6033      	str	r3, [r6, #0]
 8010934:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010938:	4607      	mov	r7, r0
 801093a:	460c      	mov	r4, r1
 801093c:	b10a      	cbz	r2, 8010942 <_printf_common+0x26>
 801093e:	3301      	adds	r3, #1
 8010940:	6033      	str	r3, [r6, #0]
 8010942:	6823      	ldr	r3, [r4, #0]
 8010944:	0699      	lsls	r1, r3, #26
 8010946:	bf42      	ittt	mi
 8010948:	6833      	ldrmi	r3, [r6, #0]
 801094a:	3302      	addmi	r3, #2
 801094c:	6033      	strmi	r3, [r6, #0]
 801094e:	6825      	ldr	r5, [r4, #0]
 8010950:	f015 0506 	ands.w	r5, r5, #6
 8010954:	d106      	bne.n	8010964 <_printf_common+0x48>
 8010956:	f104 0a19 	add.w	sl, r4, #25
 801095a:	68e3      	ldr	r3, [r4, #12]
 801095c:	6832      	ldr	r2, [r6, #0]
 801095e:	1a9b      	subs	r3, r3, r2
 8010960:	42ab      	cmp	r3, r5
 8010962:	dc26      	bgt.n	80109b2 <_printf_common+0x96>
 8010964:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010968:	6822      	ldr	r2, [r4, #0]
 801096a:	3b00      	subs	r3, #0
 801096c:	bf18      	it	ne
 801096e:	2301      	movne	r3, #1
 8010970:	0692      	lsls	r2, r2, #26
 8010972:	d42b      	bmi.n	80109cc <_printf_common+0xb0>
 8010974:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010978:	4641      	mov	r1, r8
 801097a:	4638      	mov	r0, r7
 801097c:	47c8      	blx	r9
 801097e:	3001      	adds	r0, #1
 8010980:	d01e      	beq.n	80109c0 <_printf_common+0xa4>
 8010982:	6823      	ldr	r3, [r4, #0]
 8010984:	6922      	ldr	r2, [r4, #16]
 8010986:	f003 0306 	and.w	r3, r3, #6
 801098a:	2b04      	cmp	r3, #4
 801098c:	bf02      	ittt	eq
 801098e:	68e5      	ldreq	r5, [r4, #12]
 8010990:	6833      	ldreq	r3, [r6, #0]
 8010992:	1aed      	subeq	r5, r5, r3
 8010994:	68a3      	ldr	r3, [r4, #8]
 8010996:	bf0c      	ite	eq
 8010998:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801099c:	2500      	movne	r5, #0
 801099e:	4293      	cmp	r3, r2
 80109a0:	bfc4      	itt	gt
 80109a2:	1a9b      	subgt	r3, r3, r2
 80109a4:	18ed      	addgt	r5, r5, r3
 80109a6:	2600      	movs	r6, #0
 80109a8:	341a      	adds	r4, #26
 80109aa:	42b5      	cmp	r5, r6
 80109ac:	d11a      	bne.n	80109e4 <_printf_common+0xc8>
 80109ae:	2000      	movs	r0, #0
 80109b0:	e008      	b.n	80109c4 <_printf_common+0xa8>
 80109b2:	2301      	movs	r3, #1
 80109b4:	4652      	mov	r2, sl
 80109b6:	4641      	mov	r1, r8
 80109b8:	4638      	mov	r0, r7
 80109ba:	47c8      	blx	r9
 80109bc:	3001      	adds	r0, #1
 80109be:	d103      	bne.n	80109c8 <_printf_common+0xac>
 80109c0:	f04f 30ff 	mov.w	r0, #4294967295
 80109c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109c8:	3501      	adds	r5, #1
 80109ca:	e7c6      	b.n	801095a <_printf_common+0x3e>
 80109cc:	18e1      	adds	r1, r4, r3
 80109ce:	1c5a      	adds	r2, r3, #1
 80109d0:	2030      	movs	r0, #48	@ 0x30
 80109d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80109d6:	4422      	add	r2, r4
 80109d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80109dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80109e0:	3302      	adds	r3, #2
 80109e2:	e7c7      	b.n	8010974 <_printf_common+0x58>
 80109e4:	2301      	movs	r3, #1
 80109e6:	4622      	mov	r2, r4
 80109e8:	4641      	mov	r1, r8
 80109ea:	4638      	mov	r0, r7
 80109ec:	47c8      	blx	r9
 80109ee:	3001      	adds	r0, #1
 80109f0:	d0e6      	beq.n	80109c0 <_printf_common+0xa4>
 80109f2:	3601      	adds	r6, #1
 80109f4:	e7d9      	b.n	80109aa <_printf_common+0x8e>
	...

080109f8 <_printf_i>:
 80109f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80109fc:	7e0f      	ldrb	r7, [r1, #24]
 80109fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010a00:	2f78      	cmp	r7, #120	@ 0x78
 8010a02:	4691      	mov	r9, r2
 8010a04:	4680      	mov	r8, r0
 8010a06:	460c      	mov	r4, r1
 8010a08:	469a      	mov	sl, r3
 8010a0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010a0e:	d807      	bhi.n	8010a20 <_printf_i+0x28>
 8010a10:	2f62      	cmp	r7, #98	@ 0x62
 8010a12:	d80a      	bhi.n	8010a2a <_printf_i+0x32>
 8010a14:	2f00      	cmp	r7, #0
 8010a16:	f000 80d1 	beq.w	8010bbc <_printf_i+0x1c4>
 8010a1a:	2f58      	cmp	r7, #88	@ 0x58
 8010a1c:	f000 80b8 	beq.w	8010b90 <_printf_i+0x198>
 8010a20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010a24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010a28:	e03a      	b.n	8010aa0 <_printf_i+0xa8>
 8010a2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010a2e:	2b15      	cmp	r3, #21
 8010a30:	d8f6      	bhi.n	8010a20 <_printf_i+0x28>
 8010a32:	a101      	add	r1, pc, #4	@ (adr r1, 8010a38 <_printf_i+0x40>)
 8010a34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010a38:	08010a91 	.word	0x08010a91
 8010a3c:	08010aa5 	.word	0x08010aa5
 8010a40:	08010a21 	.word	0x08010a21
 8010a44:	08010a21 	.word	0x08010a21
 8010a48:	08010a21 	.word	0x08010a21
 8010a4c:	08010a21 	.word	0x08010a21
 8010a50:	08010aa5 	.word	0x08010aa5
 8010a54:	08010a21 	.word	0x08010a21
 8010a58:	08010a21 	.word	0x08010a21
 8010a5c:	08010a21 	.word	0x08010a21
 8010a60:	08010a21 	.word	0x08010a21
 8010a64:	08010ba3 	.word	0x08010ba3
 8010a68:	08010acf 	.word	0x08010acf
 8010a6c:	08010b5d 	.word	0x08010b5d
 8010a70:	08010a21 	.word	0x08010a21
 8010a74:	08010a21 	.word	0x08010a21
 8010a78:	08010bc5 	.word	0x08010bc5
 8010a7c:	08010a21 	.word	0x08010a21
 8010a80:	08010acf 	.word	0x08010acf
 8010a84:	08010a21 	.word	0x08010a21
 8010a88:	08010a21 	.word	0x08010a21
 8010a8c:	08010b65 	.word	0x08010b65
 8010a90:	6833      	ldr	r3, [r6, #0]
 8010a92:	1d1a      	adds	r2, r3, #4
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	6032      	str	r2, [r6, #0]
 8010a98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010a9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010aa0:	2301      	movs	r3, #1
 8010aa2:	e09c      	b.n	8010bde <_printf_i+0x1e6>
 8010aa4:	6833      	ldr	r3, [r6, #0]
 8010aa6:	6820      	ldr	r0, [r4, #0]
 8010aa8:	1d19      	adds	r1, r3, #4
 8010aaa:	6031      	str	r1, [r6, #0]
 8010aac:	0606      	lsls	r6, r0, #24
 8010aae:	d501      	bpl.n	8010ab4 <_printf_i+0xbc>
 8010ab0:	681d      	ldr	r5, [r3, #0]
 8010ab2:	e003      	b.n	8010abc <_printf_i+0xc4>
 8010ab4:	0645      	lsls	r5, r0, #25
 8010ab6:	d5fb      	bpl.n	8010ab0 <_printf_i+0xb8>
 8010ab8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010abc:	2d00      	cmp	r5, #0
 8010abe:	da03      	bge.n	8010ac8 <_printf_i+0xd0>
 8010ac0:	232d      	movs	r3, #45	@ 0x2d
 8010ac2:	426d      	negs	r5, r5
 8010ac4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010ac8:	4858      	ldr	r0, [pc, #352]	@ (8010c2c <_printf_i+0x234>)
 8010aca:	230a      	movs	r3, #10
 8010acc:	e011      	b.n	8010af2 <_printf_i+0xfa>
 8010ace:	6821      	ldr	r1, [r4, #0]
 8010ad0:	6833      	ldr	r3, [r6, #0]
 8010ad2:	0608      	lsls	r0, r1, #24
 8010ad4:	f853 5b04 	ldr.w	r5, [r3], #4
 8010ad8:	d402      	bmi.n	8010ae0 <_printf_i+0xe8>
 8010ada:	0649      	lsls	r1, r1, #25
 8010adc:	bf48      	it	mi
 8010ade:	b2ad      	uxthmi	r5, r5
 8010ae0:	2f6f      	cmp	r7, #111	@ 0x6f
 8010ae2:	4852      	ldr	r0, [pc, #328]	@ (8010c2c <_printf_i+0x234>)
 8010ae4:	6033      	str	r3, [r6, #0]
 8010ae6:	bf14      	ite	ne
 8010ae8:	230a      	movne	r3, #10
 8010aea:	2308      	moveq	r3, #8
 8010aec:	2100      	movs	r1, #0
 8010aee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010af2:	6866      	ldr	r6, [r4, #4]
 8010af4:	60a6      	str	r6, [r4, #8]
 8010af6:	2e00      	cmp	r6, #0
 8010af8:	db05      	blt.n	8010b06 <_printf_i+0x10e>
 8010afa:	6821      	ldr	r1, [r4, #0]
 8010afc:	432e      	orrs	r6, r5
 8010afe:	f021 0104 	bic.w	r1, r1, #4
 8010b02:	6021      	str	r1, [r4, #0]
 8010b04:	d04b      	beq.n	8010b9e <_printf_i+0x1a6>
 8010b06:	4616      	mov	r6, r2
 8010b08:	fbb5 f1f3 	udiv	r1, r5, r3
 8010b0c:	fb03 5711 	mls	r7, r3, r1, r5
 8010b10:	5dc7      	ldrb	r7, [r0, r7]
 8010b12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010b16:	462f      	mov	r7, r5
 8010b18:	42bb      	cmp	r3, r7
 8010b1a:	460d      	mov	r5, r1
 8010b1c:	d9f4      	bls.n	8010b08 <_printf_i+0x110>
 8010b1e:	2b08      	cmp	r3, #8
 8010b20:	d10b      	bne.n	8010b3a <_printf_i+0x142>
 8010b22:	6823      	ldr	r3, [r4, #0]
 8010b24:	07df      	lsls	r7, r3, #31
 8010b26:	d508      	bpl.n	8010b3a <_printf_i+0x142>
 8010b28:	6923      	ldr	r3, [r4, #16]
 8010b2a:	6861      	ldr	r1, [r4, #4]
 8010b2c:	4299      	cmp	r1, r3
 8010b2e:	bfde      	ittt	le
 8010b30:	2330      	movle	r3, #48	@ 0x30
 8010b32:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010b36:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010b3a:	1b92      	subs	r2, r2, r6
 8010b3c:	6122      	str	r2, [r4, #16]
 8010b3e:	f8cd a000 	str.w	sl, [sp]
 8010b42:	464b      	mov	r3, r9
 8010b44:	aa03      	add	r2, sp, #12
 8010b46:	4621      	mov	r1, r4
 8010b48:	4640      	mov	r0, r8
 8010b4a:	f7ff fee7 	bl	801091c <_printf_common>
 8010b4e:	3001      	adds	r0, #1
 8010b50:	d14a      	bne.n	8010be8 <_printf_i+0x1f0>
 8010b52:	f04f 30ff 	mov.w	r0, #4294967295
 8010b56:	b004      	add	sp, #16
 8010b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b5c:	6823      	ldr	r3, [r4, #0]
 8010b5e:	f043 0320 	orr.w	r3, r3, #32
 8010b62:	6023      	str	r3, [r4, #0]
 8010b64:	4832      	ldr	r0, [pc, #200]	@ (8010c30 <_printf_i+0x238>)
 8010b66:	2778      	movs	r7, #120	@ 0x78
 8010b68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010b6c:	6823      	ldr	r3, [r4, #0]
 8010b6e:	6831      	ldr	r1, [r6, #0]
 8010b70:	061f      	lsls	r7, r3, #24
 8010b72:	f851 5b04 	ldr.w	r5, [r1], #4
 8010b76:	d402      	bmi.n	8010b7e <_printf_i+0x186>
 8010b78:	065f      	lsls	r7, r3, #25
 8010b7a:	bf48      	it	mi
 8010b7c:	b2ad      	uxthmi	r5, r5
 8010b7e:	6031      	str	r1, [r6, #0]
 8010b80:	07d9      	lsls	r1, r3, #31
 8010b82:	bf44      	itt	mi
 8010b84:	f043 0320 	orrmi.w	r3, r3, #32
 8010b88:	6023      	strmi	r3, [r4, #0]
 8010b8a:	b11d      	cbz	r5, 8010b94 <_printf_i+0x19c>
 8010b8c:	2310      	movs	r3, #16
 8010b8e:	e7ad      	b.n	8010aec <_printf_i+0xf4>
 8010b90:	4826      	ldr	r0, [pc, #152]	@ (8010c2c <_printf_i+0x234>)
 8010b92:	e7e9      	b.n	8010b68 <_printf_i+0x170>
 8010b94:	6823      	ldr	r3, [r4, #0]
 8010b96:	f023 0320 	bic.w	r3, r3, #32
 8010b9a:	6023      	str	r3, [r4, #0]
 8010b9c:	e7f6      	b.n	8010b8c <_printf_i+0x194>
 8010b9e:	4616      	mov	r6, r2
 8010ba0:	e7bd      	b.n	8010b1e <_printf_i+0x126>
 8010ba2:	6833      	ldr	r3, [r6, #0]
 8010ba4:	6825      	ldr	r5, [r4, #0]
 8010ba6:	6961      	ldr	r1, [r4, #20]
 8010ba8:	1d18      	adds	r0, r3, #4
 8010baa:	6030      	str	r0, [r6, #0]
 8010bac:	062e      	lsls	r6, r5, #24
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	d501      	bpl.n	8010bb6 <_printf_i+0x1be>
 8010bb2:	6019      	str	r1, [r3, #0]
 8010bb4:	e002      	b.n	8010bbc <_printf_i+0x1c4>
 8010bb6:	0668      	lsls	r0, r5, #25
 8010bb8:	d5fb      	bpl.n	8010bb2 <_printf_i+0x1ba>
 8010bba:	8019      	strh	r1, [r3, #0]
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	6123      	str	r3, [r4, #16]
 8010bc0:	4616      	mov	r6, r2
 8010bc2:	e7bc      	b.n	8010b3e <_printf_i+0x146>
 8010bc4:	6833      	ldr	r3, [r6, #0]
 8010bc6:	1d1a      	adds	r2, r3, #4
 8010bc8:	6032      	str	r2, [r6, #0]
 8010bca:	681e      	ldr	r6, [r3, #0]
 8010bcc:	6862      	ldr	r2, [r4, #4]
 8010bce:	2100      	movs	r1, #0
 8010bd0:	4630      	mov	r0, r6
 8010bd2:	f7ef fb25 	bl	8000220 <memchr>
 8010bd6:	b108      	cbz	r0, 8010bdc <_printf_i+0x1e4>
 8010bd8:	1b80      	subs	r0, r0, r6
 8010bda:	6060      	str	r0, [r4, #4]
 8010bdc:	6863      	ldr	r3, [r4, #4]
 8010bde:	6123      	str	r3, [r4, #16]
 8010be0:	2300      	movs	r3, #0
 8010be2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010be6:	e7aa      	b.n	8010b3e <_printf_i+0x146>
 8010be8:	6923      	ldr	r3, [r4, #16]
 8010bea:	4632      	mov	r2, r6
 8010bec:	4649      	mov	r1, r9
 8010bee:	4640      	mov	r0, r8
 8010bf0:	47d0      	blx	sl
 8010bf2:	3001      	adds	r0, #1
 8010bf4:	d0ad      	beq.n	8010b52 <_printf_i+0x15a>
 8010bf6:	6823      	ldr	r3, [r4, #0]
 8010bf8:	079b      	lsls	r3, r3, #30
 8010bfa:	d413      	bmi.n	8010c24 <_printf_i+0x22c>
 8010bfc:	68e0      	ldr	r0, [r4, #12]
 8010bfe:	9b03      	ldr	r3, [sp, #12]
 8010c00:	4298      	cmp	r0, r3
 8010c02:	bfb8      	it	lt
 8010c04:	4618      	movlt	r0, r3
 8010c06:	e7a6      	b.n	8010b56 <_printf_i+0x15e>
 8010c08:	2301      	movs	r3, #1
 8010c0a:	4632      	mov	r2, r6
 8010c0c:	4649      	mov	r1, r9
 8010c0e:	4640      	mov	r0, r8
 8010c10:	47d0      	blx	sl
 8010c12:	3001      	adds	r0, #1
 8010c14:	d09d      	beq.n	8010b52 <_printf_i+0x15a>
 8010c16:	3501      	adds	r5, #1
 8010c18:	68e3      	ldr	r3, [r4, #12]
 8010c1a:	9903      	ldr	r1, [sp, #12]
 8010c1c:	1a5b      	subs	r3, r3, r1
 8010c1e:	42ab      	cmp	r3, r5
 8010c20:	dcf2      	bgt.n	8010c08 <_printf_i+0x210>
 8010c22:	e7eb      	b.n	8010bfc <_printf_i+0x204>
 8010c24:	2500      	movs	r5, #0
 8010c26:	f104 0619 	add.w	r6, r4, #25
 8010c2a:	e7f5      	b.n	8010c18 <_printf_i+0x220>
 8010c2c:	08014146 	.word	0x08014146
 8010c30:	08014157 	.word	0x08014157

08010c34 <std>:
 8010c34:	2300      	movs	r3, #0
 8010c36:	b510      	push	{r4, lr}
 8010c38:	4604      	mov	r4, r0
 8010c3a:	e9c0 3300 	strd	r3, r3, [r0]
 8010c3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010c42:	6083      	str	r3, [r0, #8]
 8010c44:	8181      	strh	r1, [r0, #12]
 8010c46:	6643      	str	r3, [r0, #100]	@ 0x64
 8010c48:	81c2      	strh	r2, [r0, #14]
 8010c4a:	6183      	str	r3, [r0, #24]
 8010c4c:	4619      	mov	r1, r3
 8010c4e:	2208      	movs	r2, #8
 8010c50:	305c      	adds	r0, #92	@ 0x5c
 8010c52:	f000 f916 	bl	8010e82 <memset>
 8010c56:	4b0d      	ldr	r3, [pc, #52]	@ (8010c8c <std+0x58>)
 8010c58:	6263      	str	r3, [r4, #36]	@ 0x24
 8010c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8010c90 <std+0x5c>)
 8010c5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8010c94 <std+0x60>)
 8010c60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010c62:	4b0d      	ldr	r3, [pc, #52]	@ (8010c98 <std+0x64>)
 8010c64:	6323      	str	r3, [r4, #48]	@ 0x30
 8010c66:	4b0d      	ldr	r3, [pc, #52]	@ (8010c9c <std+0x68>)
 8010c68:	6224      	str	r4, [r4, #32]
 8010c6a:	429c      	cmp	r4, r3
 8010c6c:	d006      	beq.n	8010c7c <std+0x48>
 8010c6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010c72:	4294      	cmp	r4, r2
 8010c74:	d002      	beq.n	8010c7c <std+0x48>
 8010c76:	33d0      	adds	r3, #208	@ 0xd0
 8010c78:	429c      	cmp	r4, r3
 8010c7a:	d105      	bne.n	8010c88 <std+0x54>
 8010c7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010c80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c84:	f000 b98a 	b.w	8010f9c <__retarget_lock_init_recursive>
 8010c88:	bd10      	pop	{r4, pc}
 8010c8a:	bf00      	nop
 8010c8c:	08010dfd 	.word	0x08010dfd
 8010c90:	08010e1f 	.word	0x08010e1f
 8010c94:	08010e57 	.word	0x08010e57
 8010c98:	08010e7b 	.word	0x08010e7b
 8010c9c:	200022b8 	.word	0x200022b8

08010ca0 <stdio_exit_handler>:
 8010ca0:	4a02      	ldr	r2, [pc, #8]	@ (8010cac <stdio_exit_handler+0xc>)
 8010ca2:	4903      	ldr	r1, [pc, #12]	@ (8010cb0 <stdio_exit_handler+0x10>)
 8010ca4:	4803      	ldr	r0, [pc, #12]	@ (8010cb4 <stdio_exit_handler+0x14>)
 8010ca6:	f000 b869 	b.w	8010d7c <_fwalk_sglue>
 8010caa:	bf00      	nop
 8010cac:	2000010c 	.word	0x2000010c
 8010cb0:	08012799 	.word	0x08012799
 8010cb4:	2000011c 	.word	0x2000011c

08010cb8 <cleanup_stdio>:
 8010cb8:	6841      	ldr	r1, [r0, #4]
 8010cba:	4b0c      	ldr	r3, [pc, #48]	@ (8010cec <cleanup_stdio+0x34>)
 8010cbc:	4299      	cmp	r1, r3
 8010cbe:	b510      	push	{r4, lr}
 8010cc0:	4604      	mov	r4, r0
 8010cc2:	d001      	beq.n	8010cc8 <cleanup_stdio+0x10>
 8010cc4:	f001 fd68 	bl	8012798 <_fflush_r>
 8010cc8:	68a1      	ldr	r1, [r4, #8]
 8010cca:	4b09      	ldr	r3, [pc, #36]	@ (8010cf0 <cleanup_stdio+0x38>)
 8010ccc:	4299      	cmp	r1, r3
 8010cce:	d002      	beq.n	8010cd6 <cleanup_stdio+0x1e>
 8010cd0:	4620      	mov	r0, r4
 8010cd2:	f001 fd61 	bl	8012798 <_fflush_r>
 8010cd6:	68e1      	ldr	r1, [r4, #12]
 8010cd8:	4b06      	ldr	r3, [pc, #24]	@ (8010cf4 <cleanup_stdio+0x3c>)
 8010cda:	4299      	cmp	r1, r3
 8010cdc:	d004      	beq.n	8010ce8 <cleanup_stdio+0x30>
 8010cde:	4620      	mov	r0, r4
 8010ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010ce4:	f001 bd58 	b.w	8012798 <_fflush_r>
 8010ce8:	bd10      	pop	{r4, pc}
 8010cea:	bf00      	nop
 8010cec:	200022b8 	.word	0x200022b8
 8010cf0:	20002320 	.word	0x20002320
 8010cf4:	20002388 	.word	0x20002388

08010cf8 <global_stdio_init.part.0>:
 8010cf8:	b510      	push	{r4, lr}
 8010cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8010d28 <global_stdio_init.part.0+0x30>)
 8010cfc:	4c0b      	ldr	r4, [pc, #44]	@ (8010d2c <global_stdio_init.part.0+0x34>)
 8010cfe:	4a0c      	ldr	r2, [pc, #48]	@ (8010d30 <global_stdio_init.part.0+0x38>)
 8010d00:	601a      	str	r2, [r3, #0]
 8010d02:	4620      	mov	r0, r4
 8010d04:	2200      	movs	r2, #0
 8010d06:	2104      	movs	r1, #4
 8010d08:	f7ff ff94 	bl	8010c34 <std>
 8010d0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010d10:	2201      	movs	r2, #1
 8010d12:	2109      	movs	r1, #9
 8010d14:	f7ff ff8e 	bl	8010c34 <std>
 8010d18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010d1c:	2202      	movs	r2, #2
 8010d1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010d22:	2112      	movs	r1, #18
 8010d24:	f7ff bf86 	b.w	8010c34 <std>
 8010d28:	200023f0 	.word	0x200023f0
 8010d2c:	200022b8 	.word	0x200022b8
 8010d30:	08010ca1 	.word	0x08010ca1

08010d34 <__sfp_lock_acquire>:
 8010d34:	4801      	ldr	r0, [pc, #4]	@ (8010d3c <__sfp_lock_acquire+0x8>)
 8010d36:	f000 b932 	b.w	8010f9e <__retarget_lock_acquire_recursive>
 8010d3a:	bf00      	nop
 8010d3c:	200023f9 	.word	0x200023f9

08010d40 <__sfp_lock_release>:
 8010d40:	4801      	ldr	r0, [pc, #4]	@ (8010d48 <__sfp_lock_release+0x8>)
 8010d42:	f000 b92d 	b.w	8010fa0 <__retarget_lock_release_recursive>
 8010d46:	bf00      	nop
 8010d48:	200023f9 	.word	0x200023f9

08010d4c <__sinit>:
 8010d4c:	b510      	push	{r4, lr}
 8010d4e:	4604      	mov	r4, r0
 8010d50:	f7ff fff0 	bl	8010d34 <__sfp_lock_acquire>
 8010d54:	6a23      	ldr	r3, [r4, #32]
 8010d56:	b11b      	cbz	r3, 8010d60 <__sinit+0x14>
 8010d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010d5c:	f7ff bff0 	b.w	8010d40 <__sfp_lock_release>
 8010d60:	4b04      	ldr	r3, [pc, #16]	@ (8010d74 <__sinit+0x28>)
 8010d62:	6223      	str	r3, [r4, #32]
 8010d64:	4b04      	ldr	r3, [pc, #16]	@ (8010d78 <__sinit+0x2c>)
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d1f5      	bne.n	8010d58 <__sinit+0xc>
 8010d6c:	f7ff ffc4 	bl	8010cf8 <global_stdio_init.part.0>
 8010d70:	e7f2      	b.n	8010d58 <__sinit+0xc>
 8010d72:	bf00      	nop
 8010d74:	08010cb9 	.word	0x08010cb9
 8010d78:	200023f0 	.word	0x200023f0

08010d7c <_fwalk_sglue>:
 8010d7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d80:	4607      	mov	r7, r0
 8010d82:	4688      	mov	r8, r1
 8010d84:	4614      	mov	r4, r2
 8010d86:	2600      	movs	r6, #0
 8010d88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010d8c:	f1b9 0901 	subs.w	r9, r9, #1
 8010d90:	d505      	bpl.n	8010d9e <_fwalk_sglue+0x22>
 8010d92:	6824      	ldr	r4, [r4, #0]
 8010d94:	2c00      	cmp	r4, #0
 8010d96:	d1f7      	bne.n	8010d88 <_fwalk_sglue+0xc>
 8010d98:	4630      	mov	r0, r6
 8010d9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010d9e:	89ab      	ldrh	r3, [r5, #12]
 8010da0:	2b01      	cmp	r3, #1
 8010da2:	d907      	bls.n	8010db4 <_fwalk_sglue+0x38>
 8010da4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010da8:	3301      	adds	r3, #1
 8010daa:	d003      	beq.n	8010db4 <_fwalk_sglue+0x38>
 8010dac:	4629      	mov	r1, r5
 8010dae:	4638      	mov	r0, r7
 8010db0:	47c0      	blx	r8
 8010db2:	4306      	orrs	r6, r0
 8010db4:	3568      	adds	r5, #104	@ 0x68
 8010db6:	e7e9      	b.n	8010d8c <_fwalk_sglue+0x10>

08010db8 <siprintf>:
 8010db8:	b40e      	push	{r1, r2, r3}
 8010dba:	b510      	push	{r4, lr}
 8010dbc:	b09d      	sub	sp, #116	@ 0x74
 8010dbe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010dc0:	9002      	str	r0, [sp, #8]
 8010dc2:	9006      	str	r0, [sp, #24]
 8010dc4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010dc8:	480a      	ldr	r0, [pc, #40]	@ (8010df4 <siprintf+0x3c>)
 8010dca:	9107      	str	r1, [sp, #28]
 8010dcc:	9104      	str	r1, [sp, #16]
 8010dce:	490a      	ldr	r1, [pc, #40]	@ (8010df8 <siprintf+0x40>)
 8010dd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8010dd4:	9105      	str	r1, [sp, #20]
 8010dd6:	2400      	movs	r4, #0
 8010dd8:	a902      	add	r1, sp, #8
 8010dda:	6800      	ldr	r0, [r0, #0]
 8010ddc:	9301      	str	r3, [sp, #4]
 8010dde:	941b      	str	r4, [sp, #108]	@ 0x6c
 8010de0:	f001 fb5a 	bl	8012498 <_svfiprintf_r>
 8010de4:	9b02      	ldr	r3, [sp, #8]
 8010de6:	701c      	strb	r4, [r3, #0]
 8010de8:	b01d      	add	sp, #116	@ 0x74
 8010dea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010dee:	b003      	add	sp, #12
 8010df0:	4770      	bx	lr
 8010df2:	bf00      	nop
 8010df4:	20000118 	.word	0x20000118
 8010df8:	ffff0208 	.word	0xffff0208

08010dfc <__sread>:
 8010dfc:	b510      	push	{r4, lr}
 8010dfe:	460c      	mov	r4, r1
 8010e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e04:	f000 f86c 	bl	8010ee0 <_read_r>
 8010e08:	2800      	cmp	r0, #0
 8010e0a:	bfab      	itete	ge
 8010e0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010e0e:	89a3      	ldrhlt	r3, [r4, #12]
 8010e10:	181b      	addge	r3, r3, r0
 8010e12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010e16:	bfac      	ite	ge
 8010e18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010e1a:	81a3      	strhlt	r3, [r4, #12]
 8010e1c:	bd10      	pop	{r4, pc}

08010e1e <__swrite>:
 8010e1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e22:	461f      	mov	r7, r3
 8010e24:	898b      	ldrh	r3, [r1, #12]
 8010e26:	05db      	lsls	r3, r3, #23
 8010e28:	4605      	mov	r5, r0
 8010e2a:	460c      	mov	r4, r1
 8010e2c:	4616      	mov	r6, r2
 8010e2e:	d505      	bpl.n	8010e3c <__swrite+0x1e>
 8010e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e34:	2302      	movs	r3, #2
 8010e36:	2200      	movs	r2, #0
 8010e38:	f000 f840 	bl	8010ebc <_lseek_r>
 8010e3c:	89a3      	ldrh	r3, [r4, #12]
 8010e3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010e42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010e46:	81a3      	strh	r3, [r4, #12]
 8010e48:	4632      	mov	r2, r6
 8010e4a:	463b      	mov	r3, r7
 8010e4c:	4628      	mov	r0, r5
 8010e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010e52:	f000 b867 	b.w	8010f24 <_write_r>

08010e56 <__sseek>:
 8010e56:	b510      	push	{r4, lr}
 8010e58:	460c      	mov	r4, r1
 8010e5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e5e:	f000 f82d 	bl	8010ebc <_lseek_r>
 8010e62:	1c43      	adds	r3, r0, #1
 8010e64:	89a3      	ldrh	r3, [r4, #12]
 8010e66:	bf15      	itete	ne
 8010e68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010e6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010e6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010e72:	81a3      	strheq	r3, [r4, #12]
 8010e74:	bf18      	it	ne
 8010e76:	81a3      	strhne	r3, [r4, #12]
 8010e78:	bd10      	pop	{r4, pc}

08010e7a <__sclose>:
 8010e7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e7e:	f000 b80d 	b.w	8010e9c <_close_r>

08010e82 <memset>:
 8010e82:	4402      	add	r2, r0
 8010e84:	4603      	mov	r3, r0
 8010e86:	4293      	cmp	r3, r2
 8010e88:	d100      	bne.n	8010e8c <memset+0xa>
 8010e8a:	4770      	bx	lr
 8010e8c:	f803 1b01 	strb.w	r1, [r3], #1
 8010e90:	e7f9      	b.n	8010e86 <memset+0x4>
	...

08010e94 <_localeconv_r>:
 8010e94:	4800      	ldr	r0, [pc, #0]	@ (8010e98 <_localeconv_r+0x4>)
 8010e96:	4770      	bx	lr
 8010e98:	20000258 	.word	0x20000258

08010e9c <_close_r>:
 8010e9c:	b538      	push	{r3, r4, r5, lr}
 8010e9e:	4d06      	ldr	r5, [pc, #24]	@ (8010eb8 <_close_r+0x1c>)
 8010ea0:	2300      	movs	r3, #0
 8010ea2:	4604      	mov	r4, r0
 8010ea4:	4608      	mov	r0, r1
 8010ea6:	602b      	str	r3, [r5, #0]
 8010ea8:	f7f3 f9c2 	bl	8004230 <_close>
 8010eac:	1c43      	adds	r3, r0, #1
 8010eae:	d102      	bne.n	8010eb6 <_close_r+0x1a>
 8010eb0:	682b      	ldr	r3, [r5, #0]
 8010eb2:	b103      	cbz	r3, 8010eb6 <_close_r+0x1a>
 8010eb4:	6023      	str	r3, [r4, #0]
 8010eb6:	bd38      	pop	{r3, r4, r5, pc}
 8010eb8:	200023f4 	.word	0x200023f4

08010ebc <_lseek_r>:
 8010ebc:	b538      	push	{r3, r4, r5, lr}
 8010ebe:	4d07      	ldr	r5, [pc, #28]	@ (8010edc <_lseek_r+0x20>)
 8010ec0:	4604      	mov	r4, r0
 8010ec2:	4608      	mov	r0, r1
 8010ec4:	4611      	mov	r1, r2
 8010ec6:	2200      	movs	r2, #0
 8010ec8:	602a      	str	r2, [r5, #0]
 8010eca:	461a      	mov	r2, r3
 8010ecc:	f7f3 f9d7 	bl	800427e <_lseek>
 8010ed0:	1c43      	adds	r3, r0, #1
 8010ed2:	d102      	bne.n	8010eda <_lseek_r+0x1e>
 8010ed4:	682b      	ldr	r3, [r5, #0]
 8010ed6:	b103      	cbz	r3, 8010eda <_lseek_r+0x1e>
 8010ed8:	6023      	str	r3, [r4, #0]
 8010eda:	bd38      	pop	{r3, r4, r5, pc}
 8010edc:	200023f4 	.word	0x200023f4

08010ee0 <_read_r>:
 8010ee0:	b538      	push	{r3, r4, r5, lr}
 8010ee2:	4d07      	ldr	r5, [pc, #28]	@ (8010f00 <_read_r+0x20>)
 8010ee4:	4604      	mov	r4, r0
 8010ee6:	4608      	mov	r0, r1
 8010ee8:	4611      	mov	r1, r2
 8010eea:	2200      	movs	r2, #0
 8010eec:	602a      	str	r2, [r5, #0]
 8010eee:	461a      	mov	r2, r3
 8010ef0:	f7f3 f965 	bl	80041be <_read>
 8010ef4:	1c43      	adds	r3, r0, #1
 8010ef6:	d102      	bne.n	8010efe <_read_r+0x1e>
 8010ef8:	682b      	ldr	r3, [r5, #0]
 8010efa:	b103      	cbz	r3, 8010efe <_read_r+0x1e>
 8010efc:	6023      	str	r3, [r4, #0]
 8010efe:	bd38      	pop	{r3, r4, r5, pc}
 8010f00:	200023f4 	.word	0x200023f4

08010f04 <_sbrk_r>:
 8010f04:	b538      	push	{r3, r4, r5, lr}
 8010f06:	4d06      	ldr	r5, [pc, #24]	@ (8010f20 <_sbrk_r+0x1c>)
 8010f08:	2300      	movs	r3, #0
 8010f0a:	4604      	mov	r4, r0
 8010f0c:	4608      	mov	r0, r1
 8010f0e:	602b      	str	r3, [r5, #0]
 8010f10:	f7f3 f9c2 	bl	8004298 <_sbrk>
 8010f14:	1c43      	adds	r3, r0, #1
 8010f16:	d102      	bne.n	8010f1e <_sbrk_r+0x1a>
 8010f18:	682b      	ldr	r3, [r5, #0]
 8010f1a:	b103      	cbz	r3, 8010f1e <_sbrk_r+0x1a>
 8010f1c:	6023      	str	r3, [r4, #0]
 8010f1e:	bd38      	pop	{r3, r4, r5, pc}
 8010f20:	200023f4 	.word	0x200023f4

08010f24 <_write_r>:
 8010f24:	b538      	push	{r3, r4, r5, lr}
 8010f26:	4d07      	ldr	r5, [pc, #28]	@ (8010f44 <_write_r+0x20>)
 8010f28:	4604      	mov	r4, r0
 8010f2a:	4608      	mov	r0, r1
 8010f2c:	4611      	mov	r1, r2
 8010f2e:	2200      	movs	r2, #0
 8010f30:	602a      	str	r2, [r5, #0]
 8010f32:	461a      	mov	r2, r3
 8010f34:	f7f3 f960 	bl	80041f8 <_write>
 8010f38:	1c43      	adds	r3, r0, #1
 8010f3a:	d102      	bne.n	8010f42 <_write_r+0x1e>
 8010f3c:	682b      	ldr	r3, [r5, #0]
 8010f3e:	b103      	cbz	r3, 8010f42 <_write_r+0x1e>
 8010f40:	6023      	str	r3, [r4, #0]
 8010f42:	bd38      	pop	{r3, r4, r5, pc}
 8010f44:	200023f4 	.word	0x200023f4

08010f48 <__errno>:
 8010f48:	4b01      	ldr	r3, [pc, #4]	@ (8010f50 <__errno+0x8>)
 8010f4a:	6818      	ldr	r0, [r3, #0]
 8010f4c:	4770      	bx	lr
 8010f4e:	bf00      	nop
 8010f50:	20000118 	.word	0x20000118

08010f54 <__libc_init_array>:
 8010f54:	b570      	push	{r4, r5, r6, lr}
 8010f56:	4d0d      	ldr	r5, [pc, #52]	@ (8010f8c <__libc_init_array+0x38>)
 8010f58:	4c0d      	ldr	r4, [pc, #52]	@ (8010f90 <__libc_init_array+0x3c>)
 8010f5a:	1b64      	subs	r4, r4, r5
 8010f5c:	10a4      	asrs	r4, r4, #2
 8010f5e:	2600      	movs	r6, #0
 8010f60:	42a6      	cmp	r6, r4
 8010f62:	d109      	bne.n	8010f78 <__libc_init_array+0x24>
 8010f64:	4d0b      	ldr	r5, [pc, #44]	@ (8010f94 <__libc_init_array+0x40>)
 8010f66:	4c0c      	ldr	r4, [pc, #48]	@ (8010f98 <__libc_init_array+0x44>)
 8010f68:	f003 f89c 	bl	80140a4 <_init>
 8010f6c:	1b64      	subs	r4, r4, r5
 8010f6e:	10a4      	asrs	r4, r4, #2
 8010f70:	2600      	movs	r6, #0
 8010f72:	42a6      	cmp	r6, r4
 8010f74:	d105      	bne.n	8010f82 <__libc_init_array+0x2e>
 8010f76:	bd70      	pop	{r4, r5, r6, pc}
 8010f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f7c:	4798      	blx	r3
 8010f7e:	3601      	adds	r6, #1
 8010f80:	e7ee      	b.n	8010f60 <__libc_init_array+0xc>
 8010f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f86:	4798      	blx	r3
 8010f88:	3601      	adds	r6, #1
 8010f8a:	e7f2      	b.n	8010f72 <__libc_init_array+0x1e>
 8010f8c:	080148d0 	.word	0x080148d0
 8010f90:	080148d0 	.word	0x080148d0
 8010f94:	080148d0 	.word	0x080148d0
 8010f98:	080148d4 	.word	0x080148d4

08010f9c <__retarget_lock_init_recursive>:
 8010f9c:	4770      	bx	lr

08010f9e <__retarget_lock_acquire_recursive>:
 8010f9e:	4770      	bx	lr

08010fa0 <__retarget_lock_release_recursive>:
 8010fa0:	4770      	bx	lr

08010fa2 <quorem>:
 8010fa2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fa6:	6903      	ldr	r3, [r0, #16]
 8010fa8:	690c      	ldr	r4, [r1, #16]
 8010faa:	42a3      	cmp	r3, r4
 8010fac:	4607      	mov	r7, r0
 8010fae:	db7e      	blt.n	80110ae <quorem+0x10c>
 8010fb0:	3c01      	subs	r4, #1
 8010fb2:	f101 0814 	add.w	r8, r1, #20
 8010fb6:	00a3      	lsls	r3, r4, #2
 8010fb8:	f100 0514 	add.w	r5, r0, #20
 8010fbc:	9300      	str	r3, [sp, #0]
 8010fbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010fc2:	9301      	str	r3, [sp, #4]
 8010fc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010fc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010fcc:	3301      	adds	r3, #1
 8010fce:	429a      	cmp	r2, r3
 8010fd0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010fd4:	fbb2 f6f3 	udiv	r6, r2, r3
 8010fd8:	d32e      	bcc.n	8011038 <quorem+0x96>
 8010fda:	f04f 0a00 	mov.w	sl, #0
 8010fde:	46c4      	mov	ip, r8
 8010fe0:	46ae      	mov	lr, r5
 8010fe2:	46d3      	mov	fp, sl
 8010fe4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010fe8:	b298      	uxth	r0, r3
 8010fea:	fb06 a000 	mla	r0, r6, r0, sl
 8010fee:	0c02      	lsrs	r2, r0, #16
 8010ff0:	0c1b      	lsrs	r3, r3, #16
 8010ff2:	fb06 2303 	mla	r3, r6, r3, r2
 8010ff6:	f8de 2000 	ldr.w	r2, [lr]
 8010ffa:	b280      	uxth	r0, r0
 8010ffc:	b292      	uxth	r2, r2
 8010ffe:	1a12      	subs	r2, r2, r0
 8011000:	445a      	add	r2, fp
 8011002:	f8de 0000 	ldr.w	r0, [lr]
 8011006:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801100a:	b29b      	uxth	r3, r3
 801100c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011010:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011014:	b292      	uxth	r2, r2
 8011016:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801101a:	45e1      	cmp	r9, ip
 801101c:	f84e 2b04 	str.w	r2, [lr], #4
 8011020:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011024:	d2de      	bcs.n	8010fe4 <quorem+0x42>
 8011026:	9b00      	ldr	r3, [sp, #0]
 8011028:	58eb      	ldr	r3, [r5, r3]
 801102a:	b92b      	cbnz	r3, 8011038 <quorem+0x96>
 801102c:	9b01      	ldr	r3, [sp, #4]
 801102e:	3b04      	subs	r3, #4
 8011030:	429d      	cmp	r5, r3
 8011032:	461a      	mov	r2, r3
 8011034:	d32f      	bcc.n	8011096 <quorem+0xf4>
 8011036:	613c      	str	r4, [r7, #16]
 8011038:	4638      	mov	r0, r7
 801103a:	f001 f8c9 	bl	80121d0 <__mcmp>
 801103e:	2800      	cmp	r0, #0
 8011040:	db25      	blt.n	801108e <quorem+0xec>
 8011042:	4629      	mov	r1, r5
 8011044:	2000      	movs	r0, #0
 8011046:	f858 2b04 	ldr.w	r2, [r8], #4
 801104a:	f8d1 c000 	ldr.w	ip, [r1]
 801104e:	fa1f fe82 	uxth.w	lr, r2
 8011052:	fa1f f38c 	uxth.w	r3, ip
 8011056:	eba3 030e 	sub.w	r3, r3, lr
 801105a:	4403      	add	r3, r0
 801105c:	0c12      	lsrs	r2, r2, #16
 801105e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011062:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011066:	b29b      	uxth	r3, r3
 8011068:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801106c:	45c1      	cmp	r9, r8
 801106e:	f841 3b04 	str.w	r3, [r1], #4
 8011072:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011076:	d2e6      	bcs.n	8011046 <quorem+0xa4>
 8011078:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801107c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011080:	b922      	cbnz	r2, 801108c <quorem+0xea>
 8011082:	3b04      	subs	r3, #4
 8011084:	429d      	cmp	r5, r3
 8011086:	461a      	mov	r2, r3
 8011088:	d30b      	bcc.n	80110a2 <quorem+0x100>
 801108a:	613c      	str	r4, [r7, #16]
 801108c:	3601      	adds	r6, #1
 801108e:	4630      	mov	r0, r6
 8011090:	b003      	add	sp, #12
 8011092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011096:	6812      	ldr	r2, [r2, #0]
 8011098:	3b04      	subs	r3, #4
 801109a:	2a00      	cmp	r2, #0
 801109c:	d1cb      	bne.n	8011036 <quorem+0x94>
 801109e:	3c01      	subs	r4, #1
 80110a0:	e7c6      	b.n	8011030 <quorem+0x8e>
 80110a2:	6812      	ldr	r2, [r2, #0]
 80110a4:	3b04      	subs	r3, #4
 80110a6:	2a00      	cmp	r2, #0
 80110a8:	d1ef      	bne.n	801108a <quorem+0xe8>
 80110aa:	3c01      	subs	r4, #1
 80110ac:	e7ea      	b.n	8011084 <quorem+0xe2>
 80110ae:	2000      	movs	r0, #0
 80110b0:	e7ee      	b.n	8011090 <quorem+0xee>
 80110b2:	0000      	movs	r0, r0
 80110b4:	0000      	movs	r0, r0
	...

080110b8 <_dtoa_r>:
 80110b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110bc:	69c7      	ldr	r7, [r0, #28]
 80110be:	b097      	sub	sp, #92	@ 0x5c
 80110c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80110c4:	ec55 4b10 	vmov	r4, r5, d0
 80110c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80110ca:	9107      	str	r1, [sp, #28]
 80110cc:	4681      	mov	r9, r0
 80110ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80110d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80110d2:	b97f      	cbnz	r7, 80110f4 <_dtoa_r+0x3c>
 80110d4:	2010      	movs	r0, #16
 80110d6:	f7ff f899 	bl	801020c <malloc>
 80110da:	4602      	mov	r2, r0
 80110dc:	f8c9 001c 	str.w	r0, [r9, #28]
 80110e0:	b920      	cbnz	r0, 80110ec <_dtoa_r+0x34>
 80110e2:	4ba9      	ldr	r3, [pc, #676]	@ (8011388 <_dtoa_r+0x2d0>)
 80110e4:	21ef      	movs	r1, #239	@ 0xef
 80110e6:	48a9      	ldr	r0, [pc, #676]	@ (801138c <_dtoa_r+0x2d4>)
 80110e8:	f001 fba6 	bl	8012838 <__assert_func>
 80110ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80110f0:	6007      	str	r7, [r0, #0]
 80110f2:	60c7      	str	r7, [r0, #12]
 80110f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80110f8:	6819      	ldr	r1, [r3, #0]
 80110fa:	b159      	cbz	r1, 8011114 <_dtoa_r+0x5c>
 80110fc:	685a      	ldr	r2, [r3, #4]
 80110fe:	604a      	str	r2, [r1, #4]
 8011100:	2301      	movs	r3, #1
 8011102:	4093      	lsls	r3, r2
 8011104:	608b      	str	r3, [r1, #8]
 8011106:	4648      	mov	r0, r9
 8011108:	f000 fe30 	bl	8011d6c <_Bfree>
 801110c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011110:	2200      	movs	r2, #0
 8011112:	601a      	str	r2, [r3, #0]
 8011114:	1e2b      	subs	r3, r5, #0
 8011116:	bfb9      	ittee	lt
 8011118:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801111c:	9305      	strlt	r3, [sp, #20]
 801111e:	2300      	movge	r3, #0
 8011120:	6033      	strge	r3, [r6, #0]
 8011122:	9f05      	ldr	r7, [sp, #20]
 8011124:	4b9a      	ldr	r3, [pc, #616]	@ (8011390 <_dtoa_r+0x2d8>)
 8011126:	bfbc      	itt	lt
 8011128:	2201      	movlt	r2, #1
 801112a:	6032      	strlt	r2, [r6, #0]
 801112c:	43bb      	bics	r3, r7
 801112e:	d112      	bne.n	8011156 <_dtoa_r+0x9e>
 8011130:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011132:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011136:	6013      	str	r3, [r2, #0]
 8011138:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801113c:	4323      	orrs	r3, r4
 801113e:	f000 855a 	beq.w	8011bf6 <_dtoa_r+0xb3e>
 8011142:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011144:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80113a4 <_dtoa_r+0x2ec>
 8011148:	2b00      	cmp	r3, #0
 801114a:	f000 855c 	beq.w	8011c06 <_dtoa_r+0xb4e>
 801114e:	f10a 0303 	add.w	r3, sl, #3
 8011152:	f000 bd56 	b.w	8011c02 <_dtoa_r+0xb4a>
 8011156:	ed9d 7b04 	vldr	d7, [sp, #16]
 801115a:	2200      	movs	r2, #0
 801115c:	ec51 0b17 	vmov	r0, r1, d7
 8011160:	2300      	movs	r3, #0
 8011162:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8011166:	f7ef fcd7 	bl	8000b18 <__aeabi_dcmpeq>
 801116a:	4680      	mov	r8, r0
 801116c:	b158      	cbz	r0, 8011186 <_dtoa_r+0xce>
 801116e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011170:	2301      	movs	r3, #1
 8011172:	6013      	str	r3, [r2, #0]
 8011174:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011176:	b113      	cbz	r3, 801117e <_dtoa_r+0xc6>
 8011178:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801117a:	4b86      	ldr	r3, [pc, #536]	@ (8011394 <_dtoa_r+0x2dc>)
 801117c:	6013      	str	r3, [r2, #0]
 801117e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80113a8 <_dtoa_r+0x2f0>
 8011182:	f000 bd40 	b.w	8011c06 <_dtoa_r+0xb4e>
 8011186:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801118a:	aa14      	add	r2, sp, #80	@ 0x50
 801118c:	a915      	add	r1, sp, #84	@ 0x54
 801118e:	4648      	mov	r0, r9
 8011190:	f001 f8ce 	bl	8012330 <__d2b>
 8011194:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011198:	9002      	str	r0, [sp, #8]
 801119a:	2e00      	cmp	r6, #0
 801119c:	d078      	beq.n	8011290 <_dtoa_r+0x1d8>
 801119e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80111a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80111a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80111a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80111ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80111b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80111b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80111b8:	4619      	mov	r1, r3
 80111ba:	2200      	movs	r2, #0
 80111bc:	4b76      	ldr	r3, [pc, #472]	@ (8011398 <_dtoa_r+0x2e0>)
 80111be:	f7ef f88b 	bl	80002d8 <__aeabi_dsub>
 80111c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8011370 <_dtoa_r+0x2b8>)
 80111c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111c8:	f7ef fa3e 	bl	8000648 <__aeabi_dmul>
 80111cc:	a36a      	add	r3, pc, #424	@ (adr r3, 8011378 <_dtoa_r+0x2c0>)
 80111ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111d2:	f7ef f883 	bl	80002dc <__adddf3>
 80111d6:	4604      	mov	r4, r0
 80111d8:	4630      	mov	r0, r6
 80111da:	460d      	mov	r5, r1
 80111dc:	f7ef f9ca 	bl	8000574 <__aeabi_i2d>
 80111e0:	a367      	add	r3, pc, #412	@ (adr r3, 8011380 <_dtoa_r+0x2c8>)
 80111e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111e6:	f7ef fa2f 	bl	8000648 <__aeabi_dmul>
 80111ea:	4602      	mov	r2, r0
 80111ec:	460b      	mov	r3, r1
 80111ee:	4620      	mov	r0, r4
 80111f0:	4629      	mov	r1, r5
 80111f2:	f7ef f873 	bl	80002dc <__adddf3>
 80111f6:	4604      	mov	r4, r0
 80111f8:	460d      	mov	r5, r1
 80111fa:	f7ef fcd5 	bl	8000ba8 <__aeabi_d2iz>
 80111fe:	2200      	movs	r2, #0
 8011200:	4607      	mov	r7, r0
 8011202:	2300      	movs	r3, #0
 8011204:	4620      	mov	r0, r4
 8011206:	4629      	mov	r1, r5
 8011208:	f7ef fc90 	bl	8000b2c <__aeabi_dcmplt>
 801120c:	b140      	cbz	r0, 8011220 <_dtoa_r+0x168>
 801120e:	4638      	mov	r0, r7
 8011210:	f7ef f9b0 	bl	8000574 <__aeabi_i2d>
 8011214:	4622      	mov	r2, r4
 8011216:	462b      	mov	r3, r5
 8011218:	f7ef fc7e 	bl	8000b18 <__aeabi_dcmpeq>
 801121c:	b900      	cbnz	r0, 8011220 <_dtoa_r+0x168>
 801121e:	3f01      	subs	r7, #1
 8011220:	2f16      	cmp	r7, #22
 8011222:	d852      	bhi.n	80112ca <_dtoa_r+0x212>
 8011224:	4b5d      	ldr	r3, [pc, #372]	@ (801139c <_dtoa_r+0x2e4>)
 8011226:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801122a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801122e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011232:	f7ef fc7b 	bl	8000b2c <__aeabi_dcmplt>
 8011236:	2800      	cmp	r0, #0
 8011238:	d049      	beq.n	80112ce <_dtoa_r+0x216>
 801123a:	3f01      	subs	r7, #1
 801123c:	2300      	movs	r3, #0
 801123e:	9310      	str	r3, [sp, #64]	@ 0x40
 8011240:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011242:	1b9b      	subs	r3, r3, r6
 8011244:	1e5a      	subs	r2, r3, #1
 8011246:	bf45      	ittet	mi
 8011248:	f1c3 0301 	rsbmi	r3, r3, #1
 801124c:	9300      	strmi	r3, [sp, #0]
 801124e:	2300      	movpl	r3, #0
 8011250:	2300      	movmi	r3, #0
 8011252:	9206      	str	r2, [sp, #24]
 8011254:	bf54      	ite	pl
 8011256:	9300      	strpl	r3, [sp, #0]
 8011258:	9306      	strmi	r3, [sp, #24]
 801125a:	2f00      	cmp	r7, #0
 801125c:	db39      	blt.n	80112d2 <_dtoa_r+0x21a>
 801125e:	9b06      	ldr	r3, [sp, #24]
 8011260:	970d      	str	r7, [sp, #52]	@ 0x34
 8011262:	443b      	add	r3, r7
 8011264:	9306      	str	r3, [sp, #24]
 8011266:	2300      	movs	r3, #0
 8011268:	9308      	str	r3, [sp, #32]
 801126a:	9b07      	ldr	r3, [sp, #28]
 801126c:	2b09      	cmp	r3, #9
 801126e:	d863      	bhi.n	8011338 <_dtoa_r+0x280>
 8011270:	2b05      	cmp	r3, #5
 8011272:	bfc4      	itt	gt
 8011274:	3b04      	subgt	r3, #4
 8011276:	9307      	strgt	r3, [sp, #28]
 8011278:	9b07      	ldr	r3, [sp, #28]
 801127a:	f1a3 0302 	sub.w	r3, r3, #2
 801127e:	bfcc      	ite	gt
 8011280:	2400      	movgt	r4, #0
 8011282:	2401      	movle	r4, #1
 8011284:	2b03      	cmp	r3, #3
 8011286:	d863      	bhi.n	8011350 <_dtoa_r+0x298>
 8011288:	e8df f003 	tbb	[pc, r3]
 801128c:	2b375452 	.word	0x2b375452
 8011290:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011294:	441e      	add	r6, r3
 8011296:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801129a:	2b20      	cmp	r3, #32
 801129c:	bfc1      	itttt	gt
 801129e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80112a2:	409f      	lslgt	r7, r3
 80112a4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80112a8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80112ac:	bfd6      	itet	le
 80112ae:	f1c3 0320 	rsble	r3, r3, #32
 80112b2:	ea47 0003 	orrgt.w	r0, r7, r3
 80112b6:	fa04 f003 	lslle.w	r0, r4, r3
 80112ba:	f7ef f94b 	bl	8000554 <__aeabi_ui2d>
 80112be:	2201      	movs	r2, #1
 80112c0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80112c4:	3e01      	subs	r6, #1
 80112c6:	9212      	str	r2, [sp, #72]	@ 0x48
 80112c8:	e776      	b.n	80111b8 <_dtoa_r+0x100>
 80112ca:	2301      	movs	r3, #1
 80112cc:	e7b7      	b.n	801123e <_dtoa_r+0x186>
 80112ce:	9010      	str	r0, [sp, #64]	@ 0x40
 80112d0:	e7b6      	b.n	8011240 <_dtoa_r+0x188>
 80112d2:	9b00      	ldr	r3, [sp, #0]
 80112d4:	1bdb      	subs	r3, r3, r7
 80112d6:	9300      	str	r3, [sp, #0]
 80112d8:	427b      	negs	r3, r7
 80112da:	9308      	str	r3, [sp, #32]
 80112dc:	2300      	movs	r3, #0
 80112de:	930d      	str	r3, [sp, #52]	@ 0x34
 80112e0:	e7c3      	b.n	801126a <_dtoa_r+0x1b2>
 80112e2:	2301      	movs	r3, #1
 80112e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80112e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80112e8:	eb07 0b03 	add.w	fp, r7, r3
 80112ec:	f10b 0301 	add.w	r3, fp, #1
 80112f0:	2b01      	cmp	r3, #1
 80112f2:	9303      	str	r3, [sp, #12]
 80112f4:	bfb8      	it	lt
 80112f6:	2301      	movlt	r3, #1
 80112f8:	e006      	b.n	8011308 <_dtoa_r+0x250>
 80112fa:	2301      	movs	r3, #1
 80112fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80112fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011300:	2b00      	cmp	r3, #0
 8011302:	dd28      	ble.n	8011356 <_dtoa_r+0x29e>
 8011304:	469b      	mov	fp, r3
 8011306:	9303      	str	r3, [sp, #12]
 8011308:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801130c:	2100      	movs	r1, #0
 801130e:	2204      	movs	r2, #4
 8011310:	f102 0514 	add.w	r5, r2, #20
 8011314:	429d      	cmp	r5, r3
 8011316:	d926      	bls.n	8011366 <_dtoa_r+0x2ae>
 8011318:	6041      	str	r1, [r0, #4]
 801131a:	4648      	mov	r0, r9
 801131c:	f000 fce6 	bl	8011cec <_Balloc>
 8011320:	4682      	mov	sl, r0
 8011322:	2800      	cmp	r0, #0
 8011324:	d142      	bne.n	80113ac <_dtoa_r+0x2f4>
 8011326:	4b1e      	ldr	r3, [pc, #120]	@ (80113a0 <_dtoa_r+0x2e8>)
 8011328:	4602      	mov	r2, r0
 801132a:	f240 11af 	movw	r1, #431	@ 0x1af
 801132e:	e6da      	b.n	80110e6 <_dtoa_r+0x2e>
 8011330:	2300      	movs	r3, #0
 8011332:	e7e3      	b.n	80112fc <_dtoa_r+0x244>
 8011334:	2300      	movs	r3, #0
 8011336:	e7d5      	b.n	80112e4 <_dtoa_r+0x22c>
 8011338:	2401      	movs	r4, #1
 801133a:	2300      	movs	r3, #0
 801133c:	9307      	str	r3, [sp, #28]
 801133e:	9409      	str	r4, [sp, #36]	@ 0x24
 8011340:	f04f 3bff 	mov.w	fp, #4294967295
 8011344:	2200      	movs	r2, #0
 8011346:	f8cd b00c 	str.w	fp, [sp, #12]
 801134a:	2312      	movs	r3, #18
 801134c:	920c      	str	r2, [sp, #48]	@ 0x30
 801134e:	e7db      	b.n	8011308 <_dtoa_r+0x250>
 8011350:	2301      	movs	r3, #1
 8011352:	9309      	str	r3, [sp, #36]	@ 0x24
 8011354:	e7f4      	b.n	8011340 <_dtoa_r+0x288>
 8011356:	f04f 0b01 	mov.w	fp, #1
 801135a:	f8cd b00c 	str.w	fp, [sp, #12]
 801135e:	465b      	mov	r3, fp
 8011360:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011364:	e7d0      	b.n	8011308 <_dtoa_r+0x250>
 8011366:	3101      	adds	r1, #1
 8011368:	0052      	lsls	r2, r2, #1
 801136a:	e7d1      	b.n	8011310 <_dtoa_r+0x258>
 801136c:	f3af 8000 	nop.w
 8011370:	636f4361 	.word	0x636f4361
 8011374:	3fd287a7 	.word	0x3fd287a7
 8011378:	8b60c8b3 	.word	0x8b60c8b3
 801137c:	3fc68a28 	.word	0x3fc68a28
 8011380:	509f79fb 	.word	0x509f79fb
 8011384:	3fd34413 	.word	0x3fd34413
 8011388:	08014175 	.word	0x08014175
 801138c:	0801418c 	.word	0x0801418c
 8011390:	7ff00000 	.word	0x7ff00000
 8011394:	08014145 	.word	0x08014145
 8011398:	3ff80000 	.word	0x3ff80000
 801139c:	080142e0 	.word	0x080142e0
 80113a0:	080141e4 	.word	0x080141e4
 80113a4:	08014171 	.word	0x08014171
 80113a8:	08014144 	.word	0x08014144
 80113ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80113b0:	6018      	str	r0, [r3, #0]
 80113b2:	9b03      	ldr	r3, [sp, #12]
 80113b4:	2b0e      	cmp	r3, #14
 80113b6:	f200 80a1 	bhi.w	80114fc <_dtoa_r+0x444>
 80113ba:	2c00      	cmp	r4, #0
 80113bc:	f000 809e 	beq.w	80114fc <_dtoa_r+0x444>
 80113c0:	2f00      	cmp	r7, #0
 80113c2:	dd33      	ble.n	801142c <_dtoa_r+0x374>
 80113c4:	4b9c      	ldr	r3, [pc, #624]	@ (8011638 <_dtoa_r+0x580>)
 80113c6:	f007 020f 	and.w	r2, r7, #15
 80113ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80113ce:	ed93 7b00 	vldr	d7, [r3]
 80113d2:	05f8      	lsls	r0, r7, #23
 80113d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80113d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80113dc:	d516      	bpl.n	801140c <_dtoa_r+0x354>
 80113de:	4b97      	ldr	r3, [pc, #604]	@ (801163c <_dtoa_r+0x584>)
 80113e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80113e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80113e8:	f7ef fa58 	bl	800089c <__aeabi_ddiv>
 80113ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80113f0:	f004 040f 	and.w	r4, r4, #15
 80113f4:	2603      	movs	r6, #3
 80113f6:	4d91      	ldr	r5, [pc, #580]	@ (801163c <_dtoa_r+0x584>)
 80113f8:	b954      	cbnz	r4, 8011410 <_dtoa_r+0x358>
 80113fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80113fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011402:	f7ef fa4b 	bl	800089c <__aeabi_ddiv>
 8011406:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801140a:	e028      	b.n	801145e <_dtoa_r+0x3a6>
 801140c:	2602      	movs	r6, #2
 801140e:	e7f2      	b.n	80113f6 <_dtoa_r+0x33e>
 8011410:	07e1      	lsls	r1, r4, #31
 8011412:	d508      	bpl.n	8011426 <_dtoa_r+0x36e>
 8011414:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011418:	e9d5 2300 	ldrd	r2, r3, [r5]
 801141c:	f7ef f914 	bl	8000648 <__aeabi_dmul>
 8011420:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011424:	3601      	adds	r6, #1
 8011426:	1064      	asrs	r4, r4, #1
 8011428:	3508      	adds	r5, #8
 801142a:	e7e5      	b.n	80113f8 <_dtoa_r+0x340>
 801142c:	f000 80af 	beq.w	801158e <_dtoa_r+0x4d6>
 8011430:	427c      	negs	r4, r7
 8011432:	4b81      	ldr	r3, [pc, #516]	@ (8011638 <_dtoa_r+0x580>)
 8011434:	4d81      	ldr	r5, [pc, #516]	@ (801163c <_dtoa_r+0x584>)
 8011436:	f004 020f 	and.w	r2, r4, #15
 801143a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801143e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011442:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011446:	f7ef f8ff 	bl	8000648 <__aeabi_dmul>
 801144a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801144e:	1124      	asrs	r4, r4, #4
 8011450:	2300      	movs	r3, #0
 8011452:	2602      	movs	r6, #2
 8011454:	2c00      	cmp	r4, #0
 8011456:	f040 808f 	bne.w	8011578 <_dtoa_r+0x4c0>
 801145a:	2b00      	cmp	r3, #0
 801145c:	d1d3      	bne.n	8011406 <_dtoa_r+0x34e>
 801145e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011460:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011464:	2b00      	cmp	r3, #0
 8011466:	f000 8094 	beq.w	8011592 <_dtoa_r+0x4da>
 801146a:	4b75      	ldr	r3, [pc, #468]	@ (8011640 <_dtoa_r+0x588>)
 801146c:	2200      	movs	r2, #0
 801146e:	4620      	mov	r0, r4
 8011470:	4629      	mov	r1, r5
 8011472:	f7ef fb5b 	bl	8000b2c <__aeabi_dcmplt>
 8011476:	2800      	cmp	r0, #0
 8011478:	f000 808b 	beq.w	8011592 <_dtoa_r+0x4da>
 801147c:	9b03      	ldr	r3, [sp, #12]
 801147e:	2b00      	cmp	r3, #0
 8011480:	f000 8087 	beq.w	8011592 <_dtoa_r+0x4da>
 8011484:	f1bb 0f00 	cmp.w	fp, #0
 8011488:	dd34      	ble.n	80114f4 <_dtoa_r+0x43c>
 801148a:	4620      	mov	r0, r4
 801148c:	4b6d      	ldr	r3, [pc, #436]	@ (8011644 <_dtoa_r+0x58c>)
 801148e:	2200      	movs	r2, #0
 8011490:	4629      	mov	r1, r5
 8011492:	f7ef f8d9 	bl	8000648 <__aeabi_dmul>
 8011496:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801149a:	f107 38ff 	add.w	r8, r7, #4294967295
 801149e:	3601      	adds	r6, #1
 80114a0:	465c      	mov	r4, fp
 80114a2:	4630      	mov	r0, r6
 80114a4:	f7ef f866 	bl	8000574 <__aeabi_i2d>
 80114a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80114ac:	f7ef f8cc 	bl	8000648 <__aeabi_dmul>
 80114b0:	4b65      	ldr	r3, [pc, #404]	@ (8011648 <_dtoa_r+0x590>)
 80114b2:	2200      	movs	r2, #0
 80114b4:	f7ee ff12 	bl	80002dc <__adddf3>
 80114b8:	4605      	mov	r5, r0
 80114ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80114be:	2c00      	cmp	r4, #0
 80114c0:	d16a      	bne.n	8011598 <_dtoa_r+0x4e0>
 80114c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80114c6:	4b61      	ldr	r3, [pc, #388]	@ (801164c <_dtoa_r+0x594>)
 80114c8:	2200      	movs	r2, #0
 80114ca:	f7ee ff05 	bl	80002d8 <__aeabi_dsub>
 80114ce:	4602      	mov	r2, r0
 80114d0:	460b      	mov	r3, r1
 80114d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80114d6:	462a      	mov	r2, r5
 80114d8:	4633      	mov	r3, r6
 80114da:	f7ef fb45 	bl	8000b68 <__aeabi_dcmpgt>
 80114de:	2800      	cmp	r0, #0
 80114e0:	f040 8298 	bne.w	8011a14 <_dtoa_r+0x95c>
 80114e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80114e8:	462a      	mov	r2, r5
 80114ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80114ee:	f7ef fb1d 	bl	8000b2c <__aeabi_dcmplt>
 80114f2:	bb38      	cbnz	r0, 8011544 <_dtoa_r+0x48c>
 80114f4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80114f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80114fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80114fe:	2b00      	cmp	r3, #0
 8011500:	f2c0 8157 	blt.w	80117b2 <_dtoa_r+0x6fa>
 8011504:	2f0e      	cmp	r7, #14
 8011506:	f300 8154 	bgt.w	80117b2 <_dtoa_r+0x6fa>
 801150a:	4b4b      	ldr	r3, [pc, #300]	@ (8011638 <_dtoa_r+0x580>)
 801150c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011510:	ed93 7b00 	vldr	d7, [r3]
 8011514:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011516:	2b00      	cmp	r3, #0
 8011518:	ed8d 7b00 	vstr	d7, [sp]
 801151c:	f280 80e5 	bge.w	80116ea <_dtoa_r+0x632>
 8011520:	9b03      	ldr	r3, [sp, #12]
 8011522:	2b00      	cmp	r3, #0
 8011524:	f300 80e1 	bgt.w	80116ea <_dtoa_r+0x632>
 8011528:	d10c      	bne.n	8011544 <_dtoa_r+0x48c>
 801152a:	4b48      	ldr	r3, [pc, #288]	@ (801164c <_dtoa_r+0x594>)
 801152c:	2200      	movs	r2, #0
 801152e:	ec51 0b17 	vmov	r0, r1, d7
 8011532:	f7ef f889 	bl	8000648 <__aeabi_dmul>
 8011536:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801153a:	f7ef fb0b 	bl	8000b54 <__aeabi_dcmpge>
 801153e:	2800      	cmp	r0, #0
 8011540:	f000 8266 	beq.w	8011a10 <_dtoa_r+0x958>
 8011544:	2400      	movs	r4, #0
 8011546:	4625      	mov	r5, r4
 8011548:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801154a:	4656      	mov	r6, sl
 801154c:	ea6f 0803 	mvn.w	r8, r3
 8011550:	2700      	movs	r7, #0
 8011552:	4621      	mov	r1, r4
 8011554:	4648      	mov	r0, r9
 8011556:	f000 fc09 	bl	8011d6c <_Bfree>
 801155a:	2d00      	cmp	r5, #0
 801155c:	f000 80bd 	beq.w	80116da <_dtoa_r+0x622>
 8011560:	b12f      	cbz	r7, 801156e <_dtoa_r+0x4b6>
 8011562:	42af      	cmp	r7, r5
 8011564:	d003      	beq.n	801156e <_dtoa_r+0x4b6>
 8011566:	4639      	mov	r1, r7
 8011568:	4648      	mov	r0, r9
 801156a:	f000 fbff 	bl	8011d6c <_Bfree>
 801156e:	4629      	mov	r1, r5
 8011570:	4648      	mov	r0, r9
 8011572:	f000 fbfb 	bl	8011d6c <_Bfree>
 8011576:	e0b0      	b.n	80116da <_dtoa_r+0x622>
 8011578:	07e2      	lsls	r2, r4, #31
 801157a:	d505      	bpl.n	8011588 <_dtoa_r+0x4d0>
 801157c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011580:	f7ef f862 	bl	8000648 <__aeabi_dmul>
 8011584:	3601      	adds	r6, #1
 8011586:	2301      	movs	r3, #1
 8011588:	1064      	asrs	r4, r4, #1
 801158a:	3508      	adds	r5, #8
 801158c:	e762      	b.n	8011454 <_dtoa_r+0x39c>
 801158e:	2602      	movs	r6, #2
 8011590:	e765      	b.n	801145e <_dtoa_r+0x3a6>
 8011592:	9c03      	ldr	r4, [sp, #12]
 8011594:	46b8      	mov	r8, r7
 8011596:	e784      	b.n	80114a2 <_dtoa_r+0x3ea>
 8011598:	4b27      	ldr	r3, [pc, #156]	@ (8011638 <_dtoa_r+0x580>)
 801159a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801159c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80115a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80115a4:	4454      	add	r4, sl
 80115a6:	2900      	cmp	r1, #0
 80115a8:	d054      	beq.n	8011654 <_dtoa_r+0x59c>
 80115aa:	4929      	ldr	r1, [pc, #164]	@ (8011650 <_dtoa_r+0x598>)
 80115ac:	2000      	movs	r0, #0
 80115ae:	f7ef f975 	bl	800089c <__aeabi_ddiv>
 80115b2:	4633      	mov	r3, r6
 80115b4:	462a      	mov	r2, r5
 80115b6:	f7ee fe8f 	bl	80002d8 <__aeabi_dsub>
 80115ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80115be:	4656      	mov	r6, sl
 80115c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80115c4:	f7ef faf0 	bl	8000ba8 <__aeabi_d2iz>
 80115c8:	4605      	mov	r5, r0
 80115ca:	f7ee ffd3 	bl	8000574 <__aeabi_i2d>
 80115ce:	4602      	mov	r2, r0
 80115d0:	460b      	mov	r3, r1
 80115d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80115d6:	f7ee fe7f 	bl	80002d8 <__aeabi_dsub>
 80115da:	3530      	adds	r5, #48	@ 0x30
 80115dc:	4602      	mov	r2, r0
 80115de:	460b      	mov	r3, r1
 80115e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80115e4:	f806 5b01 	strb.w	r5, [r6], #1
 80115e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80115ec:	f7ef fa9e 	bl	8000b2c <__aeabi_dcmplt>
 80115f0:	2800      	cmp	r0, #0
 80115f2:	d172      	bne.n	80116da <_dtoa_r+0x622>
 80115f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80115f8:	4911      	ldr	r1, [pc, #68]	@ (8011640 <_dtoa_r+0x588>)
 80115fa:	2000      	movs	r0, #0
 80115fc:	f7ee fe6c 	bl	80002d8 <__aeabi_dsub>
 8011600:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011604:	f7ef fa92 	bl	8000b2c <__aeabi_dcmplt>
 8011608:	2800      	cmp	r0, #0
 801160a:	f040 80b4 	bne.w	8011776 <_dtoa_r+0x6be>
 801160e:	42a6      	cmp	r6, r4
 8011610:	f43f af70 	beq.w	80114f4 <_dtoa_r+0x43c>
 8011614:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011618:	4b0a      	ldr	r3, [pc, #40]	@ (8011644 <_dtoa_r+0x58c>)
 801161a:	2200      	movs	r2, #0
 801161c:	f7ef f814 	bl	8000648 <__aeabi_dmul>
 8011620:	4b08      	ldr	r3, [pc, #32]	@ (8011644 <_dtoa_r+0x58c>)
 8011622:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011626:	2200      	movs	r2, #0
 8011628:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801162c:	f7ef f80c 	bl	8000648 <__aeabi_dmul>
 8011630:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011634:	e7c4      	b.n	80115c0 <_dtoa_r+0x508>
 8011636:	bf00      	nop
 8011638:	080142e0 	.word	0x080142e0
 801163c:	080142b8 	.word	0x080142b8
 8011640:	3ff00000 	.word	0x3ff00000
 8011644:	40240000 	.word	0x40240000
 8011648:	401c0000 	.word	0x401c0000
 801164c:	40140000 	.word	0x40140000
 8011650:	3fe00000 	.word	0x3fe00000
 8011654:	4631      	mov	r1, r6
 8011656:	4628      	mov	r0, r5
 8011658:	f7ee fff6 	bl	8000648 <__aeabi_dmul>
 801165c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011660:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011662:	4656      	mov	r6, sl
 8011664:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011668:	f7ef fa9e 	bl	8000ba8 <__aeabi_d2iz>
 801166c:	4605      	mov	r5, r0
 801166e:	f7ee ff81 	bl	8000574 <__aeabi_i2d>
 8011672:	4602      	mov	r2, r0
 8011674:	460b      	mov	r3, r1
 8011676:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801167a:	f7ee fe2d 	bl	80002d8 <__aeabi_dsub>
 801167e:	3530      	adds	r5, #48	@ 0x30
 8011680:	f806 5b01 	strb.w	r5, [r6], #1
 8011684:	4602      	mov	r2, r0
 8011686:	460b      	mov	r3, r1
 8011688:	42a6      	cmp	r6, r4
 801168a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801168e:	f04f 0200 	mov.w	r2, #0
 8011692:	d124      	bne.n	80116de <_dtoa_r+0x626>
 8011694:	4baf      	ldr	r3, [pc, #700]	@ (8011954 <_dtoa_r+0x89c>)
 8011696:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801169a:	f7ee fe1f 	bl	80002dc <__adddf3>
 801169e:	4602      	mov	r2, r0
 80116a0:	460b      	mov	r3, r1
 80116a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80116a6:	f7ef fa5f 	bl	8000b68 <__aeabi_dcmpgt>
 80116aa:	2800      	cmp	r0, #0
 80116ac:	d163      	bne.n	8011776 <_dtoa_r+0x6be>
 80116ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80116b2:	49a8      	ldr	r1, [pc, #672]	@ (8011954 <_dtoa_r+0x89c>)
 80116b4:	2000      	movs	r0, #0
 80116b6:	f7ee fe0f 	bl	80002d8 <__aeabi_dsub>
 80116ba:	4602      	mov	r2, r0
 80116bc:	460b      	mov	r3, r1
 80116be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80116c2:	f7ef fa33 	bl	8000b2c <__aeabi_dcmplt>
 80116c6:	2800      	cmp	r0, #0
 80116c8:	f43f af14 	beq.w	80114f4 <_dtoa_r+0x43c>
 80116cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80116ce:	1e73      	subs	r3, r6, #1
 80116d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80116d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80116d6:	2b30      	cmp	r3, #48	@ 0x30
 80116d8:	d0f8      	beq.n	80116cc <_dtoa_r+0x614>
 80116da:	4647      	mov	r7, r8
 80116dc:	e03b      	b.n	8011756 <_dtoa_r+0x69e>
 80116de:	4b9e      	ldr	r3, [pc, #632]	@ (8011958 <_dtoa_r+0x8a0>)
 80116e0:	f7ee ffb2 	bl	8000648 <__aeabi_dmul>
 80116e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80116e8:	e7bc      	b.n	8011664 <_dtoa_r+0x5ac>
 80116ea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80116ee:	4656      	mov	r6, sl
 80116f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80116f4:	4620      	mov	r0, r4
 80116f6:	4629      	mov	r1, r5
 80116f8:	f7ef f8d0 	bl	800089c <__aeabi_ddiv>
 80116fc:	f7ef fa54 	bl	8000ba8 <__aeabi_d2iz>
 8011700:	4680      	mov	r8, r0
 8011702:	f7ee ff37 	bl	8000574 <__aeabi_i2d>
 8011706:	e9dd 2300 	ldrd	r2, r3, [sp]
 801170a:	f7ee ff9d 	bl	8000648 <__aeabi_dmul>
 801170e:	4602      	mov	r2, r0
 8011710:	460b      	mov	r3, r1
 8011712:	4620      	mov	r0, r4
 8011714:	4629      	mov	r1, r5
 8011716:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801171a:	f7ee fddd 	bl	80002d8 <__aeabi_dsub>
 801171e:	f806 4b01 	strb.w	r4, [r6], #1
 8011722:	9d03      	ldr	r5, [sp, #12]
 8011724:	eba6 040a 	sub.w	r4, r6, sl
 8011728:	42a5      	cmp	r5, r4
 801172a:	4602      	mov	r2, r0
 801172c:	460b      	mov	r3, r1
 801172e:	d133      	bne.n	8011798 <_dtoa_r+0x6e0>
 8011730:	f7ee fdd4 	bl	80002dc <__adddf3>
 8011734:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011738:	4604      	mov	r4, r0
 801173a:	460d      	mov	r5, r1
 801173c:	f7ef fa14 	bl	8000b68 <__aeabi_dcmpgt>
 8011740:	b9c0      	cbnz	r0, 8011774 <_dtoa_r+0x6bc>
 8011742:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011746:	4620      	mov	r0, r4
 8011748:	4629      	mov	r1, r5
 801174a:	f7ef f9e5 	bl	8000b18 <__aeabi_dcmpeq>
 801174e:	b110      	cbz	r0, 8011756 <_dtoa_r+0x69e>
 8011750:	f018 0f01 	tst.w	r8, #1
 8011754:	d10e      	bne.n	8011774 <_dtoa_r+0x6bc>
 8011756:	9902      	ldr	r1, [sp, #8]
 8011758:	4648      	mov	r0, r9
 801175a:	f000 fb07 	bl	8011d6c <_Bfree>
 801175e:	2300      	movs	r3, #0
 8011760:	7033      	strb	r3, [r6, #0]
 8011762:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011764:	3701      	adds	r7, #1
 8011766:	601f      	str	r7, [r3, #0]
 8011768:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801176a:	2b00      	cmp	r3, #0
 801176c:	f000 824b 	beq.w	8011c06 <_dtoa_r+0xb4e>
 8011770:	601e      	str	r6, [r3, #0]
 8011772:	e248      	b.n	8011c06 <_dtoa_r+0xb4e>
 8011774:	46b8      	mov	r8, r7
 8011776:	4633      	mov	r3, r6
 8011778:	461e      	mov	r6, r3
 801177a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801177e:	2a39      	cmp	r2, #57	@ 0x39
 8011780:	d106      	bne.n	8011790 <_dtoa_r+0x6d8>
 8011782:	459a      	cmp	sl, r3
 8011784:	d1f8      	bne.n	8011778 <_dtoa_r+0x6c0>
 8011786:	2230      	movs	r2, #48	@ 0x30
 8011788:	f108 0801 	add.w	r8, r8, #1
 801178c:	f88a 2000 	strb.w	r2, [sl]
 8011790:	781a      	ldrb	r2, [r3, #0]
 8011792:	3201      	adds	r2, #1
 8011794:	701a      	strb	r2, [r3, #0]
 8011796:	e7a0      	b.n	80116da <_dtoa_r+0x622>
 8011798:	4b6f      	ldr	r3, [pc, #444]	@ (8011958 <_dtoa_r+0x8a0>)
 801179a:	2200      	movs	r2, #0
 801179c:	f7ee ff54 	bl	8000648 <__aeabi_dmul>
 80117a0:	2200      	movs	r2, #0
 80117a2:	2300      	movs	r3, #0
 80117a4:	4604      	mov	r4, r0
 80117a6:	460d      	mov	r5, r1
 80117a8:	f7ef f9b6 	bl	8000b18 <__aeabi_dcmpeq>
 80117ac:	2800      	cmp	r0, #0
 80117ae:	d09f      	beq.n	80116f0 <_dtoa_r+0x638>
 80117b0:	e7d1      	b.n	8011756 <_dtoa_r+0x69e>
 80117b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80117b4:	2a00      	cmp	r2, #0
 80117b6:	f000 80ea 	beq.w	801198e <_dtoa_r+0x8d6>
 80117ba:	9a07      	ldr	r2, [sp, #28]
 80117bc:	2a01      	cmp	r2, #1
 80117be:	f300 80cd 	bgt.w	801195c <_dtoa_r+0x8a4>
 80117c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80117c4:	2a00      	cmp	r2, #0
 80117c6:	f000 80c1 	beq.w	801194c <_dtoa_r+0x894>
 80117ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80117ce:	9c08      	ldr	r4, [sp, #32]
 80117d0:	9e00      	ldr	r6, [sp, #0]
 80117d2:	9a00      	ldr	r2, [sp, #0]
 80117d4:	441a      	add	r2, r3
 80117d6:	9200      	str	r2, [sp, #0]
 80117d8:	9a06      	ldr	r2, [sp, #24]
 80117da:	2101      	movs	r1, #1
 80117dc:	441a      	add	r2, r3
 80117de:	4648      	mov	r0, r9
 80117e0:	9206      	str	r2, [sp, #24]
 80117e2:	f000 fb77 	bl	8011ed4 <__i2b>
 80117e6:	4605      	mov	r5, r0
 80117e8:	b166      	cbz	r6, 8011804 <_dtoa_r+0x74c>
 80117ea:	9b06      	ldr	r3, [sp, #24]
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	dd09      	ble.n	8011804 <_dtoa_r+0x74c>
 80117f0:	42b3      	cmp	r3, r6
 80117f2:	9a00      	ldr	r2, [sp, #0]
 80117f4:	bfa8      	it	ge
 80117f6:	4633      	movge	r3, r6
 80117f8:	1ad2      	subs	r2, r2, r3
 80117fa:	9200      	str	r2, [sp, #0]
 80117fc:	9a06      	ldr	r2, [sp, #24]
 80117fe:	1af6      	subs	r6, r6, r3
 8011800:	1ad3      	subs	r3, r2, r3
 8011802:	9306      	str	r3, [sp, #24]
 8011804:	9b08      	ldr	r3, [sp, #32]
 8011806:	b30b      	cbz	r3, 801184c <_dtoa_r+0x794>
 8011808:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801180a:	2b00      	cmp	r3, #0
 801180c:	f000 80c6 	beq.w	801199c <_dtoa_r+0x8e4>
 8011810:	2c00      	cmp	r4, #0
 8011812:	f000 80c0 	beq.w	8011996 <_dtoa_r+0x8de>
 8011816:	4629      	mov	r1, r5
 8011818:	4622      	mov	r2, r4
 801181a:	4648      	mov	r0, r9
 801181c:	f000 fc12 	bl	8012044 <__pow5mult>
 8011820:	9a02      	ldr	r2, [sp, #8]
 8011822:	4601      	mov	r1, r0
 8011824:	4605      	mov	r5, r0
 8011826:	4648      	mov	r0, r9
 8011828:	f000 fb6a 	bl	8011f00 <__multiply>
 801182c:	9902      	ldr	r1, [sp, #8]
 801182e:	4680      	mov	r8, r0
 8011830:	4648      	mov	r0, r9
 8011832:	f000 fa9b 	bl	8011d6c <_Bfree>
 8011836:	9b08      	ldr	r3, [sp, #32]
 8011838:	1b1b      	subs	r3, r3, r4
 801183a:	9308      	str	r3, [sp, #32]
 801183c:	f000 80b1 	beq.w	80119a2 <_dtoa_r+0x8ea>
 8011840:	9a08      	ldr	r2, [sp, #32]
 8011842:	4641      	mov	r1, r8
 8011844:	4648      	mov	r0, r9
 8011846:	f000 fbfd 	bl	8012044 <__pow5mult>
 801184a:	9002      	str	r0, [sp, #8]
 801184c:	2101      	movs	r1, #1
 801184e:	4648      	mov	r0, r9
 8011850:	f000 fb40 	bl	8011ed4 <__i2b>
 8011854:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011856:	4604      	mov	r4, r0
 8011858:	2b00      	cmp	r3, #0
 801185a:	f000 81d8 	beq.w	8011c0e <_dtoa_r+0xb56>
 801185e:	461a      	mov	r2, r3
 8011860:	4601      	mov	r1, r0
 8011862:	4648      	mov	r0, r9
 8011864:	f000 fbee 	bl	8012044 <__pow5mult>
 8011868:	9b07      	ldr	r3, [sp, #28]
 801186a:	2b01      	cmp	r3, #1
 801186c:	4604      	mov	r4, r0
 801186e:	f300 809f 	bgt.w	80119b0 <_dtoa_r+0x8f8>
 8011872:	9b04      	ldr	r3, [sp, #16]
 8011874:	2b00      	cmp	r3, #0
 8011876:	f040 8097 	bne.w	80119a8 <_dtoa_r+0x8f0>
 801187a:	9b05      	ldr	r3, [sp, #20]
 801187c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011880:	2b00      	cmp	r3, #0
 8011882:	f040 8093 	bne.w	80119ac <_dtoa_r+0x8f4>
 8011886:	9b05      	ldr	r3, [sp, #20]
 8011888:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801188c:	0d1b      	lsrs	r3, r3, #20
 801188e:	051b      	lsls	r3, r3, #20
 8011890:	b133      	cbz	r3, 80118a0 <_dtoa_r+0x7e8>
 8011892:	9b00      	ldr	r3, [sp, #0]
 8011894:	3301      	adds	r3, #1
 8011896:	9300      	str	r3, [sp, #0]
 8011898:	9b06      	ldr	r3, [sp, #24]
 801189a:	3301      	adds	r3, #1
 801189c:	9306      	str	r3, [sp, #24]
 801189e:	2301      	movs	r3, #1
 80118a0:	9308      	str	r3, [sp, #32]
 80118a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	f000 81b8 	beq.w	8011c1a <_dtoa_r+0xb62>
 80118aa:	6923      	ldr	r3, [r4, #16]
 80118ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80118b0:	6918      	ldr	r0, [r3, #16]
 80118b2:	f000 fac3 	bl	8011e3c <__hi0bits>
 80118b6:	f1c0 0020 	rsb	r0, r0, #32
 80118ba:	9b06      	ldr	r3, [sp, #24]
 80118bc:	4418      	add	r0, r3
 80118be:	f010 001f 	ands.w	r0, r0, #31
 80118c2:	f000 8082 	beq.w	80119ca <_dtoa_r+0x912>
 80118c6:	f1c0 0320 	rsb	r3, r0, #32
 80118ca:	2b04      	cmp	r3, #4
 80118cc:	dd73      	ble.n	80119b6 <_dtoa_r+0x8fe>
 80118ce:	9b00      	ldr	r3, [sp, #0]
 80118d0:	f1c0 001c 	rsb	r0, r0, #28
 80118d4:	4403      	add	r3, r0
 80118d6:	9300      	str	r3, [sp, #0]
 80118d8:	9b06      	ldr	r3, [sp, #24]
 80118da:	4403      	add	r3, r0
 80118dc:	4406      	add	r6, r0
 80118de:	9306      	str	r3, [sp, #24]
 80118e0:	9b00      	ldr	r3, [sp, #0]
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	dd05      	ble.n	80118f2 <_dtoa_r+0x83a>
 80118e6:	9902      	ldr	r1, [sp, #8]
 80118e8:	461a      	mov	r2, r3
 80118ea:	4648      	mov	r0, r9
 80118ec:	f000 fc04 	bl	80120f8 <__lshift>
 80118f0:	9002      	str	r0, [sp, #8]
 80118f2:	9b06      	ldr	r3, [sp, #24]
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	dd05      	ble.n	8011904 <_dtoa_r+0x84c>
 80118f8:	4621      	mov	r1, r4
 80118fa:	461a      	mov	r2, r3
 80118fc:	4648      	mov	r0, r9
 80118fe:	f000 fbfb 	bl	80120f8 <__lshift>
 8011902:	4604      	mov	r4, r0
 8011904:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011906:	2b00      	cmp	r3, #0
 8011908:	d061      	beq.n	80119ce <_dtoa_r+0x916>
 801190a:	9802      	ldr	r0, [sp, #8]
 801190c:	4621      	mov	r1, r4
 801190e:	f000 fc5f 	bl	80121d0 <__mcmp>
 8011912:	2800      	cmp	r0, #0
 8011914:	da5b      	bge.n	80119ce <_dtoa_r+0x916>
 8011916:	2300      	movs	r3, #0
 8011918:	9902      	ldr	r1, [sp, #8]
 801191a:	220a      	movs	r2, #10
 801191c:	4648      	mov	r0, r9
 801191e:	f000 fa47 	bl	8011db0 <__multadd>
 8011922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011924:	9002      	str	r0, [sp, #8]
 8011926:	f107 38ff 	add.w	r8, r7, #4294967295
 801192a:	2b00      	cmp	r3, #0
 801192c:	f000 8177 	beq.w	8011c1e <_dtoa_r+0xb66>
 8011930:	4629      	mov	r1, r5
 8011932:	2300      	movs	r3, #0
 8011934:	220a      	movs	r2, #10
 8011936:	4648      	mov	r0, r9
 8011938:	f000 fa3a 	bl	8011db0 <__multadd>
 801193c:	f1bb 0f00 	cmp.w	fp, #0
 8011940:	4605      	mov	r5, r0
 8011942:	dc6f      	bgt.n	8011a24 <_dtoa_r+0x96c>
 8011944:	9b07      	ldr	r3, [sp, #28]
 8011946:	2b02      	cmp	r3, #2
 8011948:	dc49      	bgt.n	80119de <_dtoa_r+0x926>
 801194a:	e06b      	b.n	8011a24 <_dtoa_r+0x96c>
 801194c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801194e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011952:	e73c      	b.n	80117ce <_dtoa_r+0x716>
 8011954:	3fe00000 	.word	0x3fe00000
 8011958:	40240000 	.word	0x40240000
 801195c:	9b03      	ldr	r3, [sp, #12]
 801195e:	1e5c      	subs	r4, r3, #1
 8011960:	9b08      	ldr	r3, [sp, #32]
 8011962:	42a3      	cmp	r3, r4
 8011964:	db09      	blt.n	801197a <_dtoa_r+0x8c2>
 8011966:	1b1c      	subs	r4, r3, r4
 8011968:	9b03      	ldr	r3, [sp, #12]
 801196a:	2b00      	cmp	r3, #0
 801196c:	f6bf af30 	bge.w	80117d0 <_dtoa_r+0x718>
 8011970:	9b00      	ldr	r3, [sp, #0]
 8011972:	9a03      	ldr	r2, [sp, #12]
 8011974:	1a9e      	subs	r6, r3, r2
 8011976:	2300      	movs	r3, #0
 8011978:	e72b      	b.n	80117d2 <_dtoa_r+0x71a>
 801197a:	9b08      	ldr	r3, [sp, #32]
 801197c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801197e:	9408      	str	r4, [sp, #32]
 8011980:	1ae3      	subs	r3, r4, r3
 8011982:	441a      	add	r2, r3
 8011984:	9e00      	ldr	r6, [sp, #0]
 8011986:	9b03      	ldr	r3, [sp, #12]
 8011988:	920d      	str	r2, [sp, #52]	@ 0x34
 801198a:	2400      	movs	r4, #0
 801198c:	e721      	b.n	80117d2 <_dtoa_r+0x71a>
 801198e:	9c08      	ldr	r4, [sp, #32]
 8011990:	9e00      	ldr	r6, [sp, #0]
 8011992:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011994:	e728      	b.n	80117e8 <_dtoa_r+0x730>
 8011996:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801199a:	e751      	b.n	8011840 <_dtoa_r+0x788>
 801199c:	9a08      	ldr	r2, [sp, #32]
 801199e:	9902      	ldr	r1, [sp, #8]
 80119a0:	e750      	b.n	8011844 <_dtoa_r+0x78c>
 80119a2:	f8cd 8008 	str.w	r8, [sp, #8]
 80119a6:	e751      	b.n	801184c <_dtoa_r+0x794>
 80119a8:	2300      	movs	r3, #0
 80119aa:	e779      	b.n	80118a0 <_dtoa_r+0x7e8>
 80119ac:	9b04      	ldr	r3, [sp, #16]
 80119ae:	e777      	b.n	80118a0 <_dtoa_r+0x7e8>
 80119b0:	2300      	movs	r3, #0
 80119b2:	9308      	str	r3, [sp, #32]
 80119b4:	e779      	b.n	80118aa <_dtoa_r+0x7f2>
 80119b6:	d093      	beq.n	80118e0 <_dtoa_r+0x828>
 80119b8:	9a00      	ldr	r2, [sp, #0]
 80119ba:	331c      	adds	r3, #28
 80119bc:	441a      	add	r2, r3
 80119be:	9200      	str	r2, [sp, #0]
 80119c0:	9a06      	ldr	r2, [sp, #24]
 80119c2:	441a      	add	r2, r3
 80119c4:	441e      	add	r6, r3
 80119c6:	9206      	str	r2, [sp, #24]
 80119c8:	e78a      	b.n	80118e0 <_dtoa_r+0x828>
 80119ca:	4603      	mov	r3, r0
 80119cc:	e7f4      	b.n	80119b8 <_dtoa_r+0x900>
 80119ce:	9b03      	ldr	r3, [sp, #12]
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	46b8      	mov	r8, r7
 80119d4:	dc20      	bgt.n	8011a18 <_dtoa_r+0x960>
 80119d6:	469b      	mov	fp, r3
 80119d8:	9b07      	ldr	r3, [sp, #28]
 80119da:	2b02      	cmp	r3, #2
 80119dc:	dd1e      	ble.n	8011a1c <_dtoa_r+0x964>
 80119de:	f1bb 0f00 	cmp.w	fp, #0
 80119e2:	f47f adb1 	bne.w	8011548 <_dtoa_r+0x490>
 80119e6:	4621      	mov	r1, r4
 80119e8:	465b      	mov	r3, fp
 80119ea:	2205      	movs	r2, #5
 80119ec:	4648      	mov	r0, r9
 80119ee:	f000 f9df 	bl	8011db0 <__multadd>
 80119f2:	4601      	mov	r1, r0
 80119f4:	4604      	mov	r4, r0
 80119f6:	9802      	ldr	r0, [sp, #8]
 80119f8:	f000 fbea 	bl	80121d0 <__mcmp>
 80119fc:	2800      	cmp	r0, #0
 80119fe:	f77f ada3 	ble.w	8011548 <_dtoa_r+0x490>
 8011a02:	4656      	mov	r6, sl
 8011a04:	2331      	movs	r3, #49	@ 0x31
 8011a06:	f806 3b01 	strb.w	r3, [r6], #1
 8011a0a:	f108 0801 	add.w	r8, r8, #1
 8011a0e:	e59f      	b.n	8011550 <_dtoa_r+0x498>
 8011a10:	9c03      	ldr	r4, [sp, #12]
 8011a12:	46b8      	mov	r8, r7
 8011a14:	4625      	mov	r5, r4
 8011a16:	e7f4      	b.n	8011a02 <_dtoa_r+0x94a>
 8011a18:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8011a1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	f000 8101 	beq.w	8011c26 <_dtoa_r+0xb6e>
 8011a24:	2e00      	cmp	r6, #0
 8011a26:	dd05      	ble.n	8011a34 <_dtoa_r+0x97c>
 8011a28:	4629      	mov	r1, r5
 8011a2a:	4632      	mov	r2, r6
 8011a2c:	4648      	mov	r0, r9
 8011a2e:	f000 fb63 	bl	80120f8 <__lshift>
 8011a32:	4605      	mov	r5, r0
 8011a34:	9b08      	ldr	r3, [sp, #32]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d05c      	beq.n	8011af4 <_dtoa_r+0xa3c>
 8011a3a:	6869      	ldr	r1, [r5, #4]
 8011a3c:	4648      	mov	r0, r9
 8011a3e:	f000 f955 	bl	8011cec <_Balloc>
 8011a42:	4606      	mov	r6, r0
 8011a44:	b928      	cbnz	r0, 8011a52 <_dtoa_r+0x99a>
 8011a46:	4b82      	ldr	r3, [pc, #520]	@ (8011c50 <_dtoa_r+0xb98>)
 8011a48:	4602      	mov	r2, r0
 8011a4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011a4e:	f7ff bb4a 	b.w	80110e6 <_dtoa_r+0x2e>
 8011a52:	692a      	ldr	r2, [r5, #16]
 8011a54:	3202      	adds	r2, #2
 8011a56:	0092      	lsls	r2, r2, #2
 8011a58:	f105 010c 	add.w	r1, r5, #12
 8011a5c:	300c      	adds	r0, #12
 8011a5e:	f000 fedd 	bl	801281c <memcpy>
 8011a62:	2201      	movs	r2, #1
 8011a64:	4631      	mov	r1, r6
 8011a66:	4648      	mov	r0, r9
 8011a68:	f000 fb46 	bl	80120f8 <__lshift>
 8011a6c:	f10a 0301 	add.w	r3, sl, #1
 8011a70:	9300      	str	r3, [sp, #0]
 8011a72:	eb0a 030b 	add.w	r3, sl, fp
 8011a76:	9308      	str	r3, [sp, #32]
 8011a78:	9b04      	ldr	r3, [sp, #16]
 8011a7a:	f003 0301 	and.w	r3, r3, #1
 8011a7e:	462f      	mov	r7, r5
 8011a80:	9306      	str	r3, [sp, #24]
 8011a82:	4605      	mov	r5, r0
 8011a84:	9b00      	ldr	r3, [sp, #0]
 8011a86:	9802      	ldr	r0, [sp, #8]
 8011a88:	4621      	mov	r1, r4
 8011a8a:	f103 3bff 	add.w	fp, r3, #4294967295
 8011a8e:	f7ff fa88 	bl	8010fa2 <quorem>
 8011a92:	4603      	mov	r3, r0
 8011a94:	3330      	adds	r3, #48	@ 0x30
 8011a96:	9003      	str	r0, [sp, #12]
 8011a98:	4639      	mov	r1, r7
 8011a9a:	9802      	ldr	r0, [sp, #8]
 8011a9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a9e:	f000 fb97 	bl	80121d0 <__mcmp>
 8011aa2:	462a      	mov	r2, r5
 8011aa4:	9004      	str	r0, [sp, #16]
 8011aa6:	4621      	mov	r1, r4
 8011aa8:	4648      	mov	r0, r9
 8011aaa:	f000 fbad 	bl	8012208 <__mdiff>
 8011aae:	68c2      	ldr	r2, [r0, #12]
 8011ab0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ab2:	4606      	mov	r6, r0
 8011ab4:	bb02      	cbnz	r2, 8011af8 <_dtoa_r+0xa40>
 8011ab6:	4601      	mov	r1, r0
 8011ab8:	9802      	ldr	r0, [sp, #8]
 8011aba:	f000 fb89 	bl	80121d0 <__mcmp>
 8011abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ac0:	4602      	mov	r2, r0
 8011ac2:	4631      	mov	r1, r6
 8011ac4:	4648      	mov	r0, r9
 8011ac6:	920c      	str	r2, [sp, #48]	@ 0x30
 8011ac8:	9309      	str	r3, [sp, #36]	@ 0x24
 8011aca:	f000 f94f 	bl	8011d6c <_Bfree>
 8011ace:	9b07      	ldr	r3, [sp, #28]
 8011ad0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011ad2:	9e00      	ldr	r6, [sp, #0]
 8011ad4:	ea42 0103 	orr.w	r1, r2, r3
 8011ad8:	9b06      	ldr	r3, [sp, #24]
 8011ada:	4319      	orrs	r1, r3
 8011adc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ade:	d10d      	bne.n	8011afc <_dtoa_r+0xa44>
 8011ae0:	2b39      	cmp	r3, #57	@ 0x39
 8011ae2:	d027      	beq.n	8011b34 <_dtoa_r+0xa7c>
 8011ae4:	9a04      	ldr	r2, [sp, #16]
 8011ae6:	2a00      	cmp	r2, #0
 8011ae8:	dd01      	ble.n	8011aee <_dtoa_r+0xa36>
 8011aea:	9b03      	ldr	r3, [sp, #12]
 8011aec:	3331      	adds	r3, #49	@ 0x31
 8011aee:	f88b 3000 	strb.w	r3, [fp]
 8011af2:	e52e      	b.n	8011552 <_dtoa_r+0x49a>
 8011af4:	4628      	mov	r0, r5
 8011af6:	e7b9      	b.n	8011a6c <_dtoa_r+0x9b4>
 8011af8:	2201      	movs	r2, #1
 8011afa:	e7e2      	b.n	8011ac2 <_dtoa_r+0xa0a>
 8011afc:	9904      	ldr	r1, [sp, #16]
 8011afe:	2900      	cmp	r1, #0
 8011b00:	db04      	blt.n	8011b0c <_dtoa_r+0xa54>
 8011b02:	9807      	ldr	r0, [sp, #28]
 8011b04:	4301      	orrs	r1, r0
 8011b06:	9806      	ldr	r0, [sp, #24]
 8011b08:	4301      	orrs	r1, r0
 8011b0a:	d120      	bne.n	8011b4e <_dtoa_r+0xa96>
 8011b0c:	2a00      	cmp	r2, #0
 8011b0e:	ddee      	ble.n	8011aee <_dtoa_r+0xa36>
 8011b10:	9902      	ldr	r1, [sp, #8]
 8011b12:	9300      	str	r3, [sp, #0]
 8011b14:	2201      	movs	r2, #1
 8011b16:	4648      	mov	r0, r9
 8011b18:	f000 faee 	bl	80120f8 <__lshift>
 8011b1c:	4621      	mov	r1, r4
 8011b1e:	9002      	str	r0, [sp, #8]
 8011b20:	f000 fb56 	bl	80121d0 <__mcmp>
 8011b24:	2800      	cmp	r0, #0
 8011b26:	9b00      	ldr	r3, [sp, #0]
 8011b28:	dc02      	bgt.n	8011b30 <_dtoa_r+0xa78>
 8011b2a:	d1e0      	bne.n	8011aee <_dtoa_r+0xa36>
 8011b2c:	07da      	lsls	r2, r3, #31
 8011b2e:	d5de      	bpl.n	8011aee <_dtoa_r+0xa36>
 8011b30:	2b39      	cmp	r3, #57	@ 0x39
 8011b32:	d1da      	bne.n	8011aea <_dtoa_r+0xa32>
 8011b34:	2339      	movs	r3, #57	@ 0x39
 8011b36:	f88b 3000 	strb.w	r3, [fp]
 8011b3a:	4633      	mov	r3, r6
 8011b3c:	461e      	mov	r6, r3
 8011b3e:	3b01      	subs	r3, #1
 8011b40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011b44:	2a39      	cmp	r2, #57	@ 0x39
 8011b46:	d04e      	beq.n	8011be6 <_dtoa_r+0xb2e>
 8011b48:	3201      	adds	r2, #1
 8011b4a:	701a      	strb	r2, [r3, #0]
 8011b4c:	e501      	b.n	8011552 <_dtoa_r+0x49a>
 8011b4e:	2a00      	cmp	r2, #0
 8011b50:	dd03      	ble.n	8011b5a <_dtoa_r+0xaa2>
 8011b52:	2b39      	cmp	r3, #57	@ 0x39
 8011b54:	d0ee      	beq.n	8011b34 <_dtoa_r+0xa7c>
 8011b56:	3301      	adds	r3, #1
 8011b58:	e7c9      	b.n	8011aee <_dtoa_r+0xa36>
 8011b5a:	9a00      	ldr	r2, [sp, #0]
 8011b5c:	9908      	ldr	r1, [sp, #32]
 8011b5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011b62:	428a      	cmp	r2, r1
 8011b64:	d028      	beq.n	8011bb8 <_dtoa_r+0xb00>
 8011b66:	9902      	ldr	r1, [sp, #8]
 8011b68:	2300      	movs	r3, #0
 8011b6a:	220a      	movs	r2, #10
 8011b6c:	4648      	mov	r0, r9
 8011b6e:	f000 f91f 	bl	8011db0 <__multadd>
 8011b72:	42af      	cmp	r7, r5
 8011b74:	9002      	str	r0, [sp, #8]
 8011b76:	f04f 0300 	mov.w	r3, #0
 8011b7a:	f04f 020a 	mov.w	r2, #10
 8011b7e:	4639      	mov	r1, r7
 8011b80:	4648      	mov	r0, r9
 8011b82:	d107      	bne.n	8011b94 <_dtoa_r+0xadc>
 8011b84:	f000 f914 	bl	8011db0 <__multadd>
 8011b88:	4607      	mov	r7, r0
 8011b8a:	4605      	mov	r5, r0
 8011b8c:	9b00      	ldr	r3, [sp, #0]
 8011b8e:	3301      	adds	r3, #1
 8011b90:	9300      	str	r3, [sp, #0]
 8011b92:	e777      	b.n	8011a84 <_dtoa_r+0x9cc>
 8011b94:	f000 f90c 	bl	8011db0 <__multadd>
 8011b98:	4629      	mov	r1, r5
 8011b9a:	4607      	mov	r7, r0
 8011b9c:	2300      	movs	r3, #0
 8011b9e:	220a      	movs	r2, #10
 8011ba0:	4648      	mov	r0, r9
 8011ba2:	f000 f905 	bl	8011db0 <__multadd>
 8011ba6:	4605      	mov	r5, r0
 8011ba8:	e7f0      	b.n	8011b8c <_dtoa_r+0xad4>
 8011baa:	f1bb 0f00 	cmp.w	fp, #0
 8011bae:	bfcc      	ite	gt
 8011bb0:	465e      	movgt	r6, fp
 8011bb2:	2601      	movle	r6, #1
 8011bb4:	4456      	add	r6, sl
 8011bb6:	2700      	movs	r7, #0
 8011bb8:	9902      	ldr	r1, [sp, #8]
 8011bba:	9300      	str	r3, [sp, #0]
 8011bbc:	2201      	movs	r2, #1
 8011bbe:	4648      	mov	r0, r9
 8011bc0:	f000 fa9a 	bl	80120f8 <__lshift>
 8011bc4:	4621      	mov	r1, r4
 8011bc6:	9002      	str	r0, [sp, #8]
 8011bc8:	f000 fb02 	bl	80121d0 <__mcmp>
 8011bcc:	2800      	cmp	r0, #0
 8011bce:	dcb4      	bgt.n	8011b3a <_dtoa_r+0xa82>
 8011bd0:	d102      	bne.n	8011bd8 <_dtoa_r+0xb20>
 8011bd2:	9b00      	ldr	r3, [sp, #0]
 8011bd4:	07db      	lsls	r3, r3, #31
 8011bd6:	d4b0      	bmi.n	8011b3a <_dtoa_r+0xa82>
 8011bd8:	4633      	mov	r3, r6
 8011bda:	461e      	mov	r6, r3
 8011bdc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011be0:	2a30      	cmp	r2, #48	@ 0x30
 8011be2:	d0fa      	beq.n	8011bda <_dtoa_r+0xb22>
 8011be4:	e4b5      	b.n	8011552 <_dtoa_r+0x49a>
 8011be6:	459a      	cmp	sl, r3
 8011be8:	d1a8      	bne.n	8011b3c <_dtoa_r+0xa84>
 8011bea:	2331      	movs	r3, #49	@ 0x31
 8011bec:	f108 0801 	add.w	r8, r8, #1
 8011bf0:	f88a 3000 	strb.w	r3, [sl]
 8011bf4:	e4ad      	b.n	8011552 <_dtoa_r+0x49a>
 8011bf6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011bf8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011c54 <_dtoa_r+0xb9c>
 8011bfc:	b11b      	cbz	r3, 8011c06 <_dtoa_r+0xb4e>
 8011bfe:	f10a 0308 	add.w	r3, sl, #8
 8011c02:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011c04:	6013      	str	r3, [r2, #0]
 8011c06:	4650      	mov	r0, sl
 8011c08:	b017      	add	sp, #92	@ 0x5c
 8011c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c0e:	9b07      	ldr	r3, [sp, #28]
 8011c10:	2b01      	cmp	r3, #1
 8011c12:	f77f ae2e 	ble.w	8011872 <_dtoa_r+0x7ba>
 8011c16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011c18:	9308      	str	r3, [sp, #32]
 8011c1a:	2001      	movs	r0, #1
 8011c1c:	e64d      	b.n	80118ba <_dtoa_r+0x802>
 8011c1e:	f1bb 0f00 	cmp.w	fp, #0
 8011c22:	f77f aed9 	ble.w	80119d8 <_dtoa_r+0x920>
 8011c26:	4656      	mov	r6, sl
 8011c28:	9802      	ldr	r0, [sp, #8]
 8011c2a:	4621      	mov	r1, r4
 8011c2c:	f7ff f9b9 	bl	8010fa2 <quorem>
 8011c30:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011c34:	f806 3b01 	strb.w	r3, [r6], #1
 8011c38:	eba6 020a 	sub.w	r2, r6, sl
 8011c3c:	4593      	cmp	fp, r2
 8011c3e:	ddb4      	ble.n	8011baa <_dtoa_r+0xaf2>
 8011c40:	9902      	ldr	r1, [sp, #8]
 8011c42:	2300      	movs	r3, #0
 8011c44:	220a      	movs	r2, #10
 8011c46:	4648      	mov	r0, r9
 8011c48:	f000 f8b2 	bl	8011db0 <__multadd>
 8011c4c:	9002      	str	r0, [sp, #8]
 8011c4e:	e7eb      	b.n	8011c28 <_dtoa_r+0xb70>
 8011c50:	080141e4 	.word	0x080141e4
 8011c54:	08014168 	.word	0x08014168

08011c58 <_free_r>:
 8011c58:	b538      	push	{r3, r4, r5, lr}
 8011c5a:	4605      	mov	r5, r0
 8011c5c:	2900      	cmp	r1, #0
 8011c5e:	d041      	beq.n	8011ce4 <_free_r+0x8c>
 8011c60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011c64:	1f0c      	subs	r4, r1, #4
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	bfb8      	it	lt
 8011c6a:	18e4      	addlt	r4, r4, r3
 8011c6c:	f7fe fb80 	bl	8010370 <__malloc_lock>
 8011c70:	4a1d      	ldr	r2, [pc, #116]	@ (8011ce8 <_free_r+0x90>)
 8011c72:	6813      	ldr	r3, [r2, #0]
 8011c74:	b933      	cbnz	r3, 8011c84 <_free_r+0x2c>
 8011c76:	6063      	str	r3, [r4, #4]
 8011c78:	6014      	str	r4, [r2, #0]
 8011c7a:	4628      	mov	r0, r5
 8011c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011c80:	f7fe bb7c 	b.w	801037c <__malloc_unlock>
 8011c84:	42a3      	cmp	r3, r4
 8011c86:	d908      	bls.n	8011c9a <_free_r+0x42>
 8011c88:	6820      	ldr	r0, [r4, #0]
 8011c8a:	1821      	adds	r1, r4, r0
 8011c8c:	428b      	cmp	r3, r1
 8011c8e:	bf01      	itttt	eq
 8011c90:	6819      	ldreq	r1, [r3, #0]
 8011c92:	685b      	ldreq	r3, [r3, #4]
 8011c94:	1809      	addeq	r1, r1, r0
 8011c96:	6021      	streq	r1, [r4, #0]
 8011c98:	e7ed      	b.n	8011c76 <_free_r+0x1e>
 8011c9a:	461a      	mov	r2, r3
 8011c9c:	685b      	ldr	r3, [r3, #4]
 8011c9e:	b10b      	cbz	r3, 8011ca4 <_free_r+0x4c>
 8011ca0:	42a3      	cmp	r3, r4
 8011ca2:	d9fa      	bls.n	8011c9a <_free_r+0x42>
 8011ca4:	6811      	ldr	r1, [r2, #0]
 8011ca6:	1850      	adds	r0, r2, r1
 8011ca8:	42a0      	cmp	r0, r4
 8011caa:	d10b      	bne.n	8011cc4 <_free_r+0x6c>
 8011cac:	6820      	ldr	r0, [r4, #0]
 8011cae:	4401      	add	r1, r0
 8011cb0:	1850      	adds	r0, r2, r1
 8011cb2:	4283      	cmp	r3, r0
 8011cb4:	6011      	str	r1, [r2, #0]
 8011cb6:	d1e0      	bne.n	8011c7a <_free_r+0x22>
 8011cb8:	6818      	ldr	r0, [r3, #0]
 8011cba:	685b      	ldr	r3, [r3, #4]
 8011cbc:	6053      	str	r3, [r2, #4]
 8011cbe:	4408      	add	r0, r1
 8011cc0:	6010      	str	r0, [r2, #0]
 8011cc2:	e7da      	b.n	8011c7a <_free_r+0x22>
 8011cc4:	d902      	bls.n	8011ccc <_free_r+0x74>
 8011cc6:	230c      	movs	r3, #12
 8011cc8:	602b      	str	r3, [r5, #0]
 8011cca:	e7d6      	b.n	8011c7a <_free_r+0x22>
 8011ccc:	6820      	ldr	r0, [r4, #0]
 8011cce:	1821      	adds	r1, r4, r0
 8011cd0:	428b      	cmp	r3, r1
 8011cd2:	bf04      	itt	eq
 8011cd4:	6819      	ldreq	r1, [r3, #0]
 8011cd6:	685b      	ldreq	r3, [r3, #4]
 8011cd8:	6063      	str	r3, [r4, #4]
 8011cda:	bf04      	itt	eq
 8011cdc:	1809      	addeq	r1, r1, r0
 8011cde:	6021      	streq	r1, [r4, #0]
 8011ce0:	6054      	str	r4, [r2, #4]
 8011ce2:	e7ca      	b.n	8011c7a <_free_r+0x22>
 8011ce4:	bd38      	pop	{r3, r4, r5, pc}
 8011ce6:	bf00      	nop
 8011ce8:	200022b4 	.word	0x200022b4

08011cec <_Balloc>:
 8011cec:	b570      	push	{r4, r5, r6, lr}
 8011cee:	69c6      	ldr	r6, [r0, #28]
 8011cf0:	4604      	mov	r4, r0
 8011cf2:	460d      	mov	r5, r1
 8011cf4:	b976      	cbnz	r6, 8011d14 <_Balloc+0x28>
 8011cf6:	2010      	movs	r0, #16
 8011cf8:	f7fe fa88 	bl	801020c <malloc>
 8011cfc:	4602      	mov	r2, r0
 8011cfe:	61e0      	str	r0, [r4, #28]
 8011d00:	b920      	cbnz	r0, 8011d0c <_Balloc+0x20>
 8011d02:	4b18      	ldr	r3, [pc, #96]	@ (8011d64 <_Balloc+0x78>)
 8011d04:	4818      	ldr	r0, [pc, #96]	@ (8011d68 <_Balloc+0x7c>)
 8011d06:	216b      	movs	r1, #107	@ 0x6b
 8011d08:	f000 fd96 	bl	8012838 <__assert_func>
 8011d0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011d10:	6006      	str	r6, [r0, #0]
 8011d12:	60c6      	str	r6, [r0, #12]
 8011d14:	69e6      	ldr	r6, [r4, #28]
 8011d16:	68f3      	ldr	r3, [r6, #12]
 8011d18:	b183      	cbz	r3, 8011d3c <_Balloc+0x50>
 8011d1a:	69e3      	ldr	r3, [r4, #28]
 8011d1c:	68db      	ldr	r3, [r3, #12]
 8011d1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011d22:	b9b8      	cbnz	r0, 8011d54 <_Balloc+0x68>
 8011d24:	2101      	movs	r1, #1
 8011d26:	fa01 f605 	lsl.w	r6, r1, r5
 8011d2a:	1d72      	adds	r2, r6, #5
 8011d2c:	0092      	lsls	r2, r2, #2
 8011d2e:	4620      	mov	r0, r4
 8011d30:	f000 fda0 	bl	8012874 <_calloc_r>
 8011d34:	b160      	cbz	r0, 8011d50 <_Balloc+0x64>
 8011d36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011d3a:	e00e      	b.n	8011d5a <_Balloc+0x6e>
 8011d3c:	2221      	movs	r2, #33	@ 0x21
 8011d3e:	2104      	movs	r1, #4
 8011d40:	4620      	mov	r0, r4
 8011d42:	f000 fd97 	bl	8012874 <_calloc_r>
 8011d46:	69e3      	ldr	r3, [r4, #28]
 8011d48:	60f0      	str	r0, [r6, #12]
 8011d4a:	68db      	ldr	r3, [r3, #12]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d1e4      	bne.n	8011d1a <_Balloc+0x2e>
 8011d50:	2000      	movs	r0, #0
 8011d52:	bd70      	pop	{r4, r5, r6, pc}
 8011d54:	6802      	ldr	r2, [r0, #0]
 8011d56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011d5a:	2300      	movs	r3, #0
 8011d5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011d60:	e7f7      	b.n	8011d52 <_Balloc+0x66>
 8011d62:	bf00      	nop
 8011d64:	08014175 	.word	0x08014175
 8011d68:	080141f5 	.word	0x080141f5

08011d6c <_Bfree>:
 8011d6c:	b570      	push	{r4, r5, r6, lr}
 8011d6e:	69c6      	ldr	r6, [r0, #28]
 8011d70:	4605      	mov	r5, r0
 8011d72:	460c      	mov	r4, r1
 8011d74:	b976      	cbnz	r6, 8011d94 <_Bfree+0x28>
 8011d76:	2010      	movs	r0, #16
 8011d78:	f7fe fa48 	bl	801020c <malloc>
 8011d7c:	4602      	mov	r2, r0
 8011d7e:	61e8      	str	r0, [r5, #28]
 8011d80:	b920      	cbnz	r0, 8011d8c <_Bfree+0x20>
 8011d82:	4b09      	ldr	r3, [pc, #36]	@ (8011da8 <_Bfree+0x3c>)
 8011d84:	4809      	ldr	r0, [pc, #36]	@ (8011dac <_Bfree+0x40>)
 8011d86:	218f      	movs	r1, #143	@ 0x8f
 8011d88:	f000 fd56 	bl	8012838 <__assert_func>
 8011d8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011d90:	6006      	str	r6, [r0, #0]
 8011d92:	60c6      	str	r6, [r0, #12]
 8011d94:	b13c      	cbz	r4, 8011da6 <_Bfree+0x3a>
 8011d96:	69eb      	ldr	r3, [r5, #28]
 8011d98:	6862      	ldr	r2, [r4, #4]
 8011d9a:	68db      	ldr	r3, [r3, #12]
 8011d9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011da0:	6021      	str	r1, [r4, #0]
 8011da2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011da6:	bd70      	pop	{r4, r5, r6, pc}
 8011da8:	08014175 	.word	0x08014175
 8011dac:	080141f5 	.word	0x080141f5

08011db0 <__multadd>:
 8011db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011db4:	690d      	ldr	r5, [r1, #16]
 8011db6:	4607      	mov	r7, r0
 8011db8:	460c      	mov	r4, r1
 8011dba:	461e      	mov	r6, r3
 8011dbc:	f101 0c14 	add.w	ip, r1, #20
 8011dc0:	2000      	movs	r0, #0
 8011dc2:	f8dc 3000 	ldr.w	r3, [ip]
 8011dc6:	b299      	uxth	r1, r3
 8011dc8:	fb02 6101 	mla	r1, r2, r1, r6
 8011dcc:	0c1e      	lsrs	r6, r3, #16
 8011dce:	0c0b      	lsrs	r3, r1, #16
 8011dd0:	fb02 3306 	mla	r3, r2, r6, r3
 8011dd4:	b289      	uxth	r1, r1
 8011dd6:	3001      	adds	r0, #1
 8011dd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011ddc:	4285      	cmp	r5, r0
 8011dde:	f84c 1b04 	str.w	r1, [ip], #4
 8011de2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011de6:	dcec      	bgt.n	8011dc2 <__multadd+0x12>
 8011de8:	b30e      	cbz	r6, 8011e2e <__multadd+0x7e>
 8011dea:	68a3      	ldr	r3, [r4, #8]
 8011dec:	42ab      	cmp	r3, r5
 8011dee:	dc19      	bgt.n	8011e24 <__multadd+0x74>
 8011df0:	6861      	ldr	r1, [r4, #4]
 8011df2:	4638      	mov	r0, r7
 8011df4:	3101      	adds	r1, #1
 8011df6:	f7ff ff79 	bl	8011cec <_Balloc>
 8011dfa:	4680      	mov	r8, r0
 8011dfc:	b928      	cbnz	r0, 8011e0a <__multadd+0x5a>
 8011dfe:	4602      	mov	r2, r0
 8011e00:	4b0c      	ldr	r3, [pc, #48]	@ (8011e34 <__multadd+0x84>)
 8011e02:	480d      	ldr	r0, [pc, #52]	@ (8011e38 <__multadd+0x88>)
 8011e04:	21ba      	movs	r1, #186	@ 0xba
 8011e06:	f000 fd17 	bl	8012838 <__assert_func>
 8011e0a:	6922      	ldr	r2, [r4, #16]
 8011e0c:	3202      	adds	r2, #2
 8011e0e:	f104 010c 	add.w	r1, r4, #12
 8011e12:	0092      	lsls	r2, r2, #2
 8011e14:	300c      	adds	r0, #12
 8011e16:	f000 fd01 	bl	801281c <memcpy>
 8011e1a:	4621      	mov	r1, r4
 8011e1c:	4638      	mov	r0, r7
 8011e1e:	f7ff ffa5 	bl	8011d6c <_Bfree>
 8011e22:	4644      	mov	r4, r8
 8011e24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011e28:	3501      	adds	r5, #1
 8011e2a:	615e      	str	r6, [r3, #20]
 8011e2c:	6125      	str	r5, [r4, #16]
 8011e2e:	4620      	mov	r0, r4
 8011e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e34:	080141e4 	.word	0x080141e4
 8011e38:	080141f5 	.word	0x080141f5

08011e3c <__hi0bits>:
 8011e3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011e40:	4603      	mov	r3, r0
 8011e42:	bf36      	itet	cc
 8011e44:	0403      	lslcc	r3, r0, #16
 8011e46:	2000      	movcs	r0, #0
 8011e48:	2010      	movcc	r0, #16
 8011e4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011e4e:	bf3c      	itt	cc
 8011e50:	021b      	lslcc	r3, r3, #8
 8011e52:	3008      	addcc	r0, #8
 8011e54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011e58:	bf3c      	itt	cc
 8011e5a:	011b      	lslcc	r3, r3, #4
 8011e5c:	3004      	addcc	r0, #4
 8011e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011e62:	bf3c      	itt	cc
 8011e64:	009b      	lslcc	r3, r3, #2
 8011e66:	3002      	addcc	r0, #2
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	db05      	blt.n	8011e78 <__hi0bits+0x3c>
 8011e6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011e70:	f100 0001 	add.w	r0, r0, #1
 8011e74:	bf08      	it	eq
 8011e76:	2020      	moveq	r0, #32
 8011e78:	4770      	bx	lr

08011e7a <__lo0bits>:
 8011e7a:	6803      	ldr	r3, [r0, #0]
 8011e7c:	4602      	mov	r2, r0
 8011e7e:	f013 0007 	ands.w	r0, r3, #7
 8011e82:	d00b      	beq.n	8011e9c <__lo0bits+0x22>
 8011e84:	07d9      	lsls	r1, r3, #31
 8011e86:	d421      	bmi.n	8011ecc <__lo0bits+0x52>
 8011e88:	0798      	lsls	r0, r3, #30
 8011e8a:	bf49      	itett	mi
 8011e8c:	085b      	lsrmi	r3, r3, #1
 8011e8e:	089b      	lsrpl	r3, r3, #2
 8011e90:	2001      	movmi	r0, #1
 8011e92:	6013      	strmi	r3, [r2, #0]
 8011e94:	bf5c      	itt	pl
 8011e96:	6013      	strpl	r3, [r2, #0]
 8011e98:	2002      	movpl	r0, #2
 8011e9a:	4770      	bx	lr
 8011e9c:	b299      	uxth	r1, r3
 8011e9e:	b909      	cbnz	r1, 8011ea4 <__lo0bits+0x2a>
 8011ea0:	0c1b      	lsrs	r3, r3, #16
 8011ea2:	2010      	movs	r0, #16
 8011ea4:	b2d9      	uxtb	r1, r3
 8011ea6:	b909      	cbnz	r1, 8011eac <__lo0bits+0x32>
 8011ea8:	3008      	adds	r0, #8
 8011eaa:	0a1b      	lsrs	r3, r3, #8
 8011eac:	0719      	lsls	r1, r3, #28
 8011eae:	bf04      	itt	eq
 8011eb0:	091b      	lsreq	r3, r3, #4
 8011eb2:	3004      	addeq	r0, #4
 8011eb4:	0799      	lsls	r1, r3, #30
 8011eb6:	bf04      	itt	eq
 8011eb8:	089b      	lsreq	r3, r3, #2
 8011eba:	3002      	addeq	r0, #2
 8011ebc:	07d9      	lsls	r1, r3, #31
 8011ebe:	d403      	bmi.n	8011ec8 <__lo0bits+0x4e>
 8011ec0:	085b      	lsrs	r3, r3, #1
 8011ec2:	f100 0001 	add.w	r0, r0, #1
 8011ec6:	d003      	beq.n	8011ed0 <__lo0bits+0x56>
 8011ec8:	6013      	str	r3, [r2, #0]
 8011eca:	4770      	bx	lr
 8011ecc:	2000      	movs	r0, #0
 8011ece:	4770      	bx	lr
 8011ed0:	2020      	movs	r0, #32
 8011ed2:	4770      	bx	lr

08011ed4 <__i2b>:
 8011ed4:	b510      	push	{r4, lr}
 8011ed6:	460c      	mov	r4, r1
 8011ed8:	2101      	movs	r1, #1
 8011eda:	f7ff ff07 	bl	8011cec <_Balloc>
 8011ede:	4602      	mov	r2, r0
 8011ee0:	b928      	cbnz	r0, 8011eee <__i2b+0x1a>
 8011ee2:	4b05      	ldr	r3, [pc, #20]	@ (8011ef8 <__i2b+0x24>)
 8011ee4:	4805      	ldr	r0, [pc, #20]	@ (8011efc <__i2b+0x28>)
 8011ee6:	f240 1145 	movw	r1, #325	@ 0x145
 8011eea:	f000 fca5 	bl	8012838 <__assert_func>
 8011eee:	2301      	movs	r3, #1
 8011ef0:	6144      	str	r4, [r0, #20]
 8011ef2:	6103      	str	r3, [r0, #16]
 8011ef4:	bd10      	pop	{r4, pc}
 8011ef6:	bf00      	nop
 8011ef8:	080141e4 	.word	0x080141e4
 8011efc:	080141f5 	.word	0x080141f5

08011f00 <__multiply>:
 8011f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f04:	4617      	mov	r7, r2
 8011f06:	690a      	ldr	r2, [r1, #16]
 8011f08:	693b      	ldr	r3, [r7, #16]
 8011f0a:	429a      	cmp	r2, r3
 8011f0c:	bfa8      	it	ge
 8011f0e:	463b      	movge	r3, r7
 8011f10:	4689      	mov	r9, r1
 8011f12:	bfa4      	itt	ge
 8011f14:	460f      	movge	r7, r1
 8011f16:	4699      	movge	r9, r3
 8011f18:	693d      	ldr	r5, [r7, #16]
 8011f1a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011f1e:	68bb      	ldr	r3, [r7, #8]
 8011f20:	6879      	ldr	r1, [r7, #4]
 8011f22:	eb05 060a 	add.w	r6, r5, sl
 8011f26:	42b3      	cmp	r3, r6
 8011f28:	b085      	sub	sp, #20
 8011f2a:	bfb8      	it	lt
 8011f2c:	3101      	addlt	r1, #1
 8011f2e:	f7ff fedd 	bl	8011cec <_Balloc>
 8011f32:	b930      	cbnz	r0, 8011f42 <__multiply+0x42>
 8011f34:	4602      	mov	r2, r0
 8011f36:	4b41      	ldr	r3, [pc, #260]	@ (801203c <__multiply+0x13c>)
 8011f38:	4841      	ldr	r0, [pc, #260]	@ (8012040 <__multiply+0x140>)
 8011f3a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011f3e:	f000 fc7b 	bl	8012838 <__assert_func>
 8011f42:	f100 0414 	add.w	r4, r0, #20
 8011f46:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011f4a:	4623      	mov	r3, r4
 8011f4c:	2200      	movs	r2, #0
 8011f4e:	4573      	cmp	r3, lr
 8011f50:	d320      	bcc.n	8011f94 <__multiply+0x94>
 8011f52:	f107 0814 	add.w	r8, r7, #20
 8011f56:	f109 0114 	add.w	r1, r9, #20
 8011f5a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011f5e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011f62:	9302      	str	r3, [sp, #8]
 8011f64:	1beb      	subs	r3, r5, r7
 8011f66:	3b15      	subs	r3, #21
 8011f68:	f023 0303 	bic.w	r3, r3, #3
 8011f6c:	3304      	adds	r3, #4
 8011f6e:	3715      	adds	r7, #21
 8011f70:	42bd      	cmp	r5, r7
 8011f72:	bf38      	it	cc
 8011f74:	2304      	movcc	r3, #4
 8011f76:	9301      	str	r3, [sp, #4]
 8011f78:	9b02      	ldr	r3, [sp, #8]
 8011f7a:	9103      	str	r1, [sp, #12]
 8011f7c:	428b      	cmp	r3, r1
 8011f7e:	d80c      	bhi.n	8011f9a <__multiply+0x9a>
 8011f80:	2e00      	cmp	r6, #0
 8011f82:	dd03      	ble.n	8011f8c <__multiply+0x8c>
 8011f84:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d055      	beq.n	8012038 <__multiply+0x138>
 8011f8c:	6106      	str	r6, [r0, #16]
 8011f8e:	b005      	add	sp, #20
 8011f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f94:	f843 2b04 	str.w	r2, [r3], #4
 8011f98:	e7d9      	b.n	8011f4e <__multiply+0x4e>
 8011f9a:	f8b1 a000 	ldrh.w	sl, [r1]
 8011f9e:	f1ba 0f00 	cmp.w	sl, #0
 8011fa2:	d01f      	beq.n	8011fe4 <__multiply+0xe4>
 8011fa4:	46c4      	mov	ip, r8
 8011fa6:	46a1      	mov	r9, r4
 8011fa8:	2700      	movs	r7, #0
 8011faa:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011fae:	f8d9 3000 	ldr.w	r3, [r9]
 8011fb2:	fa1f fb82 	uxth.w	fp, r2
 8011fb6:	b29b      	uxth	r3, r3
 8011fb8:	fb0a 330b 	mla	r3, sl, fp, r3
 8011fbc:	443b      	add	r3, r7
 8011fbe:	f8d9 7000 	ldr.w	r7, [r9]
 8011fc2:	0c12      	lsrs	r2, r2, #16
 8011fc4:	0c3f      	lsrs	r7, r7, #16
 8011fc6:	fb0a 7202 	mla	r2, sl, r2, r7
 8011fca:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011fce:	b29b      	uxth	r3, r3
 8011fd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011fd4:	4565      	cmp	r5, ip
 8011fd6:	f849 3b04 	str.w	r3, [r9], #4
 8011fda:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011fde:	d8e4      	bhi.n	8011faa <__multiply+0xaa>
 8011fe0:	9b01      	ldr	r3, [sp, #4]
 8011fe2:	50e7      	str	r7, [r4, r3]
 8011fe4:	9b03      	ldr	r3, [sp, #12]
 8011fe6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011fea:	3104      	adds	r1, #4
 8011fec:	f1b9 0f00 	cmp.w	r9, #0
 8011ff0:	d020      	beq.n	8012034 <__multiply+0x134>
 8011ff2:	6823      	ldr	r3, [r4, #0]
 8011ff4:	4647      	mov	r7, r8
 8011ff6:	46a4      	mov	ip, r4
 8011ff8:	f04f 0a00 	mov.w	sl, #0
 8011ffc:	f8b7 b000 	ldrh.w	fp, [r7]
 8012000:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012004:	fb09 220b 	mla	r2, r9, fp, r2
 8012008:	4452      	add	r2, sl
 801200a:	b29b      	uxth	r3, r3
 801200c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012010:	f84c 3b04 	str.w	r3, [ip], #4
 8012014:	f857 3b04 	ldr.w	r3, [r7], #4
 8012018:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801201c:	f8bc 3000 	ldrh.w	r3, [ip]
 8012020:	fb09 330a 	mla	r3, r9, sl, r3
 8012024:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012028:	42bd      	cmp	r5, r7
 801202a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801202e:	d8e5      	bhi.n	8011ffc <__multiply+0xfc>
 8012030:	9a01      	ldr	r2, [sp, #4]
 8012032:	50a3      	str	r3, [r4, r2]
 8012034:	3404      	adds	r4, #4
 8012036:	e79f      	b.n	8011f78 <__multiply+0x78>
 8012038:	3e01      	subs	r6, #1
 801203a:	e7a1      	b.n	8011f80 <__multiply+0x80>
 801203c:	080141e4 	.word	0x080141e4
 8012040:	080141f5 	.word	0x080141f5

08012044 <__pow5mult>:
 8012044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012048:	4615      	mov	r5, r2
 801204a:	f012 0203 	ands.w	r2, r2, #3
 801204e:	4607      	mov	r7, r0
 8012050:	460e      	mov	r6, r1
 8012052:	d007      	beq.n	8012064 <__pow5mult+0x20>
 8012054:	4c25      	ldr	r4, [pc, #148]	@ (80120ec <__pow5mult+0xa8>)
 8012056:	3a01      	subs	r2, #1
 8012058:	2300      	movs	r3, #0
 801205a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801205e:	f7ff fea7 	bl	8011db0 <__multadd>
 8012062:	4606      	mov	r6, r0
 8012064:	10ad      	asrs	r5, r5, #2
 8012066:	d03d      	beq.n	80120e4 <__pow5mult+0xa0>
 8012068:	69fc      	ldr	r4, [r7, #28]
 801206a:	b97c      	cbnz	r4, 801208c <__pow5mult+0x48>
 801206c:	2010      	movs	r0, #16
 801206e:	f7fe f8cd 	bl	801020c <malloc>
 8012072:	4602      	mov	r2, r0
 8012074:	61f8      	str	r0, [r7, #28]
 8012076:	b928      	cbnz	r0, 8012084 <__pow5mult+0x40>
 8012078:	4b1d      	ldr	r3, [pc, #116]	@ (80120f0 <__pow5mult+0xac>)
 801207a:	481e      	ldr	r0, [pc, #120]	@ (80120f4 <__pow5mult+0xb0>)
 801207c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012080:	f000 fbda 	bl	8012838 <__assert_func>
 8012084:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012088:	6004      	str	r4, [r0, #0]
 801208a:	60c4      	str	r4, [r0, #12]
 801208c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012090:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012094:	b94c      	cbnz	r4, 80120aa <__pow5mult+0x66>
 8012096:	f240 2171 	movw	r1, #625	@ 0x271
 801209a:	4638      	mov	r0, r7
 801209c:	f7ff ff1a 	bl	8011ed4 <__i2b>
 80120a0:	2300      	movs	r3, #0
 80120a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80120a6:	4604      	mov	r4, r0
 80120a8:	6003      	str	r3, [r0, #0]
 80120aa:	f04f 0900 	mov.w	r9, #0
 80120ae:	07eb      	lsls	r3, r5, #31
 80120b0:	d50a      	bpl.n	80120c8 <__pow5mult+0x84>
 80120b2:	4631      	mov	r1, r6
 80120b4:	4622      	mov	r2, r4
 80120b6:	4638      	mov	r0, r7
 80120b8:	f7ff ff22 	bl	8011f00 <__multiply>
 80120bc:	4631      	mov	r1, r6
 80120be:	4680      	mov	r8, r0
 80120c0:	4638      	mov	r0, r7
 80120c2:	f7ff fe53 	bl	8011d6c <_Bfree>
 80120c6:	4646      	mov	r6, r8
 80120c8:	106d      	asrs	r5, r5, #1
 80120ca:	d00b      	beq.n	80120e4 <__pow5mult+0xa0>
 80120cc:	6820      	ldr	r0, [r4, #0]
 80120ce:	b938      	cbnz	r0, 80120e0 <__pow5mult+0x9c>
 80120d0:	4622      	mov	r2, r4
 80120d2:	4621      	mov	r1, r4
 80120d4:	4638      	mov	r0, r7
 80120d6:	f7ff ff13 	bl	8011f00 <__multiply>
 80120da:	6020      	str	r0, [r4, #0]
 80120dc:	f8c0 9000 	str.w	r9, [r0]
 80120e0:	4604      	mov	r4, r0
 80120e2:	e7e4      	b.n	80120ae <__pow5mult+0x6a>
 80120e4:	4630      	mov	r0, r6
 80120e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80120ea:	bf00      	nop
 80120ec:	080142a8 	.word	0x080142a8
 80120f0:	08014175 	.word	0x08014175
 80120f4:	080141f5 	.word	0x080141f5

080120f8 <__lshift>:
 80120f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80120fc:	460c      	mov	r4, r1
 80120fe:	6849      	ldr	r1, [r1, #4]
 8012100:	6923      	ldr	r3, [r4, #16]
 8012102:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012106:	68a3      	ldr	r3, [r4, #8]
 8012108:	4607      	mov	r7, r0
 801210a:	4691      	mov	r9, r2
 801210c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012110:	f108 0601 	add.w	r6, r8, #1
 8012114:	42b3      	cmp	r3, r6
 8012116:	db0b      	blt.n	8012130 <__lshift+0x38>
 8012118:	4638      	mov	r0, r7
 801211a:	f7ff fde7 	bl	8011cec <_Balloc>
 801211e:	4605      	mov	r5, r0
 8012120:	b948      	cbnz	r0, 8012136 <__lshift+0x3e>
 8012122:	4602      	mov	r2, r0
 8012124:	4b28      	ldr	r3, [pc, #160]	@ (80121c8 <__lshift+0xd0>)
 8012126:	4829      	ldr	r0, [pc, #164]	@ (80121cc <__lshift+0xd4>)
 8012128:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801212c:	f000 fb84 	bl	8012838 <__assert_func>
 8012130:	3101      	adds	r1, #1
 8012132:	005b      	lsls	r3, r3, #1
 8012134:	e7ee      	b.n	8012114 <__lshift+0x1c>
 8012136:	2300      	movs	r3, #0
 8012138:	f100 0114 	add.w	r1, r0, #20
 801213c:	f100 0210 	add.w	r2, r0, #16
 8012140:	4618      	mov	r0, r3
 8012142:	4553      	cmp	r3, sl
 8012144:	db33      	blt.n	80121ae <__lshift+0xb6>
 8012146:	6920      	ldr	r0, [r4, #16]
 8012148:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801214c:	f104 0314 	add.w	r3, r4, #20
 8012150:	f019 091f 	ands.w	r9, r9, #31
 8012154:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012158:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801215c:	d02b      	beq.n	80121b6 <__lshift+0xbe>
 801215e:	f1c9 0e20 	rsb	lr, r9, #32
 8012162:	468a      	mov	sl, r1
 8012164:	2200      	movs	r2, #0
 8012166:	6818      	ldr	r0, [r3, #0]
 8012168:	fa00 f009 	lsl.w	r0, r0, r9
 801216c:	4310      	orrs	r0, r2
 801216e:	f84a 0b04 	str.w	r0, [sl], #4
 8012172:	f853 2b04 	ldr.w	r2, [r3], #4
 8012176:	459c      	cmp	ip, r3
 8012178:	fa22 f20e 	lsr.w	r2, r2, lr
 801217c:	d8f3      	bhi.n	8012166 <__lshift+0x6e>
 801217e:	ebac 0304 	sub.w	r3, ip, r4
 8012182:	3b15      	subs	r3, #21
 8012184:	f023 0303 	bic.w	r3, r3, #3
 8012188:	3304      	adds	r3, #4
 801218a:	f104 0015 	add.w	r0, r4, #21
 801218e:	4560      	cmp	r0, ip
 8012190:	bf88      	it	hi
 8012192:	2304      	movhi	r3, #4
 8012194:	50ca      	str	r2, [r1, r3]
 8012196:	b10a      	cbz	r2, 801219c <__lshift+0xa4>
 8012198:	f108 0602 	add.w	r6, r8, #2
 801219c:	3e01      	subs	r6, #1
 801219e:	4638      	mov	r0, r7
 80121a0:	612e      	str	r6, [r5, #16]
 80121a2:	4621      	mov	r1, r4
 80121a4:	f7ff fde2 	bl	8011d6c <_Bfree>
 80121a8:	4628      	mov	r0, r5
 80121aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80121ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80121b2:	3301      	adds	r3, #1
 80121b4:	e7c5      	b.n	8012142 <__lshift+0x4a>
 80121b6:	3904      	subs	r1, #4
 80121b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80121bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80121c0:	459c      	cmp	ip, r3
 80121c2:	d8f9      	bhi.n	80121b8 <__lshift+0xc0>
 80121c4:	e7ea      	b.n	801219c <__lshift+0xa4>
 80121c6:	bf00      	nop
 80121c8:	080141e4 	.word	0x080141e4
 80121cc:	080141f5 	.word	0x080141f5

080121d0 <__mcmp>:
 80121d0:	690a      	ldr	r2, [r1, #16]
 80121d2:	4603      	mov	r3, r0
 80121d4:	6900      	ldr	r0, [r0, #16]
 80121d6:	1a80      	subs	r0, r0, r2
 80121d8:	b530      	push	{r4, r5, lr}
 80121da:	d10e      	bne.n	80121fa <__mcmp+0x2a>
 80121dc:	3314      	adds	r3, #20
 80121de:	3114      	adds	r1, #20
 80121e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80121e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80121e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80121ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80121f0:	4295      	cmp	r5, r2
 80121f2:	d003      	beq.n	80121fc <__mcmp+0x2c>
 80121f4:	d205      	bcs.n	8012202 <__mcmp+0x32>
 80121f6:	f04f 30ff 	mov.w	r0, #4294967295
 80121fa:	bd30      	pop	{r4, r5, pc}
 80121fc:	42a3      	cmp	r3, r4
 80121fe:	d3f3      	bcc.n	80121e8 <__mcmp+0x18>
 8012200:	e7fb      	b.n	80121fa <__mcmp+0x2a>
 8012202:	2001      	movs	r0, #1
 8012204:	e7f9      	b.n	80121fa <__mcmp+0x2a>
	...

08012208 <__mdiff>:
 8012208:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801220c:	4689      	mov	r9, r1
 801220e:	4606      	mov	r6, r0
 8012210:	4611      	mov	r1, r2
 8012212:	4648      	mov	r0, r9
 8012214:	4614      	mov	r4, r2
 8012216:	f7ff ffdb 	bl	80121d0 <__mcmp>
 801221a:	1e05      	subs	r5, r0, #0
 801221c:	d112      	bne.n	8012244 <__mdiff+0x3c>
 801221e:	4629      	mov	r1, r5
 8012220:	4630      	mov	r0, r6
 8012222:	f7ff fd63 	bl	8011cec <_Balloc>
 8012226:	4602      	mov	r2, r0
 8012228:	b928      	cbnz	r0, 8012236 <__mdiff+0x2e>
 801222a:	4b3f      	ldr	r3, [pc, #252]	@ (8012328 <__mdiff+0x120>)
 801222c:	f240 2137 	movw	r1, #567	@ 0x237
 8012230:	483e      	ldr	r0, [pc, #248]	@ (801232c <__mdiff+0x124>)
 8012232:	f000 fb01 	bl	8012838 <__assert_func>
 8012236:	2301      	movs	r3, #1
 8012238:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801223c:	4610      	mov	r0, r2
 801223e:	b003      	add	sp, #12
 8012240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012244:	bfbc      	itt	lt
 8012246:	464b      	movlt	r3, r9
 8012248:	46a1      	movlt	r9, r4
 801224a:	4630      	mov	r0, r6
 801224c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012250:	bfba      	itte	lt
 8012252:	461c      	movlt	r4, r3
 8012254:	2501      	movlt	r5, #1
 8012256:	2500      	movge	r5, #0
 8012258:	f7ff fd48 	bl	8011cec <_Balloc>
 801225c:	4602      	mov	r2, r0
 801225e:	b918      	cbnz	r0, 8012268 <__mdiff+0x60>
 8012260:	4b31      	ldr	r3, [pc, #196]	@ (8012328 <__mdiff+0x120>)
 8012262:	f240 2145 	movw	r1, #581	@ 0x245
 8012266:	e7e3      	b.n	8012230 <__mdiff+0x28>
 8012268:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801226c:	6926      	ldr	r6, [r4, #16]
 801226e:	60c5      	str	r5, [r0, #12]
 8012270:	f109 0310 	add.w	r3, r9, #16
 8012274:	f109 0514 	add.w	r5, r9, #20
 8012278:	f104 0e14 	add.w	lr, r4, #20
 801227c:	f100 0b14 	add.w	fp, r0, #20
 8012280:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012284:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012288:	9301      	str	r3, [sp, #4]
 801228a:	46d9      	mov	r9, fp
 801228c:	f04f 0c00 	mov.w	ip, #0
 8012290:	9b01      	ldr	r3, [sp, #4]
 8012292:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012296:	f853 af04 	ldr.w	sl, [r3, #4]!
 801229a:	9301      	str	r3, [sp, #4]
 801229c:	fa1f f38a 	uxth.w	r3, sl
 80122a0:	4619      	mov	r1, r3
 80122a2:	b283      	uxth	r3, r0
 80122a4:	1acb      	subs	r3, r1, r3
 80122a6:	0c00      	lsrs	r0, r0, #16
 80122a8:	4463      	add	r3, ip
 80122aa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80122ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80122b2:	b29b      	uxth	r3, r3
 80122b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80122b8:	4576      	cmp	r6, lr
 80122ba:	f849 3b04 	str.w	r3, [r9], #4
 80122be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80122c2:	d8e5      	bhi.n	8012290 <__mdiff+0x88>
 80122c4:	1b33      	subs	r3, r6, r4
 80122c6:	3b15      	subs	r3, #21
 80122c8:	f023 0303 	bic.w	r3, r3, #3
 80122cc:	3415      	adds	r4, #21
 80122ce:	3304      	adds	r3, #4
 80122d0:	42a6      	cmp	r6, r4
 80122d2:	bf38      	it	cc
 80122d4:	2304      	movcc	r3, #4
 80122d6:	441d      	add	r5, r3
 80122d8:	445b      	add	r3, fp
 80122da:	461e      	mov	r6, r3
 80122dc:	462c      	mov	r4, r5
 80122de:	4544      	cmp	r4, r8
 80122e0:	d30e      	bcc.n	8012300 <__mdiff+0xf8>
 80122e2:	f108 0103 	add.w	r1, r8, #3
 80122e6:	1b49      	subs	r1, r1, r5
 80122e8:	f021 0103 	bic.w	r1, r1, #3
 80122ec:	3d03      	subs	r5, #3
 80122ee:	45a8      	cmp	r8, r5
 80122f0:	bf38      	it	cc
 80122f2:	2100      	movcc	r1, #0
 80122f4:	440b      	add	r3, r1
 80122f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80122fa:	b191      	cbz	r1, 8012322 <__mdiff+0x11a>
 80122fc:	6117      	str	r7, [r2, #16]
 80122fe:	e79d      	b.n	801223c <__mdiff+0x34>
 8012300:	f854 1b04 	ldr.w	r1, [r4], #4
 8012304:	46e6      	mov	lr, ip
 8012306:	0c08      	lsrs	r0, r1, #16
 8012308:	fa1c fc81 	uxtah	ip, ip, r1
 801230c:	4471      	add	r1, lr
 801230e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012312:	b289      	uxth	r1, r1
 8012314:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012318:	f846 1b04 	str.w	r1, [r6], #4
 801231c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012320:	e7dd      	b.n	80122de <__mdiff+0xd6>
 8012322:	3f01      	subs	r7, #1
 8012324:	e7e7      	b.n	80122f6 <__mdiff+0xee>
 8012326:	bf00      	nop
 8012328:	080141e4 	.word	0x080141e4
 801232c:	080141f5 	.word	0x080141f5

08012330 <__d2b>:
 8012330:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012334:	460f      	mov	r7, r1
 8012336:	2101      	movs	r1, #1
 8012338:	ec59 8b10 	vmov	r8, r9, d0
 801233c:	4616      	mov	r6, r2
 801233e:	f7ff fcd5 	bl	8011cec <_Balloc>
 8012342:	4604      	mov	r4, r0
 8012344:	b930      	cbnz	r0, 8012354 <__d2b+0x24>
 8012346:	4602      	mov	r2, r0
 8012348:	4b23      	ldr	r3, [pc, #140]	@ (80123d8 <__d2b+0xa8>)
 801234a:	4824      	ldr	r0, [pc, #144]	@ (80123dc <__d2b+0xac>)
 801234c:	f240 310f 	movw	r1, #783	@ 0x30f
 8012350:	f000 fa72 	bl	8012838 <__assert_func>
 8012354:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012358:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801235c:	b10d      	cbz	r5, 8012362 <__d2b+0x32>
 801235e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012362:	9301      	str	r3, [sp, #4]
 8012364:	f1b8 0300 	subs.w	r3, r8, #0
 8012368:	d023      	beq.n	80123b2 <__d2b+0x82>
 801236a:	4668      	mov	r0, sp
 801236c:	9300      	str	r3, [sp, #0]
 801236e:	f7ff fd84 	bl	8011e7a <__lo0bits>
 8012372:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012376:	b1d0      	cbz	r0, 80123ae <__d2b+0x7e>
 8012378:	f1c0 0320 	rsb	r3, r0, #32
 801237c:	fa02 f303 	lsl.w	r3, r2, r3
 8012380:	430b      	orrs	r3, r1
 8012382:	40c2      	lsrs	r2, r0
 8012384:	6163      	str	r3, [r4, #20]
 8012386:	9201      	str	r2, [sp, #4]
 8012388:	9b01      	ldr	r3, [sp, #4]
 801238a:	61a3      	str	r3, [r4, #24]
 801238c:	2b00      	cmp	r3, #0
 801238e:	bf0c      	ite	eq
 8012390:	2201      	moveq	r2, #1
 8012392:	2202      	movne	r2, #2
 8012394:	6122      	str	r2, [r4, #16]
 8012396:	b1a5      	cbz	r5, 80123c2 <__d2b+0x92>
 8012398:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801239c:	4405      	add	r5, r0
 801239e:	603d      	str	r5, [r7, #0]
 80123a0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80123a4:	6030      	str	r0, [r6, #0]
 80123a6:	4620      	mov	r0, r4
 80123a8:	b003      	add	sp, #12
 80123aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80123ae:	6161      	str	r1, [r4, #20]
 80123b0:	e7ea      	b.n	8012388 <__d2b+0x58>
 80123b2:	a801      	add	r0, sp, #4
 80123b4:	f7ff fd61 	bl	8011e7a <__lo0bits>
 80123b8:	9b01      	ldr	r3, [sp, #4]
 80123ba:	6163      	str	r3, [r4, #20]
 80123bc:	3020      	adds	r0, #32
 80123be:	2201      	movs	r2, #1
 80123c0:	e7e8      	b.n	8012394 <__d2b+0x64>
 80123c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80123c6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80123ca:	6038      	str	r0, [r7, #0]
 80123cc:	6918      	ldr	r0, [r3, #16]
 80123ce:	f7ff fd35 	bl	8011e3c <__hi0bits>
 80123d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80123d6:	e7e5      	b.n	80123a4 <__d2b+0x74>
 80123d8:	080141e4 	.word	0x080141e4
 80123dc:	080141f5 	.word	0x080141f5

080123e0 <__ssputs_r>:
 80123e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80123e4:	688e      	ldr	r6, [r1, #8]
 80123e6:	461f      	mov	r7, r3
 80123e8:	42be      	cmp	r6, r7
 80123ea:	680b      	ldr	r3, [r1, #0]
 80123ec:	4682      	mov	sl, r0
 80123ee:	460c      	mov	r4, r1
 80123f0:	4690      	mov	r8, r2
 80123f2:	d82d      	bhi.n	8012450 <__ssputs_r+0x70>
 80123f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80123f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80123fc:	d026      	beq.n	801244c <__ssputs_r+0x6c>
 80123fe:	6965      	ldr	r5, [r4, #20]
 8012400:	6909      	ldr	r1, [r1, #16]
 8012402:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012406:	eba3 0901 	sub.w	r9, r3, r1
 801240a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801240e:	1c7b      	adds	r3, r7, #1
 8012410:	444b      	add	r3, r9
 8012412:	106d      	asrs	r5, r5, #1
 8012414:	429d      	cmp	r5, r3
 8012416:	bf38      	it	cc
 8012418:	461d      	movcc	r5, r3
 801241a:	0553      	lsls	r3, r2, #21
 801241c:	d527      	bpl.n	801246e <__ssputs_r+0x8e>
 801241e:	4629      	mov	r1, r5
 8012420:	f7fd ff26 	bl	8010270 <_malloc_r>
 8012424:	4606      	mov	r6, r0
 8012426:	b360      	cbz	r0, 8012482 <__ssputs_r+0xa2>
 8012428:	6921      	ldr	r1, [r4, #16]
 801242a:	464a      	mov	r2, r9
 801242c:	f000 f9f6 	bl	801281c <memcpy>
 8012430:	89a3      	ldrh	r3, [r4, #12]
 8012432:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012436:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801243a:	81a3      	strh	r3, [r4, #12]
 801243c:	6126      	str	r6, [r4, #16]
 801243e:	6165      	str	r5, [r4, #20]
 8012440:	444e      	add	r6, r9
 8012442:	eba5 0509 	sub.w	r5, r5, r9
 8012446:	6026      	str	r6, [r4, #0]
 8012448:	60a5      	str	r5, [r4, #8]
 801244a:	463e      	mov	r6, r7
 801244c:	42be      	cmp	r6, r7
 801244e:	d900      	bls.n	8012452 <__ssputs_r+0x72>
 8012450:	463e      	mov	r6, r7
 8012452:	6820      	ldr	r0, [r4, #0]
 8012454:	4632      	mov	r2, r6
 8012456:	4641      	mov	r1, r8
 8012458:	f000 f9c6 	bl	80127e8 <memmove>
 801245c:	68a3      	ldr	r3, [r4, #8]
 801245e:	1b9b      	subs	r3, r3, r6
 8012460:	60a3      	str	r3, [r4, #8]
 8012462:	6823      	ldr	r3, [r4, #0]
 8012464:	4433      	add	r3, r6
 8012466:	6023      	str	r3, [r4, #0]
 8012468:	2000      	movs	r0, #0
 801246a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801246e:	462a      	mov	r2, r5
 8012470:	f000 fa26 	bl	80128c0 <_realloc_r>
 8012474:	4606      	mov	r6, r0
 8012476:	2800      	cmp	r0, #0
 8012478:	d1e0      	bne.n	801243c <__ssputs_r+0x5c>
 801247a:	6921      	ldr	r1, [r4, #16]
 801247c:	4650      	mov	r0, sl
 801247e:	f7ff fbeb 	bl	8011c58 <_free_r>
 8012482:	230c      	movs	r3, #12
 8012484:	f8ca 3000 	str.w	r3, [sl]
 8012488:	89a3      	ldrh	r3, [r4, #12]
 801248a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801248e:	81a3      	strh	r3, [r4, #12]
 8012490:	f04f 30ff 	mov.w	r0, #4294967295
 8012494:	e7e9      	b.n	801246a <__ssputs_r+0x8a>
	...

08012498 <_svfiprintf_r>:
 8012498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801249c:	4698      	mov	r8, r3
 801249e:	898b      	ldrh	r3, [r1, #12]
 80124a0:	061b      	lsls	r3, r3, #24
 80124a2:	b09d      	sub	sp, #116	@ 0x74
 80124a4:	4607      	mov	r7, r0
 80124a6:	460d      	mov	r5, r1
 80124a8:	4614      	mov	r4, r2
 80124aa:	d510      	bpl.n	80124ce <_svfiprintf_r+0x36>
 80124ac:	690b      	ldr	r3, [r1, #16]
 80124ae:	b973      	cbnz	r3, 80124ce <_svfiprintf_r+0x36>
 80124b0:	2140      	movs	r1, #64	@ 0x40
 80124b2:	f7fd fedd 	bl	8010270 <_malloc_r>
 80124b6:	6028      	str	r0, [r5, #0]
 80124b8:	6128      	str	r0, [r5, #16]
 80124ba:	b930      	cbnz	r0, 80124ca <_svfiprintf_r+0x32>
 80124bc:	230c      	movs	r3, #12
 80124be:	603b      	str	r3, [r7, #0]
 80124c0:	f04f 30ff 	mov.w	r0, #4294967295
 80124c4:	b01d      	add	sp, #116	@ 0x74
 80124c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124ca:	2340      	movs	r3, #64	@ 0x40
 80124cc:	616b      	str	r3, [r5, #20]
 80124ce:	2300      	movs	r3, #0
 80124d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80124d2:	2320      	movs	r3, #32
 80124d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80124d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80124dc:	2330      	movs	r3, #48	@ 0x30
 80124de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801267c <_svfiprintf_r+0x1e4>
 80124e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80124e6:	f04f 0901 	mov.w	r9, #1
 80124ea:	4623      	mov	r3, r4
 80124ec:	469a      	mov	sl, r3
 80124ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80124f2:	b10a      	cbz	r2, 80124f8 <_svfiprintf_r+0x60>
 80124f4:	2a25      	cmp	r2, #37	@ 0x25
 80124f6:	d1f9      	bne.n	80124ec <_svfiprintf_r+0x54>
 80124f8:	ebba 0b04 	subs.w	fp, sl, r4
 80124fc:	d00b      	beq.n	8012516 <_svfiprintf_r+0x7e>
 80124fe:	465b      	mov	r3, fp
 8012500:	4622      	mov	r2, r4
 8012502:	4629      	mov	r1, r5
 8012504:	4638      	mov	r0, r7
 8012506:	f7ff ff6b 	bl	80123e0 <__ssputs_r>
 801250a:	3001      	adds	r0, #1
 801250c:	f000 80a7 	beq.w	801265e <_svfiprintf_r+0x1c6>
 8012510:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012512:	445a      	add	r2, fp
 8012514:	9209      	str	r2, [sp, #36]	@ 0x24
 8012516:	f89a 3000 	ldrb.w	r3, [sl]
 801251a:	2b00      	cmp	r3, #0
 801251c:	f000 809f 	beq.w	801265e <_svfiprintf_r+0x1c6>
 8012520:	2300      	movs	r3, #0
 8012522:	f04f 32ff 	mov.w	r2, #4294967295
 8012526:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801252a:	f10a 0a01 	add.w	sl, sl, #1
 801252e:	9304      	str	r3, [sp, #16]
 8012530:	9307      	str	r3, [sp, #28]
 8012532:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012536:	931a      	str	r3, [sp, #104]	@ 0x68
 8012538:	4654      	mov	r4, sl
 801253a:	2205      	movs	r2, #5
 801253c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012540:	484e      	ldr	r0, [pc, #312]	@ (801267c <_svfiprintf_r+0x1e4>)
 8012542:	f7ed fe6d 	bl	8000220 <memchr>
 8012546:	9a04      	ldr	r2, [sp, #16]
 8012548:	b9d8      	cbnz	r0, 8012582 <_svfiprintf_r+0xea>
 801254a:	06d0      	lsls	r0, r2, #27
 801254c:	bf44      	itt	mi
 801254e:	2320      	movmi	r3, #32
 8012550:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012554:	0711      	lsls	r1, r2, #28
 8012556:	bf44      	itt	mi
 8012558:	232b      	movmi	r3, #43	@ 0x2b
 801255a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801255e:	f89a 3000 	ldrb.w	r3, [sl]
 8012562:	2b2a      	cmp	r3, #42	@ 0x2a
 8012564:	d015      	beq.n	8012592 <_svfiprintf_r+0xfa>
 8012566:	9a07      	ldr	r2, [sp, #28]
 8012568:	4654      	mov	r4, sl
 801256a:	2000      	movs	r0, #0
 801256c:	f04f 0c0a 	mov.w	ip, #10
 8012570:	4621      	mov	r1, r4
 8012572:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012576:	3b30      	subs	r3, #48	@ 0x30
 8012578:	2b09      	cmp	r3, #9
 801257a:	d94b      	bls.n	8012614 <_svfiprintf_r+0x17c>
 801257c:	b1b0      	cbz	r0, 80125ac <_svfiprintf_r+0x114>
 801257e:	9207      	str	r2, [sp, #28]
 8012580:	e014      	b.n	80125ac <_svfiprintf_r+0x114>
 8012582:	eba0 0308 	sub.w	r3, r0, r8
 8012586:	fa09 f303 	lsl.w	r3, r9, r3
 801258a:	4313      	orrs	r3, r2
 801258c:	9304      	str	r3, [sp, #16]
 801258e:	46a2      	mov	sl, r4
 8012590:	e7d2      	b.n	8012538 <_svfiprintf_r+0xa0>
 8012592:	9b03      	ldr	r3, [sp, #12]
 8012594:	1d19      	adds	r1, r3, #4
 8012596:	681b      	ldr	r3, [r3, #0]
 8012598:	9103      	str	r1, [sp, #12]
 801259a:	2b00      	cmp	r3, #0
 801259c:	bfbb      	ittet	lt
 801259e:	425b      	neglt	r3, r3
 80125a0:	f042 0202 	orrlt.w	r2, r2, #2
 80125a4:	9307      	strge	r3, [sp, #28]
 80125a6:	9307      	strlt	r3, [sp, #28]
 80125a8:	bfb8      	it	lt
 80125aa:	9204      	strlt	r2, [sp, #16]
 80125ac:	7823      	ldrb	r3, [r4, #0]
 80125ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80125b0:	d10a      	bne.n	80125c8 <_svfiprintf_r+0x130>
 80125b2:	7863      	ldrb	r3, [r4, #1]
 80125b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80125b6:	d132      	bne.n	801261e <_svfiprintf_r+0x186>
 80125b8:	9b03      	ldr	r3, [sp, #12]
 80125ba:	1d1a      	adds	r2, r3, #4
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	9203      	str	r2, [sp, #12]
 80125c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80125c4:	3402      	adds	r4, #2
 80125c6:	9305      	str	r3, [sp, #20]
 80125c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801268c <_svfiprintf_r+0x1f4>
 80125cc:	7821      	ldrb	r1, [r4, #0]
 80125ce:	2203      	movs	r2, #3
 80125d0:	4650      	mov	r0, sl
 80125d2:	f7ed fe25 	bl	8000220 <memchr>
 80125d6:	b138      	cbz	r0, 80125e8 <_svfiprintf_r+0x150>
 80125d8:	9b04      	ldr	r3, [sp, #16]
 80125da:	eba0 000a 	sub.w	r0, r0, sl
 80125de:	2240      	movs	r2, #64	@ 0x40
 80125e0:	4082      	lsls	r2, r0
 80125e2:	4313      	orrs	r3, r2
 80125e4:	3401      	adds	r4, #1
 80125e6:	9304      	str	r3, [sp, #16]
 80125e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125ec:	4824      	ldr	r0, [pc, #144]	@ (8012680 <_svfiprintf_r+0x1e8>)
 80125ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80125f2:	2206      	movs	r2, #6
 80125f4:	f7ed fe14 	bl	8000220 <memchr>
 80125f8:	2800      	cmp	r0, #0
 80125fa:	d036      	beq.n	801266a <_svfiprintf_r+0x1d2>
 80125fc:	4b21      	ldr	r3, [pc, #132]	@ (8012684 <_svfiprintf_r+0x1ec>)
 80125fe:	bb1b      	cbnz	r3, 8012648 <_svfiprintf_r+0x1b0>
 8012600:	9b03      	ldr	r3, [sp, #12]
 8012602:	3307      	adds	r3, #7
 8012604:	f023 0307 	bic.w	r3, r3, #7
 8012608:	3308      	adds	r3, #8
 801260a:	9303      	str	r3, [sp, #12]
 801260c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801260e:	4433      	add	r3, r6
 8012610:	9309      	str	r3, [sp, #36]	@ 0x24
 8012612:	e76a      	b.n	80124ea <_svfiprintf_r+0x52>
 8012614:	fb0c 3202 	mla	r2, ip, r2, r3
 8012618:	460c      	mov	r4, r1
 801261a:	2001      	movs	r0, #1
 801261c:	e7a8      	b.n	8012570 <_svfiprintf_r+0xd8>
 801261e:	2300      	movs	r3, #0
 8012620:	3401      	adds	r4, #1
 8012622:	9305      	str	r3, [sp, #20]
 8012624:	4619      	mov	r1, r3
 8012626:	f04f 0c0a 	mov.w	ip, #10
 801262a:	4620      	mov	r0, r4
 801262c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012630:	3a30      	subs	r2, #48	@ 0x30
 8012632:	2a09      	cmp	r2, #9
 8012634:	d903      	bls.n	801263e <_svfiprintf_r+0x1a6>
 8012636:	2b00      	cmp	r3, #0
 8012638:	d0c6      	beq.n	80125c8 <_svfiprintf_r+0x130>
 801263a:	9105      	str	r1, [sp, #20]
 801263c:	e7c4      	b.n	80125c8 <_svfiprintf_r+0x130>
 801263e:	fb0c 2101 	mla	r1, ip, r1, r2
 8012642:	4604      	mov	r4, r0
 8012644:	2301      	movs	r3, #1
 8012646:	e7f0      	b.n	801262a <_svfiprintf_r+0x192>
 8012648:	ab03      	add	r3, sp, #12
 801264a:	9300      	str	r3, [sp, #0]
 801264c:	462a      	mov	r2, r5
 801264e:	4b0e      	ldr	r3, [pc, #56]	@ (8012688 <_svfiprintf_r+0x1f0>)
 8012650:	a904      	add	r1, sp, #16
 8012652:	4638      	mov	r0, r7
 8012654:	f7fd ff38 	bl	80104c8 <_printf_float>
 8012658:	1c42      	adds	r2, r0, #1
 801265a:	4606      	mov	r6, r0
 801265c:	d1d6      	bne.n	801260c <_svfiprintf_r+0x174>
 801265e:	89ab      	ldrh	r3, [r5, #12]
 8012660:	065b      	lsls	r3, r3, #25
 8012662:	f53f af2d 	bmi.w	80124c0 <_svfiprintf_r+0x28>
 8012666:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012668:	e72c      	b.n	80124c4 <_svfiprintf_r+0x2c>
 801266a:	ab03      	add	r3, sp, #12
 801266c:	9300      	str	r3, [sp, #0]
 801266e:	462a      	mov	r2, r5
 8012670:	4b05      	ldr	r3, [pc, #20]	@ (8012688 <_svfiprintf_r+0x1f0>)
 8012672:	a904      	add	r1, sp, #16
 8012674:	4638      	mov	r0, r7
 8012676:	f7fe f9bf 	bl	80109f8 <_printf_i>
 801267a:	e7ed      	b.n	8012658 <_svfiprintf_r+0x1c0>
 801267c:	0801424e 	.word	0x0801424e
 8012680:	08014258 	.word	0x08014258
 8012684:	080104c9 	.word	0x080104c9
 8012688:	080123e1 	.word	0x080123e1
 801268c:	08014254 	.word	0x08014254

08012690 <__sflush_r>:
 8012690:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012698:	0716      	lsls	r6, r2, #28
 801269a:	4605      	mov	r5, r0
 801269c:	460c      	mov	r4, r1
 801269e:	d454      	bmi.n	801274a <__sflush_r+0xba>
 80126a0:	684b      	ldr	r3, [r1, #4]
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	dc02      	bgt.n	80126ac <__sflush_r+0x1c>
 80126a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	dd48      	ble.n	801273e <__sflush_r+0xae>
 80126ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80126ae:	2e00      	cmp	r6, #0
 80126b0:	d045      	beq.n	801273e <__sflush_r+0xae>
 80126b2:	2300      	movs	r3, #0
 80126b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80126b8:	682f      	ldr	r7, [r5, #0]
 80126ba:	6a21      	ldr	r1, [r4, #32]
 80126bc:	602b      	str	r3, [r5, #0]
 80126be:	d030      	beq.n	8012722 <__sflush_r+0x92>
 80126c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80126c2:	89a3      	ldrh	r3, [r4, #12]
 80126c4:	0759      	lsls	r1, r3, #29
 80126c6:	d505      	bpl.n	80126d4 <__sflush_r+0x44>
 80126c8:	6863      	ldr	r3, [r4, #4]
 80126ca:	1ad2      	subs	r2, r2, r3
 80126cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80126ce:	b10b      	cbz	r3, 80126d4 <__sflush_r+0x44>
 80126d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80126d2:	1ad2      	subs	r2, r2, r3
 80126d4:	2300      	movs	r3, #0
 80126d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80126d8:	6a21      	ldr	r1, [r4, #32]
 80126da:	4628      	mov	r0, r5
 80126dc:	47b0      	blx	r6
 80126de:	1c43      	adds	r3, r0, #1
 80126e0:	89a3      	ldrh	r3, [r4, #12]
 80126e2:	d106      	bne.n	80126f2 <__sflush_r+0x62>
 80126e4:	6829      	ldr	r1, [r5, #0]
 80126e6:	291d      	cmp	r1, #29
 80126e8:	d82b      	bhi.n	8012742 <__sflush_r+0xb2>
 80126ea:	4a2a      	ldr	r2, [pc, #168]	@ (8012794 <__sflush_r+0x104>)
 80126ec:	40ca      	lsrs	r2, r1
 80126ee:	07d6      	lsls	r6, r2, #31
 80126f0:	d527      	bpl.n	8012742 <__sflush_r+0xb2>
 80126f2:	2200      	movs	r2, #0
 80126f4:	6062      	str	r2, [r4, #4]
 80126f6:	04d9      	lsls	r1, r3, #19
 80126f8:	6922      	ldr	r2, [r4, #16]
 80126fa:	6022      	str	r2, [r4, #0]
 80126fc:	d504      	bpl.n	8012708 <__sflush_r+0x78>
 80126fe:	1c42      	adds	r2, r0, #1
 8012700:	d101      	bne.n	8012706 <__sflush_r+0x76>
 8012702:	682b      	ldr	r3, [r5, #0]
 8012704:	b903      	cbnz	r3, 8012708 <__sflush_r+0x78>
 8012706:	6560      	str	r0, [r4, #84]	@ 0x54
 8012708:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801270a:	602f      	str	r7, [r5, #0]
 801270c:	b1b9      	cbz	r1, 801273e <__sflush_r+0xae>
 801270e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012712:	4299      	cmp	r1, r3
 8012714:	d002      	beq.n	801271c <__sflush_r+0x8c>
 8012716:	4628      	mov	r0, r5
 8012718:	f7ff fa9e 	bl	8011c58 <_free_r>
 801271c:	2300      	movs	r3, #0
 801271e:	6363      	str	r3, [r4, #52]	@ 0x34
 8012720:	e00d      	b.n	801273e <__sflush_r+0xae>
 8012722:	2301      	movs	r3, #1
 8012724:	4628      	mov	r0, r5
 8012726:	47b0      	blx	r6
 8012728:	4602      	mov	r2, r0
 801272a:	1c50      	adds	r0, r2, #1
 801272c:	d1c9      	bne.n	80126c2 <__sflush_r+0x32>
 801272e:	682b      	ldr	r3, [r5, #0]
 8012730:	2b00      	cmp	r3, #0
 8012732:	d0c6      	beq.n	80126c2 <__sflush_r+0x32>
 8012734:	2b1d      	cmp	r3, #29
 8012736:	d001      	beq.n	801273c <__sflush_r+0xac>
 8012738:	2b16      	cmp	r3, #22
 801273a:	d11e      	bne.n	801277a <__sflush_r+0xea>
 801273c:	602f      	str	r7, [r5, #0]
 801273e:	2000      	movs	r0, #0
 8012740:	e022      	b.n	8012788 <__sflush_r+0xf8>
 8012742:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012746:	b21b      	sxth	r3, r3
 8012748:	e01b      	b.n	8012782 <__sflush_r+0xf2>
 801274a:	690f      	ldr	r7, [r1, #16]
 801274c:	2f00      	cmp	r7, #0
 801274e:	d0f6      	beq.n	801273e <__sflush_r+0xae>
 8012750:	0793      	lsls	r3, r2, #30
 8012752:	680e      	ldr	r6, [r1, #0]
 8012754:	bf08      	it	eq
 8012756:	694b      	ldreq	r3, [r1, #20]
 8012758:	600f      	str	r7, [r1, #0]
 801275a:	bf18      	it	ne
 801275c:	2300      	movne	r3, #0
 801275e:	eba6 0807 	sub.w	r8, r6, r7
 8012762:	608b      	str	r3, [r1, #8]
 8012764:	f1b8 0f00 	cmp.w	r8, #0
 8012768:	dde9      	ble.n	801273e <__sflush_r+0xae>
 801276a:	6a21      	ldr	r1, [r4, #32]
 801276c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801276e:	4643      	mov	r3, r8
 8012770:	463a      	mov	r2, r7
 8012772:	4628      	mov	r0, r5
 8012774:	47b0      	blx	r6
 8012776:	2800      	cmp	r0, #0
 8012778:	dc08      	bgt.n	801278c <__sflush_r+0xfc>
 801277a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801277e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012782:	81a3      	strh	r3, [r4, #12]
 8012784:	f04f 30ff 	mov.w	r0, #4294967295
 8012788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801278c:	4407      	add	r7, r0
 801278e:	eba8 0800 	sub.w	r8, r8, r0
 8012792:	e7e7      	b.n	8012764 <__sflush_r+0xd4>
 8012794:	20400001 	.word	0x20400001

08012798 <_fflush_r>:
 8012798:	b538      	push	{r3, r4, r5, lr}
 801279a:	690b      	ldr	r3, [r1, #16]
 801279c:	4605      	mov	r5, r0
 801279e:	460c      	mov	r4, r1
 80127a0:	b913      	cbnz	r3, 80127a8 <_fflush_r+0x10>
 80127a2:	2500      	movs	r5, #0
 80127a4:	4628      	mov	r0, r5
 80127a6:	bd38      	pop	{r3, r4, r5, pc}
 80127a8:	b118      	cbz	r0, 80127b2 <_fflush_r+0x1a>
 80127aa:	6a03      	ldr	r3, [r0, #32]
 80127ac:	b90b      	cbnz	r3, 80127b2 <_fflush_r+0x1a>
 80127ae:	f7fe facd 	bl	8010d4c <__sinit>
 80127b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d0f3      	beq.n	80127a2 <_fflush_r+0xa>
 80127ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80127bc:	07d0      	lsls	r0, r2, #31
 80127be:	d404      	bmi.n	80127ca <_fflush_r+0x32>
 80127c0:	0599      	lsls	r1, r3, #22
 80127c2:	d402      	bmi.n	80127ca <_fflush_r+0x32>
 80127c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80127c6:	f7fe fbea 	bl	8010f9e <__retarget_lock_acquire_recursive>
 80127ca:	4628      	mov	r0, r5
 80127cc:	4621      	mov	r1, r4
 80127ce:	f7ff ff5f 	bl	8012690 <__sflush_r>
 80127d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80127d4:	07da      	lsls	r2, r3, #31
 80127d6:	4605      	mov	r5, r0
 80127d8:	d4e4      	bmi.n	80127a4 <_fflush_r+0xc>
 80127da:	89a3      	ldrh	r3, [r4, #12]
 80127dc:	059b      	lsls	r3, r3, #22
 80127de:	d4e1      	bmi.n	80127a4 <_fflush_r+0xc>
 80127e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80127e2:	f7fe fbdd 	bl	8010fa0 <__retarget_lock_release_recursive>
 80127e6:	e7dd      	b.n	80127a4 <_fflush_r+0xc>

080127e8 <memmove>:
 80127e8:	4288      	cmp	r0, r1
 80127ea:	b510      	push	{r4, lr}
 80127ec:	eb01 0402 	add.w	r4, r1, r2
 80127f0:	d902      	bls.n	80127f8 <memmove+0x10>
 80127f2:	4284      	cmp	r4, r0
 80127f4:	4623      	mov	r3, r4
 80127f6:	d807      	bhi.n	8012808 <memmove+0x20>
 80127f8:	1e43      	subs	r3, r0, #1
 80127fa:	42a1      	cmp	r1, r4
 80127fc:	d008      	beq.n	8012810 <memmove+0x28>
 80127fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012802:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012806:	e7f8      	b.n	80127fa <memmove+0x12>
 8012808:	4402      	add	r2, r0
 801280a:	4601      	mov	r1, r0
 801280c:	428a      	cmp	r2, r1
 801280e:	d100      	bne.n	8012812 <memmove+0x2a>
 8012810:	bd10      	pop	{r4, pc}
 8012812:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012816:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801281a:	e7f7      	b.n	801280c <memmove+0x24>

0801281c <memcpy>:
 801281c:	440a      	add	r2, r1
 801281e:	4291      	cmp	r1, r2
 8012820:	f100 33ff 	add.w	r3, r0, #4294967295
 8012824:	d100      	bne.n	8012828 <memcpy+0xc>
 8012826:	4770      	bx	lr
 8012828:	b510      	push	{r4, lr}
 801282a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801282e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012832:	4291      	cmp	r1, r2
 8012834:	d1f9      	bne.n	801282a <memcpy+0xe>
 8012836:	bd10      	pop	{r4, pc}

08012838 <__assert_func>:
 8012838:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801283a:	4614      	mov	r4, r2
 801283c:	461a      	mov	r2, r3
 801283e:	4b09      	ldr	r3, [pc, #36]	@ (8012864 <__assert_func+0x2c>)
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	4605      	mov	r5, r0
 8012844:	68d8      	ldr	r0, [r3, #12]
 8012846:	b14c      	cbz	r4, 801285c <__assert_func+0x24>
 8012848:	4b07      	ldr	r3, [pc, #28]	@ (8012868 <__assert_func+0x30>)
 801284a:	9100      	str	r1, [sp, #0]
 801284c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012850:	4906      	ldr	r1, [pc, #24]	@ (801286c <__assert_func+0x34>)
 8012852:	462b      	mov	r3, r5
 8012854:	f000 f870 	bl	8012938 <fiprintf>
 8012858:	f000 f880 	bl	801295c <abort>
 801285c:	4b04      	ldr	r3, [pc, #16]	@ (8012870 <__assert_func+0x38>)
 801285e:	461c      	mov	r4, r3
 8012860:	e7f3      	b.n	801284a <__assert_func+0x12>
 8012862:	bf00      	nop
 8012864:	20000118 	.word	0x20000118
 8012868:	08014269 	.word	0x08014269
 801286c:	08014276 	.word	0x08014276
 8012870:	080142a4 	.word	0x080142a4

08012874 <_calloc_r>:
 8012874:	b570      	push	{r4, r5, r6, lr}
 8012876:	fba1 5402 	umull	r5, r4, r1, r2
 801287a:	b934      	cbnz	r4, 801288a <_calloc_r+0x16>
 801287c:	4629      	mov	r1, r5
 801287e:	f7fd fcf7 	bl	8010270 <_malloc_r>
 8012882:	4606      	mov	r6, r0
 8012884:	b928      	cbnz	r0, 8012892 <_calloc_r+0x1e>
 8012886:	4630      	mov	r0, r6
 8012888:	bd70      	pop	{r4, r5, r6, pc}
 801288a:	220c      	movs	r2, #12
 801288c:	6002      	str	r2, [r0, #0]
 801288e:	2600      	movs	r6, #0
 8012890:	e7f9      	b.n	8012886 <_calloc_r+0x12>
 8012892:	462a      	mov	r2, r5
 8012894:	4621      	mov	r1, r4
 8012896:	f7fe faf4 	bl	8010e82 <memset>
 801289a:	e7f4      	b.n	8012886 <_calloc_r+0x12>

0801289c <__ascii_mbtowc>:
 801289c:	b082      	sub	sp, #8
 801289e:	b901      	cbnz	r1, 80128a2 <__ascii_mbtowc+0x6>
 80128a0:	a901      	add	r1, sp, #4
 80128a2:	b142      	cbz	r2, 80128b6 <__ascii_mbtowc+0x1a>
 80128a4:	b14b      	cbz	r3, 80128ba <__ascii_mbtowc+0x1e>
 80128a6:	7813      	ldrb	r3, [r2, #0]
 80128a8:	600b      	str	r3, [r1, #0]
 80128aa:	7812      	ldrb	r2, [r2, #0]
 80128ac:	1e10      	subs	r0, r2, #0
 80128ae:	bf18      	it	ne
 80128b0:	2001      	movne	r0, #1
 80128b2:	b002      	add	sp, #8
 80128b4:	4770      	bx	lr
 80128b6:	4610      	mov	r0, r2
 80128b8:	e7fb      	b.n	80128b2 <__ascii_mbtowc+0x16>
 80128ba:	f06f 0001 	mvn.w	r0, #1
 80128be:	e7f8      	b.n	80128b2 <__ascii_mbtowc+0x16>

080128c0 <_realloc_r>:
 80128c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128c4:	4607      	mov	r7, r0
 80128c6:	4614      	mov	r4, r2
 80128c8:	460d      	mov	r5, r1
 80128ca:	b921      	cbnz	r1, 80128d6 <_realloc_r+0x16>
 80128cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80128d0:	4611      	mov	r1, r2
 80128d2:	f7fd bccd 	b.w	8010270 <_malloc_r>
 80128d6:	b92a      	cbnz	r2, 80128e4 <_realloc_r+0x24>
 80128d8:	f7ff f9be 	bl	8011c58 <_free_r>
 80128dc:	4625      	mov	r5, r4
 80128de:	4628      	mov	r0, r5
 80128e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128e4:	f000 f841 	bl	801296a <_malloc_usable_size_r>
 80128e8:	4284      	cmp	r4, r0
 80128ea:	4606      	mov	r6, r0
 80128ec:	d802      	bhi.n	80128f4 <_realloc_r+0x34>
 80128ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80128f2:	d8f4      	bhi.n	80128de <_realloc_r+0x1e>
 80128f4:	4621      	mov	r1, r4
 80128f6:	4638      	mov	r0, r7
 80128f8:	f7fd fcba 	bl	8010270 <_malloc_r>
 80128fc:	4680      	mov	r8, r0
 80128fe:	b908      	cbnz	r0, 8012904 <_realloc_r+0x44>
 8012900:	4645      	mov	r5, r8
 8012902:	e7ec      	b.n	80128de <_realloc_r+0x1e>
 8012904:	42b4      	cmp	r4, r6
 8012906:	4622      	mov	r2, r4
 8012908:	4629      	mov	r1, r5
 801290a:	bf28      	it	cs
 801290c:	4632      	movcs	r2, r6
 801290e:	f7ff ff85 	bl	801281c <memcpy>
 8012912:	4629      	mov	r1, r5
 8012914:	4638      	mov	r0, r7
 8012916:	f7ff f99f 	bl	8011c58 <_free_r>
 801291a:	e7f1      	b.n	8012900 <_realloc_r+0x40>

0801291c <__ascii_wctomb>:
 801291c:	4603      	mov	r3, r0
 801291e:	4608      	mov	r0, r1
 8012920:	b141      	cbz	r1, 8012934 <__ascii_wctomb+0x18>
 8012922:	2aff      	cmp	r2, #255	@ 0xff
 8012924:	d904      	bls.n	8012930 <__ascii_wctomb+0x14>
 8012926:	228a      	movs	r2, #138	@ 0x8a
 8012928:	601a      	str	r2, [r3, #0]
 801292a:	f04f 30ff 	mov.w	r0, #4294967295
 801292e:	4770      	bx	lr
 8012930:	700a      	strb	r2, [r1, #0]
 8012932:	2001      	movs	r0, #1
 8012934:	4770      	bx	lr
	...

08012938 <fiprintf>:
 8012938:	b40e      	push	{r1, r2, r3}
 801293a:	b503      	push	{r0, r1, lr}
 801293c:	4601      	mov	r1, r0
 801293e:	ab03      	add	r3, sp, #12
 8012940:	4805      	ldr	r0, [pc, #20]	@ (8012958 <fiprintf+0x20>)
 8012942:	f853 2b04 	ldr.w	r2, [r3], #4
 8012946:	6800      	ldr	r0, [r0, #0]
 8012948:	9301      	str	r3, [sp, #4]
 801294a:	f000 f83f 	bl	80129cc <_vfiprintf_r>
 801294e:	b002      	add	sp, #8
 8012950:	f85d eb04 	ldr.w	lr, [sp], #4
 8012954:	b003      	add	sp, #12
 8012956:	4770      	bx	lr
 8012958:	20000118 	.word	0x20000118

0801295c <abort>:
 801295c:	b508      	push	{r3, lr}
 801295e:	2006      	movs	r0, #6
 8012960:	f000 fa08 	bl	8012d74 <raise>
 8012964:	2001      	movs	r0, #1
 8012966:	f7f1 fc1f 	bl	80041a8 <_exit>

0801296a <_malloc_usable_size_r>:
 801296a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801296e:	1f18      	subs	r0, r3, #4
 8012970:	2b00      	cmp	r3, #0
 8012972:	bfbc      	itt	lt
 8012974:	580b      	ldrlt	r3, [r1, r0]
 8012976:	18c0      	addlt	r0, r0, r3
 8012978:	4770      	bx	lr

0801297a <__sfputc_r>:
 801297a:	6893      	ldr	r3, [r2, #8]
 801297c:	3b01      	subs	r3, #1
 801297e:	2b00      	cmp	r3, #0
 8012980:	b410      	push	{r4}
 8012982:	6093      	str	r3, [r2, #8]
 8012984:	da08      	bge.n	8012998 <__sfputc_r+0x1e>
 8012986:	6994      	ldr	r4, [r2, #24]
 8012988:	42a3      	cmp	r3, r4
 801298a:	db01      	blt.n	8012990 <__sfputc_r+0x16>
 801298c:	290a      	cmp	r1, #10
 801298e:	d103      	bne.n	8012998 <__sfputc_r+0x1e>
 8012990:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012994:	f000 b932 	b.w	8012bfc <__swbuf_r>
 8012998:	6813      	ldr	r3, [r2, #0]
 801299a:	1c58      	adds	r0, r3, #1
 801299c:	6010      	str	r0, [r2, #0]
 801299e:	7019      	strb	r1, [r3, #0]
 80129a0:	4608      	mov	r0, r1
 80129a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80129a6:	4770      	bx	lr

080129a8 <__sfputs_r>:
 80129a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129aa:	4606      	mov	r6, r0
 80129ac:	460f      	mov	r7, r1
 80129ae:	4614      	mov	r4, r2
 80129b0:	18d5      	adds	r5, r2, r3
 80129b2:	42ac      	cmp	r4, r5
 80129b4:	d101      	bne.n	80129ba <__sfputs_r+0x12>
 80129b6:	2000      	movs	r0, #0
 80129b8:	e007      	b.n	80129ca <__sfputs_r+0x22>
 80129ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80129be:	463a      	mov	r2, r7
 80129c0:	4630      	mov	r0, r6
 80129c2:	f7ff ffda 	bl	801297a <__sfputc_r>
 80129c6:	1c43      	adds	r3, r0, #1
 80129c8:	d1f3      	bne.n	80129b2 <__sfputs_r+0xa>
 80129ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080129cc <_vfiprintf_r>:
 80129cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129d0:	460d      	mov	r5, r1
 80129d2:	b09d      	sub	sp, #116	@ 0x74
 80129d4:	4614      	mov	r4, r2
 80129d6:	4698      	mov	r8, r3
 80129d8:	4606      	mov	r6, r0
 80129da:	b118      	cbz	r0, 80129e4 <_vfiprintf_r+0x18>
 80129dc:	6a03      	ldr	r3, [r0, #32]
 80129de:	b90b      	cbnz	r3, 80129e4 <_vfiprintf_r+0x18>
 80129e0:	f7fe f9b4 	bl	8010d4c <__sinit>
 80129e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80129e6:	07d9      	lsls	r1, r3, #31
 80129e8:	d405      	bmi.n	80129f6 <_vfiprintf_r+0x2a>
 80129ea:	89ab      	ldrh	r3, [r5, #12]
 80129ec:	059a      	lsls	r2, r3, #22
 80129ee:	d402      	bmi.n	80129f6 <_vfiprintf_r+0x2a>
 80129f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80129f2:	f7fe fad4 	bl	8010f9e <__retarget_lock_acquire_recursive>
 80129f6:	89ab      	ldrh	r3, [r5, #12]
 80129f8:	071b      	lsls	r3, r3, #28
 80129fa:	d501      	bpl.n	8012a00 <_vfiprintf_r+0x34>
 80129fc:	692b      	ldr	r3, [r5, #16]
 80129fe:	b99b      	cbnz	r3, 8012a28 <_vfiprintf_r+0x5c>
 8012a00:	4629      	mov	r1, r5
 8012a02:	4630      	mov	r0, r6
 8012a04:	f000 f938 	bl	8012c78 <__swsetup_r>
 8012a08:	b170      	cbz	r0, 8012a28 <_vfiprintf_r+0x5c>
 8012a0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012a0c:	07dc      	lsls	r4, r3, #31
 8012a0e:	d504      	bpl.n	8012a1a <_vfiprintf_r+0x4e>
 8012a10:	f04f 30ff 	mov.w	r0, #4294967295
 8012a14:	b01d      	add	sp, #116	@ 0x74
 8012a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a1a:	89ab      	ldrh	r3, [r5, #12]
 8012a1c:	0598      	lsls	r0, r3, #22
 8012a1e:	d4f7      	bmi.n	8012a10 <_vfiprintf_r+0x44>
 8012a20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012a22:	f7fe fabd 	bl	8010fa0 <__retarget_lock_release_recursive>
 8012a26:	e7f3      	b.n	8012a10 <_vfiprintf_r+0x44>
 8012a28:	2300      	movs	r3, #0
 8012a2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a2c:	2320      	movs	r3, #32
 8012a2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012a32:	f8cd 800c 	str.w	r8, [sp, #12]
 8012a36:	2330      	movs	r3, #48	@ 0x30
 8012a38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012be8 <_vfiprintf_r+0x21c>
 8012a3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012a40:	f04f 0901 	mov.w	r9, #1
 8012a44:	4623      	mov	r3, r4
 8012a46:	469a      	mov	sl, r3
 8012a48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012a4c:	b10a      	cbz	r2, 8012a52 <_vfiprintf_r+0x86>
 8012a4e:	2a25      	cmp	r2, #37	@ 0x25
 8012a50:	d1f9      	bne.n	8012a46 <_vfiprintf_r+0x7a>
 8012a52:	ebba 0b04 	subs.w	fp, sl, r4
 8012a56:	d00b      	beq.n	8012a70 <_vfiprintf_r+0xa4>
 8012a58:	465b      	mov	r3, fp
 8012a5a:	4622      	mov	r2, r4
 8012a5c:	4629      	mov	r1, r5
 8012a5e:	4630      	mov	r0, r6
 8012a60:	f7ff ffa2 	bl	80129a8 <__sfputs_r>
 8012a64:	3001      	adds	r0, #1
 8012a66:	f000 80a7 	beq.w	8012bb8 <_vfiprintf_r+0x1ec>
 8012a6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012a6c:	445a      	add	r2, fp
 8012a6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012a70:	f89a 3000 	ldrb.w	r3, [sl]
 8012a74:	2b00      	cmp	r3, #0
 8012a76:	f000 809f 	beq.w	8012bb8 <_vfiprintf_r+0x1ec>
 8012a7a:	2300      	movs	r3, #0
 8012a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8012a80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012a84:	f10a 0a01 	add.w	sl, sl, #1
 8012a88:	9304      	str	r3, [sp, #16]
 8012a8a:	9307      	str	r3, [sp, #28]
 8012a8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012a90:	931a      	str	r3, [sp, #104]	@ 0x68
 8012a92:	4654      	mov	r4, sl
 8012a94:	2205      	movs	r2, #5
 8012a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a9a:	4853      	ldr	r0, [pc, #332]	@ (8012be8 <_vfiprintf_r+0x21c>)
 8012a9c:	f7ed fbc0 	bl	8000220 <memchr>
 8012aa0:	9a04      	ldr	r2, [sp, #16]
 8012aa2:	b9d8      	cbnz	r0, 8012adc <_vfiprintf_r+0x110>
 8012aa4:	06d1      	lsls	r1, r2, #27
 8012aa6:	bf44      	itt	mi
 8012aa8:	2320      	movmi	r3, #32
 8012aaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012aae:	0713      	lsls	r3, r2, #28
 8012ab0:	bf44      	itt	mi
 8012ab2:	232b      	movmi	r3, #43	@ 0x2b
 8012ab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012ab8:	f89a 3000 	ldrb.w	r3, [sl]
 8012abc:	2b2a      	cmp	r3, #42	@ 0x2a
 8012abe:	d015      	beq.n	8012aec <_vfiprintf_r+0x120>
 8012ac0:	9a07      	ldr	r2, [sp, #28]
 8012ac2:	4654      	mov	r4, sl
 8012ac4:	2000      	movs	r0, #0
 8012ac6:	f04f 0c0a 	mov.w	ip, #10
 8012aca:	4621      	mov	r1, r4
 8012acc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012ad0:	3b30      	subs	r3, #48	@ 0x30
 8012ad2:	2b09      	cmp	r3, #9
 8012ad4:	d94b      	bls.n	8012b6e <_vfiprintf_r+0x1a2>
 8012ad6:	b1b0      	cbz	r0, 8012b06 <_vfiprintf_r+0x13a>
 8012ad8:	9207      	str	r2, [sp, #28]
 8012ada:	e014      	b.n	8012b06 <_vfiprintf_r+0x13a>
 8012adc:	eba0 0308 	sub.w	r3, r0, r8
 8012ae0:	fa09 f303 	lsl.w	r3, r9, r3
 8012ae4:	4313      	orrs	r3, r2
 8012ae6:	9304      	str	r3, [sp, #16]
 8012ae8:	46a2      	mov	sl, r4
 8012aea:	e7d2      	b.n	8012a92 <_vfiprintf_r+0xc6>
 8012aec:	9b03      	ldr	r3, [sp, #12]
 8012aee:	1d19      	adds	r1, r3, #4
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	9103      	str	r1, [sp, #12]
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	bfbb      	ittet	lt
 8012af8:	425b      	neglt	r3, r3
 8012afa:	f042 0202 	orrlt.w	r2, r2, #2
 8012afe:	9307      	strge	r3, [sp, #28]
 8012b00:	9307      	strlt	r3, [sp, #28]
 8012b02:	bfb8      	it	lt
 8012b04:	9204      	strlt	r2, [sp, #16]
 8012b06:	7823      	ldrb	r3, [r4, #0]
 8012b08:	2b2e      	cmp	r3, #46	@ 0x2e
 8012b0a:	d10a      	bne.n	8012b22 <_vfiprintf_r+0x156>
 8012b0c:	7863      	ldrb	r3, [r4, #1]
 8012b0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b10:	d132      	bne.n	8012b78 <_vfiprintf_r+0x1ac>
 8012b12:	9b03      	ldr	r3, [sp, #12]
 8012b14:	1d1a      	adds	r2, r3, #4
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	9203      	str	r2, [sp, #12]
 8012b1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012b1e:	3402      	adds	r4, #2
 8012b20:	9305      	str	r3, [sp, #20]
 8012b22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012bf8 <_vfiprintf_r+0x22c>
 8012b26:	7821      	ldrb	r1, [r4, #0]
 8012b28:	2203      	movs	r2, #3
 8012b2a:	4650      	mov	r0, sl
 8012b2c:	f7ed fb78 	bl	8000220 <memchr>
 8012b30:	b138      	cbz	r0, 8012b42 <_vfiprintf_r+0x176>
 8012b32:	9b04      	ldr	r3, [sp, #16]
 8012b34:	eba0 000a 	sub.w	r0, r0, sl
 8012b38:	2240      	movs	r2, #64	@ 0x40
 8012b3a:	4082      	lsls	r2, r0
 8012b3c:	4313      	orrs	r3, r2
 8012b3e:	3401      	adds	r4, #1
 8012b40:	9304      	str	r3, [sp, #16]
 8012b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b46:	4829      	ldr	r0, [pc, #164]	@ (8012bec <_vfiprintf_r+0x220>)
 8012b48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012b4c:	2206      	movs	r2, #6
 8012b4e:	f7ed fb67 	bl	8000220 <memchr>
 8012b52:	2800      	cmp	r0, #0
 8012b54:	d03f      	beq.n	8012bd6 <_vfiprintf_r+0x20a>
 8012b56:	4b26      	ldr	r3, [pc, #152]	@ (8012bf0 <_vfiprintf_r+0x224>)
 8012b58:	bb1b      	cbnz	r3, 8012ba2 <_vfiprintf_r+0x1d6>
 8012b5a:	9b03      	ldr	r3, [sp, #12]
 8012b5c:	3307      	adds	r3, #7
 8012b5e:	f023 0307 	bic.w	r3, r3, #7
 8012b62:	3308      	adds	r3, #8
 8012b64:	9303      	str	r3, [sp, #12]
 8012b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b68:	443b      	add	r3, r7
 8012b6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b6c:	e76a      	b.n	8012a44 <_vfiprintf_r+0x78>
 8012b6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012b72:	460c      	mov	r4, r1
 8012b74:	2001      	movs	r0, #1
 8012b76:	e7a8      	b.n	8012aca <_vfiprintf_r+0xfe>
 8012b78:	2300      	movs	r3, #0
 8012b7a:	3401      	adds	r4, #1
 8012b7c:	9305      	str	r3, [sp, #20]
 8012b7e:	4619      	mov	r1, r3
 8012b80:	f04f 0c0a 	mov.w	ip, #10
 8012b84:	4620      	mov	r0, r4
 8012b86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012b8a:	3a30      	subs	r2, #48	@ 0x30
 8012b8c:	2a09      	cmp	r2, #9
 8012b8e:	d903      	bls.n	8012b98 <_vfiprintf_r+0x1cc>
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	d0c6      	beq.n	8012b22 <_vfiprintf_r+0x156>
 8012b94:	9105      	str	r1, [sp, #20]
 8012b96:	e7c4      	b.n	8012b22 <_vfiprintf_r+0x156>
 8012b98:	fb0c 2101 	mla	r1, ip, r1, r2
 8012b9c:	4604      	mov	r4, r0
 8012b9e:	2301      	movs	r3, #1
 8012ba0:	e7f0      	b.n	8012b84 <_vfiprintf_r+0x1b8>
 8012ba2:	ab03      	add	r3, sp, #12
 8012ba4:	9300      	str	r3, [sp, #0]
 8012ba6:	462a      	mov	r2, r5
 8012ba8:	4b12      	ldr	r3, [pc, #72]	@ (8012bf4 <_vfiprintf_r+0x228>)
 8012baa:	a904      	add	r1, sp, #16
 8012bac:	4630      	mov	r0, r6
 8012bae:	f7fd fc8b 	bl	80104c8 <_printf_float>
 8012bb2:	4607      	mov	r7, r0
 8012bb4:	1c78      	adds	r0, r7, #1
 8012bb6:	d1d6      	bne.n	8012b66 <_vfiprintf_r+0x19a>
 8012bb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012bba:	07d9      	lsls	r1, r3, #31
 8012bbc:	d405      	bmi.n	8012bca <_vfiprintf_r+0x1fe>
 8012bbe:	89ab      	ldrh	r3, [r5, #12]
 8012bc0:	059a      	lsls	r2, r3, #22
 8012bc2:	d402      	bmi.n	8012bca <_vfiprintf_r+0x1fe>
 8012bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012bc6:	f7fe f9eb 	bl	8010fa0 <__retarget_lock_release_recursive>
 8012bca:	89ab      	ldrh	r3, [r5, #12]
 8012bcc:	065b      	lsls	r3, r3, #25
 8012bce:	f53f af1f 	bmi.w	8012a10 <_vfiprintf_r+0x44>
 8012bd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012bd4:	e71e      	b.n	8012a14 <_vfiprintf_r+0x48>
 8012bd6:	ab03      	add	r3, sp, #12
 8012bd8:	9300      	str	r3, [sp, #0]
 8012bda:	462a      	mov	r2, r5
 8012bdc:	4b05      	ldr	r3, [pc, #20]	@ (8012bf4 <_vfiprintf_r+0x228>)
 8012bde:	a904      	add	r1, sp, #16
 8012be0:	4630      	mov	r0, r6
 8012be2:	f7fd ff09 	bl	80109f8 <_printf_i>
 8012be6:	e7e4      	b.n	8012bb2 <_vfiprintf_r+0x1e6>
 8012be8:	0801424e 	.word	0x0801424e
 8012bec:	08014258 	.word	0x08014258
 8012bf0:	080104c9 	.word	0x080104c9
 8012bf4:	080129a9 	.word	0x080129a9
 8012bf8:	08014254 	.word	0x08014254

08012bfc <__swbuf_r>:
 8012bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012bfe:	460e      	mov	r6, r1
 8012c00:	4614      	mov	r4, r2
 8012c02:	4605      	mov	r5, r0
 8012c04:	b118      	cbz	r0, 8012c0e <__swbuf_r+0x12>
 8012c06:	6a03      	ldr	r3, [r0, #32]
 8012c08:	b90b      	cbnz	r3, 8012c0e <__swbuf_r+0x12>
 8012c0a:	f7fe f89f 	bl	8010d4c <__sinit>
 8012c0e:	69a3      	ldr	r3, [r4, #24]
 8012c10:	60a3      	str	r3, [r4, #8]
 8012c12:	89a3      	ldrh	r3, [r4, #12]
 8012c14:	071a      	lsls	r2, r3, #28
 8012c16:	d501      	bpl.n	8012c1c <__swbuf_r+0x20>
 8012c18:	6923      	ldr	r3, [r4, #16]
 8012c1a:	b943      	cbnz	r3, 8012c2e <__swbuf_r+0x32>
 8012c1c:	4621      	mov	r1, r4
 8012c1e:	4628      	mov	r0, r5
 8012c20:	f000 f82a 	bl	8012c78 <__swsetup_r>
 8012c24:	b118      	cbz	r0, 8012c2e <__swbuf_r+0x32>
 8012c26:	f04f 37ff 	mov.w	r7, #4294967295
 8012c2a:	4638      	mov	r0, r7
 8012c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012c2e:	6823      	ldr	r3, [r4, #0]
 8012c30:	6922      	ldr	r2, [r4, #16]
 8012c32:	1a98      	subs	r0, r3, r2
 8012c34:	6963      	ldr	r3, [r4, #20]
 8012c36:	b2f6      	uxtb	r6, r6
 8012c38:	4283      	cmp	r3, r0
 8012c3a:	4637      	mov	r7, r6
 8012c3c:	dc05      	bgt.n	8012c4a <__swbuf_r+0x4e>
 8012c3e:	4621      	mov	r1, r4
 8012c40:	4628      	mov	r0, r5
 8012c42:	f7ff fda9 	bl	8012798 <_fflush_r>
 8012c46:	2800      	cmp	r0, #0
 8012c48:	d1ed      	bne.n	8012c26 <__swbuf_r+0x2a>
 8012c4a:	68a3      	ldr	r3, [r4, #8]
 8012c4c:	3b01      	subs	r3, #1
 8012c4e:	60a3      	str	r3, [r4, #8]
 8012c50:	6823      	ldr	r3, [r4, #0]
 8012c52:	1c5a      	adds	r2, r3, #1
 8012c54:	6022      	str	r2, [r4, #0]
 8012c56:	701e      	strb	r6, [r3, #0]
 8012c58:	6962      	ldr	r2, [r4, #20]
 8012c5a:	1c43      	adds	r3, r0, #1
 8012c5c:	429a      	cmp	r2, r3
 8012c5e:	d004      	beq.n	8012c6a <__swbuf_r+0x6e>
 8012c60:	89a3      	ldrh	r3, [r4, #12]
 8012c62:	07db      	lsls	r3, r3, #31
 8012c64:	d5e1      	bpl.n	8012c2a <__swbuf_r+0x2e>
 8012c66:	2e0a      	cmp	r6, #10
 8012c68:	d1df      	bne.n	8012c2a <__swbuf_r+0x2e>
 8012c6a:	4621      	mov	r1, r4
 8012c6c:	4628      	mov	r0, r5
 8012c6e:	f7ff fd93 	bl	8012798 <_fflush_r>
 8012c72:	2800      	cmp	r0, #0
 8012c74:	d0d9      	beq.n	8012c2a <__swbuf_r+0x2e>
 8012c76:	e7d6      	b.n	8012c26 <__swbuf_r+0x2a>

08012c78 <__swsetup_r>:
 8012c78:	b538      	push	{r3, r4, r5, lr}
 8012c7a:	4b29      	ldr	r3, [pc, #164]	@ (8012d20 <__swsetup_r+0xa8>)
 8012c7c:	4605      	mov	r5, r0
 8012c7e:	6818      	ldr	r0, [r3, #0]
 8012c80:	460c      	mov	r4, r1
 8012c82:	b118      	cbz	r0, 8012c8c <__swsetup_r+0x14>
 8012c84:	6a03      	ldr	r3, [r0, #32]
 8012c86:	b90b      	cbnz	r3, 8012c8c <__swsetup_r+0x14>
 8012c88:	f7fe f860 	bl	8010d4c <__sinit>
 8012c8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c90:	0719      	lsls	r1, r3, #28
 8012c92:	d422      	bmi.n	8012cda <__swsetup_r+0x62>
 8012c94:	06da      	lsls	r2, r3, #27
 8012c96:	d407      	bmi.n	8012ca8 <__swsetup_r+0x30>
 8012c98:	2209      	movs	r2, #9
 8012c9a:	602a      	str	r2, [r5, #0]
 8012c9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012ca0:	81a3      	strh	r3, [r4, #12]
 8012ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8012ca6:	e033      	b.n	8012d10 <__swsetup_r+0x98>
 8012ca8:	0758      	lsls	r0, r3, #29
 8012caa:	d512      	bpl.n	8012cd2 <__swsetup_r+0x5a>
 8012cac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012cae:	b141      	cbz	r1, 8012cc2 <__swsetup_r+0x4a>
 8012cb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012cb4:	4299      	cmp	r1, r3
 8012cb6:	d002      	beq.n	8012cbe <__swsetup_r+0x46>
 8012cb8:	4628      	mov	r0, r5
 8012cba:	f7fe ffcd 	bl	8011c58 <_free_r>
 8012cbe:	2300      	movs	r3, #0
 8012cc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8012cc2:	89a3      	ldrh	r3, [r4, #12]
 8012cc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012cc8:	81a3      	strh	r3, [r4, #12]
 8012cca:	2300      	movs	r3, #0
 8012ccc:	6063      	str	r3, [r4, #4]
 8012cce:	6923      	ldr	r3, [r4, #16]
 8012cd0:	6023      	str	r3, [r4, #0]
 8012cd2:	89a3      	ldrh	r3, [r4, #12]
 8012cd4:	f043 0308 	orr.w	r3, r3, #8
 8012cd8:	81a3      	strh	r3, [r4, #12]
 8012cda:	6923      	ldr	r3, [r4, #16]
 8012cdc:	b94b      	cbnz	r3, 8012cf2 <__swsetup_r+0x7a>
 8012cde:	89a3      	ldrh	r3, [r4, #12]
 8012ce0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012ce4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012ce8:	d003      	beq.n	8012cf2 <__swsetup_r+0x7a>
 8012cea:	4621      	mov	r1, r4
 8012cec:	4628      	mov	r0, r5
 8012cee:	f000 f883 	bl	8012df8 <__smakebuf_r>
 8012cf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012cf6:	f013 0201 	ands.w	r2, r3, #1
 8012cfa:	d00a      	beq.n	8012d12 <__swsetup_r+0x9a>
 8012cfc:	2200      	movs	r2, #0
 8012cfe:	60a2      	str	r2, [r4, #8]
 8012d00:	6962      	ldr	r2, [r4, #20]
 8012d02:	4252      	negs	r2, r2
 8012d04:	61a2      	str	r2, [r4, #24]
 8012d06:	6922      	ldr	r2, [r4, #16]
 8012d08:	b942      	cbnz	r2, 8012d1c <__swsetup_r+0xa4>
 8012d0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012d0e:	d1c5      	bne.n	8012c9c <__swsetup_r+0x24>
 8012d10:	bd38      	pop	{r3, r4, r5, pc}
 8012d12:	0799      	lsls	r1, r3, #30
 8012d14:	bf58      	it	pl
 8012d16:	6962      	ldrpl	r2, [r4, #20]
 8012d18:	60a2      	str	r2, [r4, #8]
 8012d1a:	e7f4      	b.n	8012d06 <__swsetup_r+0x8e>
 8012d1c:	2000      	movs	r0, #0
 8012d1e:	e7f7      	b.n	8012d10 <__swsetup_r+0x98>
 8012d20:	20000118 	.word	0x20000118

08012d24 <_raise_r>:
 8012d24:	291f      	cmp	r1, #31
 8012d26:	b538      	push	{r3, r4, r5, lr}
 8012d28:	4605      	mov	r5, r0
 8012d2a:	460c      	mov	r4, r1
 8012d2c:	d904      	bls.n	8012d38 <_raise_r+0x14>
 8012d2e:	2316      	movs	r3, #22
 8012d30:	6003      	str	r3, [r0, #0]
 8012d32:	f04f 30ff 	mov.w	r0, #4294967295
 8012d36:	bd38      	pop	{r3, r4, r5, pc}
 8012d38:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012d3a:	b112      	cbz	r2, 8012d42 <_raise_r+0x1e>
 8012d3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012d40:	b94b      	cbnz	r3, 8012d56 <_raise_r+0x32>
 8012d42:	4628      	mov	r0, r5
 8012d44:	f000 f830 	bl	8012da8 <_getpid_r>
 8012d48:	4622      	mov	r2, r4
 8012d4a:	4601      	mov	r1, r0
 8012d4c:	4628      	mov	r0, r5
 8012d4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012d52:	f000 b817 	b.w	8012d84 <_kill_r>
 8012d56:	2b01      	cmp	r3, #1
 8012d58:	d00a      	beq.n	8012d70 <_raise_r+0x4c>
 8012d5a:	1c59      	adds	r1, r3, #1
 8012d5c:	d103      	bne.n	8012d66 <_raise_r+0x42>
 8012d5e:	2316      	movs	r3, #22
 8012d60:	6003      	str	r3, [r0, #0]
 8012d62:	2001      	movs	r0, #1
 8012d64:	e7e7      	b.n	8012d36 <_raise_r+0x12>
 8012d66:	2100      	movs	r1, #0
 8012d68:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012d6c:	4620      	mov	r0, r4
 8012d6e:	4798      	blx	r3
 8012d70:	2000      	movs	r0, #0
 8012d72:	e7e0      	b.n	8012d36 <_raise_r+0x12>

08012d74 <raise>:
 8012d74:	4b02      	ldr	r3, [pc, #8]	@ (8012d80 <raise+0xc>)
 8012d76:	4601      	mov	r1, r0
 8012d78:	6818      	ldr	r0, [r3, #0]
 8012d7a:	f7ff bfd3 	b.w	8012d24 <_raise_r>
 8012d7e:	bf00      	nop
 8012d80:	20000118 	.word	0x20000118

08012d84 <_kill_r>:
 8012d84:	b538      	push	{r3, r4, r5, lr}
 8012d86:	4d07      	ldr	r5, [pc, #28]	@ (8012da4 <_kill_r+0x20>)
 8012d88:	2300      	movs	r3, #0
 8012d8a:	4604      	mov	r4, r0
 8012d8c:	4608      	mov	r0, r1
 8012d8e:	4611      	mov	r1, r2
 8012d90:	602b      	str	r3, [r5, #0]
 8012d92:	f7f1 f9f9 	bl	8004188 <_kill>
 8012d96:	1c43      	adds	r3, r0, #1
 8012d98:	d102      	bne.n	8012da0 <_kill_r+0x1c>
 8012d9a:	682b      	ldr	r3, [r5, #0]
 8012d9c:	b103      	cbz	r3, 8012da0 <_kill_r+0x1c>
 8012d9e:	6023      	str	r3, [r4, #0]
 8012da0:	bd38      	pop	{r3, r4, r5, pc}
 8012da2:	bf00      	nop
 8012da4:	200023f4 	.word	0x200023f4

08012da8 <_getpid_r>:
 8012da8:	f7f1 b9e6 	b.w	8004178 <_getpid>

08012dac <__swhatbuf_r>:
 8012dac:	b570      	push	{r4, r5, r6, lr}
 8012dae:	460c      	mov	r4, r1
 8012db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012db4:	2900      	cmp	r1, #0
 8012db6:	b096      	sub	sp, #88	@ 0x58
 8012db8:	4615      	mov	r5, r2
 8012dba:	461e      	mov	r6, r3
 8012dbc:	da0d      	bge.n	8012dda <__swhatbuf_r+0x2e>
 8012dbe:	89a3      	ldrh	r3, [r4, #12]
 8012dc0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012dc4:	f04f 0100 	mov.w	r1, #0
 8012dc8:	bf14      	ite	ne
 8012dca:	2340      	movne	r3, #64	@ 0x40
 8012dcc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012dd0:	2000      	movs	r0, #0
 8012dd2:	6031      	str	r1, [r6, #0]
 8012dd4:	602b      	str	r3, [r5, #0]
 8012dd6:	b016      	add	sp, #88	@ 0x58
 8012dd8:	bd70      	pop	{r4, r5, r6, pc}
 8012dda:	466a      	mov	r2, sp
 8012ddc:	f000 f848 	bl	8012e70 <_fstat_r>
 8012de0:	2800      	cmp	r0, #0
 8012de2:	dbec      	blt.n	8012dbe <__swhatbuf_r+0x12>
 8012de4:	9901      	ldr	r1, [sp, #4]
 8012de6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012dea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012dee:	4259      	negs	r1, r3
 8012df0:	4159      	adcs	r1, r3
 8012df2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012df6:	e7eb      	b.n	8012dd0 <__swhatbuf_r+0x24>

08012df8 <__smakebuf_r>:
 8012df8:	898b      	ldrh	r3, [r1, #12]
 8012dfa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012dfc:	079d      	lsls	r5, r3, #30
 8012dfe:	4606      	mov	r6, r0
 8012e00:	460c      	mov	r4, r1
 8012e02:	d507      	bpl.n	8012e14 <__smakebuf_r+0x1c>
 8012e04:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012e08:	6023      	str	r3, [r4, #0]
 8012e0a:	6123      	str	r3, [r4, #16]
 8012e0c:	2301      	movs	r3, #1
 8012e0e:	6163      	str	r3, [r4, #20]
 8012e10:	b003      	add	sp, #12
 8012e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e14:	ab01      	add	r3, sp, #4
 8012e16:	466a      	mov	r2, sp
 8012e18:	f7ff ffc8 	bl	8012dac <__swhatbuf_r>
 8012e1c:	9f00      	ldr	r7, [sp, #0]
 8012e1e:	4605      	mov	r5, r0
 8012e20:	4639      	mov	r1, r7
 8012e22:	4630      	mov	r0, r6
 8012e24:	f7fd fa24 	bl	8010270 <_malloc_r>
 8012e28:	b948      	cbnz	r0, 8012e3e <__smakebuf_r+0x46>
 8012e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e2e:	059a      	lsls	r2, r3, #22
 8012e30:	d4ee      	bmi.n	8012e10 <__smakebuf_r+0x18>
 8012e32:	f023 0303 	bic.w	r3, r3, #3
 8012e36:	f043 0302 	orr.w	r3, r3, #2
 8012e3a:	81a3      	strh	r3, [r4, #12]
 8012e3c:	e7e2      	b.n	8012e04 <__smakebuf_r+0xc>
 8012e3e:	89a3      	ldrh	r3, [r4, #12]
 8012e40:	6020      	str	r0, [r4, #0]
 8012e42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012e46:	81a3      	strh	r3, [r4, #12]
 8012e48:	9b01      	ldr	r3, [sp, #4]
 8012e4a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012e4e:	b15b      	cbz	r3, 8012e68 <__smakebuf_r+0x70>
 8012e50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012e54:	4630      	mov	r0, r6
 8012e56:	f000 f81d 	bl	8012e94 <_isatty_r>
 8012e5a:	b128      	cbz	r0, 8012e68 <__smakebuf_r+0x70>
 8012e5c:	89a3      	ldrh	r3, [r4, #12]
 8012e5e:	f023 0303 	bic.w	r3, r3, #3
 8012e62:	f043 0301 	orr.w	r3, r3, #1
 8012e66:	81a3      	strh	r3, [r4, #12]
 8012e68:	89a3      	ldrh	r3, [r4, #12]
 8012e6a:	431d      	orrs	r5, r3
 8012e6c:	81a5      	strh	r5, [r4, #12]
 8012e6e:	e7cf      	b.n	8012e10 <__smakebuf_r+0x18>

08012e70 <_fstat_r>:
 8012e70:	b538      	push	{r3, r4, r5, lr}
 8012e72:	4d07      	ldr	r5, [pc, #28]	@ (8012e90 <_fstat_r+0x20>)
 8012e74:	2300      	movs	r3, #0
 8012e76:	4604      	mov	r4, r0
 8012e78:	4608      	mov	r0, r1
 8012e7a:	4611      	mov	r1, r2
 8012e7c:	602b      	str	r3, [r5, #0]
 8012e7e:	f7f1 f9e3 	bl	8004248 <_fstat>
 8012e82:	1c43      	adds	r3, r0, #1
 8012e84:	d102      	bne.n	8012e8c <_fstat_r+0x1c>
 8012e86:	682b      	ldr	r3, [r5, #0]
 8012e88:	b103      	cbz	r3, 8012e8c <_fstat_r+0x1c>
 8012e8a:	6023      	str	r3, [r4, #0]
 8012e8c:	bd38      	pop	{r3, r4, r5, pc}
 8012e8e:	bf00      	nop
 8012e90:	200023f4 	.word	0x200023f4

08012e94 <_isatty_r>:
 8012e94:	b538      	push	{r3, r4, r5, lr}
 8012e96:	4d06      	ldr	r5, [pc, #24]	@ (8012eb0 <_isatty_r+0x1c>)
 8012e98:	2300      	movs	r3, #0
 8012e9a:	4604      	mov	r4, r0
 8012e9c:	4608      	mov	r0, r1
 8012e9e:	602b      	str	r3, [r5, #0]
 8012ea0:	f7f1 f9e2 	bl	8004268 <_isatty>
 8012ea4:	1c43      	adds	r3, r0, #1
 8012ea6:	d102      	bne.n	8012eae <_isatty_r+0x1a>
 8012ea8:	682b      	ldr	r3, [r5, #0]
 8012eaa:	b103      	cbz	r3, 8012eae <_isatty_r+0x1a>
 8012eac:	6023      	str	r3, [r4, #0]
 8012eae:	bd38      	pop	{r3, r4, r5, pc}
 8012eb0:	200023f4 	.word	0x200023f4

08012eb4 <sqrt>:
 8012eb4:	b538      	push	{r3, r4, r5, lr}
 8012eb6:	ed2d 8b02 	vpush	{d8}
 8012eba:	ec55 4b10 	vmov	r4, r5, d0
 8012ebe:	f000 f8e5 	bl	801308c <__ieee754_sqrt>
 8012ec2:	4622      	mov	r2, r4
 8012ec4:	462b      	mov	r3, r5
 8012ec6:	4620      	mov	r0, r4
 8012ec8:	4629      	mov	r1, r5
 8012eca:	eeb0 8a40 	vmov.f32	s16, s0
 8012ece:	eef0 8a60 	vmov.f32	s17, s1
 8012ed2:	f7ed fe53 	bl	8000b7c <__aeabi_dcmpun>
 8012ed6:	b990      	cbnz	r0, 8012efe <sqrt+0x4a>
 8012ed8:	2200      	movs	r2, #0
 8012eda:	2300      	movs	r3, #0
 8012edc:	4620      	mov	r0, r4
 8012ede:	4629      	mov	r1, r5
 8012ee0:	f7ed fe24 	bl	8000b2c <__aeabi_dcmplt>
 8012ee4:	b158      	cbz	r0, 8012efe <sqrt+0x4a>
 8012ee6:	f7fe f82f 	bl	8010f48 <__errno>
 8012eea:	2321      	movs	r3, #33	@ 0x21
 8012eec:	6003      	str	r3, [r0, #0]
 8012eee:	2200      	movs	r2, #0
 8012ef0:	2300      	movs	r3, #0
 8012ef2:	4610      	mov	r0, r2
 8012ef4:	4619      	mov	r1, r3
 8012ef6:	f7ed fcd1 	bl	800089c <__aeabi_ddiv>
 8012efa:	ec41 0b18 	vmov	d8, r0, r1
 8012efe:	eeb0 0a48 	vmov.f32	s0, s16
 8012f02:	eef0 0a68 	vmov.f32	s1, s17
 8012f06:	ecbd 8b02 	vpop	{d8}
 8012f0a:	bd38      	pop	{r3, r4, r5, pc}

08012f0c <atan2f>:
 8012f0c:	f000 bb14 	b.w	8013538 <__ieee754_atan2f>

08012f10 <cosf>:
 8012f10:	ee10 3a10 	vmov	r3, s0
 8012f14:	b507      	push	{r0, r1, r2, lr}
 8012f16:	4a1e      	ldr	r2, [pc, #120]	@ (8012f90 <cosf+0x80>)
 8012f18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012f1c:	4293      	cmp	r3, r2
 8012f1e:	d806      	bhi.n	8012f2e <cosf+0x1e>
 8012f20:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8012f94 <cosf+0x84>
 8012f24:	b003      	add	sp, #12
 8012f26:	f85d eb04 	ldr.w	lr, [sp], #4
 8012f2a:	f000 b985 	b.w	8013238 <__kernel_cosf>
 8012f2e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012f32:	d304      	bcc.n	8012f3e <cosf+0x2e>
 8012f34:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012f38:	b003      	add	sp, #12
 8012f3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8012f3e:	4668      	mov	r0, sp
 8012f40:	f000 fb9a 	bl	8013678 <__ieee754_rem_pio2f>
 8012f44:	f000 0003 	and.w	r0, r0, #3
 8012f48:	2801      	cmp	r0, #1
 8012f4a:	d009      	beq.n	8012f60 <cosf+0x50>
 8012f4c:	2802      	cmp	r0, #2
 8012f4e:	d010      	beq.n	8012f72 <cosf+0x62>
 8012f50:	b9b0      	cbnz	r0, 8012f80 <cosf+0x70>
 8012f52:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f56:	ed9d 0a00 	vldr	s0, [sp]
 8012f5a:	f000 f96d 	bl	8013238 <__kernel_cosf>
 8012f5e:	e7eb      	b.n	8012f38 <cosf+0x28>
 8012f60:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f64:	ed9d 0a00 	vldr	s0, [sp]
 8012f68:	f000 f9be 	bl	80132e8 <__kernel_sinf>
 8012f6c:	eeb1 0a40 	vneg.f32	s0, s0
 8012f70:	e7e2      	b.n	8012f38 <cosf+0x28>
 8012f72:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f76:	ed9d 0a00 	vldr	s0, [sp]
 8012f7a:	f000 f95d 	bl	8013238 <__kernel_cosf>
 8012f7e:	e7f5      	b.n	8012f6c <cosf+0x5c>
 8012f80:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f84:	ed9d 0a00 	vldr	s0, [sp]
 8012f88:	2001      	movs	r0, #1
 8012f8a:	f000 f9ad 	bl	80132e8 <__kernel_sinf>
 8012f8e:	e7d3      	b.n	8012f38 <cosf+0x28>
 8012f90:	3f490fd8 	.word	0x3f490fd8
 8012f94:	00000000 	.word	0x00000000

08012f98 <fabsf>:
 8012f98:	ee10 3a10 	vmov	r3, s0
 8012f9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012fa0:	ee00 3a10 	vmov	s0, r3
 8012fa4:	4770      	bx	lr
	...

08012fa8 <sinf>:
 8012fa8:	ee10 3a10 	vmov	r3, s0
 8012fac:	b507      	push	{r0, r1, r2, lr}
 8012fae:	4a1f      	ldr	r2, [pc, #124]	@ (801302c <sinf+0x84>)
 8012fb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012fb4:	4293      	cmp	r3, r2
 8012fb6:	d807      	bhi.n	8012fc8 <sinf+0x20>
 8012fb8:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8013030 <sinf+0x88>
 8012fbc:	2000      	movs	r0, #0
 8012fbe:	b003      	add	sp, #12
 8012fc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8012fc4:	f000 b990 	b.w	80132e8 <__kernel_sinf>
 8012fc8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012fcc:	d304      	bcc.n	8012fd8 <sinf+0x30>
 8012fce:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012fd2:	b003      	add	sp, #12
 8012fd4:	f85d fb04 	ldr.w	pc, [sp], #4
 8012fd8:	4668      	mov	r0, sp
 8012fda:	f000 fb4d 	bl	8013678 <__ieee754_rem_pio2f>
 8012fde:	f000 0003 	and.w	r0, r0, #3
 8012fe2:	2801      	cmp	r0, #1
 8012fe4:	d00a      	beq.n	8012ffc <sinf+0x54>
 8012fe6:	2802      	cmp	r0, #2
 8012fe8:	d00f      	beq.n	801300a <sinf+0x62>
 8012fea:	b9c0      	cbnz	r0, 801301e <sinf+0x76>
 8012fec:	eddd 0a01 	vldr	s1, [sp, #4]
 8012ff0:	ed9d 0a00 	vldr	s0, [sp]
 8012ff4:	2001      	movs	r0, #1
 8012ff6:	f000 f977 	bl	80132e8 <__kernel_sinf>
 8012ffa:	e7ea      	b.n	8012fd2 <sinf+0x2a>
 8012ffc:	eddd 0a01 	vldr	s1, [sp, #4]
 8013000:	ed9d 0a00 	vldr	s0, [sp]
 8013004:	f000 f918 	bl	8013238 <__kernel_cosf>
 8013008:	e7e3      	b.n	8012fd2 <sinf+0x2a>
 801300a:	eddd 0a01 	vldr	s1, [sp, #4]
 801300e:	ed9d 0a00 	vldr	s0, [sp]
 8013012:	2001      	movs	r0, #1
 8013014:	f000 f968 	bl	80132e8 <__kernel_sinf>
 8013018:	eeb1 0a40 	vneg.f32	s0, s0
 801301c:	e7d9      	b.n	8012fd2 <sinf+0x2a>
 801301e:	eddd 0a01 	vldr	s1, [sp, #4]
 8013022:	ed9d 0a00 	vldr	s0, [sp]
 8013026:	f000 f907 	bl	8013238 <__kernel_cosf>
 801302a:	e7f5      	b.n	8013018 <sinf+0x70>
 801302c:	3f490fd8 	.word	0x3f490fd8
 8013030:	00000000 	.word	0x00000000

08013034 <tanf>:
 8013034:	ee10 3a10 	vmov	r3, s0
 8013038:	b507      	push	{r0, r1, r2, lr}
 801303a:	4a12      	ldr	r2, [pc, #72]	@ (8013084 <tanf+0x50>)
 801303c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013040:	4293      	cmp	r3, r2
 8013042:	d807      	bhi.n	8013054 <tanf+0x20>
 8013044:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8013088 <tanf+0x54>
 8013048:	2001      	movs	r0, #1
 801304a:	b003      	add	sp, #12
 801304c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013050:	f000 b992 	b.w	8013378 <__kernel_tanf>
 8013054:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013058:	d304      	bcc.n	8013064 <tanf+0x30>
 801305a:	ee30 0a40 	vsub.f32	s0, s0, s0
 801305e:	b003      	add	sp, #12
 8013060:	f85d fb04 	ldr.w	pc, [sp], #4
 8013064:	4668      	mov	r0, sp
 8013066:	f000 fb07 	bl	8013678 <__ieee754_rem_pio2f>
 801306a:	0040      	lsls	r0, r0, #1
 801306c:	f000 0002 	and.w	r0, r0, #2
 8013070:	eddd 0a01 	vldr	s1, [sp, #4]
 8013074:	ed9d 0a00 	vldr	s0, [sp]
 8013078:	f1c0 0001 	rsb	r0, r0, #1
 801307c:	f000 f97c 	bl	8013378 <__kernel_tanf>
 8013080:	e7ed      	b.n	801305e <tanf+0x2a>
 8013082:	bf00      	nop
 8013084:	3f490fda 	.word	0x3f490fda
 8013088:	00000000 	.word	0x00000000

0801308c <__ieee754_sqrt>:
 801308c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013090:	4a66      	ldr	r2, [pc, #408]	@ (801322c <__ieee754_sqrt+0x1a0>)
 8013092:	ec55 4b10 	vmov	r4, r5, d0
 8013096:	43aa      	bics	r2, r5
 8013098:	462b      	mov	r3, r5
 801309a:	4621      	mov	r1, r4
 801309c:	d110      	bne.n	80130c0 <__ieee754_sqrt+0x34>
 801309e:	4622      	mov	r2, r4
 80130a0:	4620      	mov	r0, r4
 80130a2:	4629      	mov	r1, r5
 80130a4:	f7ed fad0 	bl	8000648 <__aeabi_dmul>
 80130a8:	4602      	mov	r2, r0
 80130aa:	460b      	mov	r3, r1
 80130ac:	4620      	mov	r0, r4
 80130ae:	4629      	mov	r1, r5
 80130b0:	f7ed f914 	bl	80002dc <__adddf3>
 80130b4:	4604      	mov	r4, r0
 80130b6:	460d      	mov	r5, r1
 80130b8:	ec45 4b10 	vmov	d0, r4, r5
 80130bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130c0:	2d00      	cmp	r5, #0
 80130c2:	dc0e      	bgt.n	80130e2 <__ieee754_sqrt+0x56>
 80130c4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80130c8:	4322      	orrs	r2, r4
 80130ca:	d0f5      	beq.n	80130b8 <__ieee754_sqrt+0x2c>
 80130cc:	b19d      	cbz	r5, 80130f6 <__ieee754_sqrt+0x6a>
 80130ce:	4622      	mov	r2, r4
 80130d0:	4620      	mov	r0, r4
 80130d2:	4629      	mov	r1, r5
 80130d4:	f7ed f900 	bl	80002d8 <__aeabi_dsub>
 80130d8:	4602      	mov	r2, r0
 80130da:	460b      	mov	r3, r1
 80130dc:	f7ed fbde 	bl	800089c <__aeabi_ddiv>
 80130e0:	e7e8      	b.n	80130b4 <__ieee754_sqrt+0x28>
 80130e2:	152a      	asrs	r2, r5, #20
 80130e4:	d115      	bne.n	8013112 <__ieee754_sqrt+0x86>
 80130e6:	2000      	movs	r0, #0
 80130e8:	e009      	b.n	80130fe <__ieee754_sqrt+0x72>
 80130ea:	0acb      	lsrs	r3, r1, #11
 80130ec:	3a15      	subs	r2, #21
 80130ee:	0549      	lsls	r1, r1, #21
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d0fa      	beq.n	80130ea <__ieee754_sqrt+0x5e>
 80130f4:	e7f7      	b.n	80130e6 <__ieee754_sqrt+0x5a>
 80130f6:	462a      	mov	r2, r5
 80130f8:	e7fa      	b.n	80130f0 <__ieee754_sqrt+0x64>
 80130fa:	005b      	lsls	r3, r3, #1
 80130fc:	3001      	adds	r0, #1
 80130fe:	02dc      	lsls	r4, r3, #11
 8013100:	d5fb      	bpl.n	80130fa <__ieee754_sqrt+0x6e>
 8013102:	1e44      	subs	r4, r0, #1
 8013104:	1b12      	subs	r2, r2, r4
 8013106:	f1c0 0420 	rsb	r4, r0, #32
 801310a:	fa21 f404 	lsr.w	r4, r1, r4
 801310e:	4323      	orrs	r3, r4
 8013110:	4081      	lsls	r1, r0
 8013112:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013116:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801311a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801311e:	07d2      	lsls	r2, r2, #31
 8013120:	bf5c      	itt	pl
 8013122:	005b      	lslpl	r3, r3, #1
 8013124:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8013128:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801312c:	bf58      	it	pl
 801312e:	0049      	lslpl	r1, r1, #1
 8013130:	2600      	movs	r6, #0
 8013132:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8013136:	107f      	asrs	r7, r7, #1
 8013138:	0049      	lsls	r1, r1, #1
 801313a:	2016      	movs	r0, #22
 801313c:	4632      	mov	r2, r6
 801313e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8013142:	1915      	adds	r5, r2, r4
 8013144:	429d      	cmp	r5, r3
 8013146:	bfde      	ittt	le
 8013148:	192a      	addle	r2, r5, r4
 801314a:	1b5b      	suble	r3, r3, r5
 801314c:	1936      	addle	r6, r6, r4
 801314e:	0fcd      	lsrs	r5, r1, #31
 8013150:	3801      	subs	r0, #1
 8013152:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8013156:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801315a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801315e:	d1f0      	bne.n	8013142 <__ieee754_sqrt+0xb6>
 8013160:	4605      	mov	r5, r0
 8013162:	2420      	movs	r4, #32
 8013164:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8013168:	4293      	cmp	r3, r2
 801316a:	eb0c 0e00 	add.w	lr, ip, r0
 801316e:	dc02      	bgt.n	8013176 <__ieee754_sqrt+0xea>
 8013170:	d113      	bne.n	801319a <__ieee754_sqrt+0x10e>
 8013172:	458e      	cmp	lr, r1
 8013174:	d811      	bhi.n	801319a <__ieee754_sqrt+0x10e>
 8013176:	f1be 0f00 	cmp.w	lr, #0
 801317a:	eb0e 000c 	add.w	r0, lr, ip
 801317e:	da3f      	bge.n	8013200 <__ieee754_sqrt+0x174>
 8013180:	2800      	cmp	r0, #0
 8013182:	db3d      	blt.n	8013200 <__ieee754_sqrt+0x174>
 8013184:	f102 0801 	add.w	r8, r2, #1
 8013188:	1a9b      	subs	r3, r3, r2
 801318a:	458e      	cmp	lr, r1
 801318c:	bf88      	it	hi
 801318e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8013192:	eba1 010e 	sub.w	r1, r1, lr
 8013196:	4465      	add	r5, ip
 8013198:	4642      	mov	r2, r8
 801319a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801319e:	3c01      	subs	r4, #1
 80131a0:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80131a4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80131a8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80131ac:	d1dc      	bne.n	8013168 <__ieee754_sqrt+0xdc>
 80131ae:	4319      	orrs	r1, r3
 80131b0:	d01b      	beq.n	80131ea <__ieee754_sqrt+0x15e>
 80131b2:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8013230 <__ieee754_sqrt+0x1a4>
 80131b6:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8013234 <__ieee754_sqrt+0x1a8>
 80131ba:	e9da 0100 	ldrd	r0, r1, [sl]
 80131be:	e9db 2300 	ldrd	r2, r3, [fp]
 80131c2:	f7ed f889 	bl	80002d8 <__aeabi_dsub>
 80131c6:	e9da 8900 	ldrd	r8, r9, [sl]
 80131ca:	4602      	mov	r2, r0
 80131cc:	460b      	mov	r3, r1
 80131ce:	4640      	mov	r0, r8
 80131d0:	4649      	mov	r1, r9
 80131d2:	f7ed fcb5 	bl	8000b40 <__aeabi_dcmple>
 80131d6:	b140      	cbz	r0, 80131ea <__ieee754_sqrt+0x15e>
 80131d8:	f1b5 3fff 	cmp.w	r5, #4294967295
 80131dc:	e9da 0100 	ldrd	r0, r1, [sl]
 80131e0:	e9db 2300 	ldrd	r2, r3, [fp]
 80131e4:	d10e      	bne.n	8013204 <__ieee754_sqrt+0x178>
 80131e6:	3601      	adds	r6, #1
 80131e8:	4625      	mov	r5, r4
 80131ea:	1073      	asrs	r3, r6, #1
 80131ec:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80131f0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80131f4:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80131f8:	086b      	lsrs	r3, r5, #1
 80131fa:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80131fe:	e759      	b.n	80130b4 <__ieee754_sqrt+0x28>
 8013200:	4690      	mov	r8, r2
 8013202:	e7c1      	b.n	8013188 <__ieee754_sqrt+0xfc>
 8013204:	f7ed f86a 	bl	80002dc <__adddf3>
 8013208:	e9da 8900 	ldrd	r8, r9, [sl]
 801320c:	4602      	mov	r2, r0
 801320e:	460b      	mov	r3, r1
 8013210:	4640      	mov	r0, r8
 8013212:	4649      	mov	r1, r9
 8013214:	f7ed fc8a 	bl	8000b2c <__aeabi_dcmplt>
 8013218:	b120      	cbz	r0, 8013224 <__ieee754_sqrt+0x198>
 801321a:	1cab      	adds	r3, r5, #2
 801321c:	bf08      	it	eq
 801321e:	3601      	addeq	r6, #1
 8013220:	3502      	adds	r5, #2
 8013222:	e7e2      	b.n	80131ea <__ieee754_sqrt+0x15e>
 8013224:	1c6b      	adds	r3, r5, #1
 8013226:	f023 0501 	bic.w	r5, r3, #1
 801322a:	e7de      	b.n	80131ea <__ieee754_sqrt+0x15e>
 801322c:	7ff00000 	.word	0x7ff00000
 8013230:	080144b8 	.word	0x080144b8
 8013234:	080144b0 	.word	0x080144b0

08013238 <__kernel_cosf>:
 8013238:	ee10 3a10 	vmov	r3, s0
 801323c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013240:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8013244:	eef0 6a40 	vmov.f32	s13, s0
 8013248:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801324c:	d204      	bcs.n	8013258 <__kernel_cosf+0x20>
 801324e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8013252:	ee17 2a90 	vmov	r2, s15
 8013256:	b342      	cbz	r2, 80132aa <__kernel_cosf+0x72>
 8013258:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801325c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80132c8 <__kernel_cosf+0x90>
 8013260:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80132cc <__kernel_cosf+0x94>
 8013264:	4a1a      	ldr	r2, [pc, #104]	@ (80132d0 <__kernel_cosf+0x98>)
 8013266:	eea7 6a27 	vfma.f32	s12, s14, s15
 801326a:	4293      	cmp	r3, r2
 801326c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80132d4 <__kernel_cosf+0x9c>
 8013270:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013274:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80132d8 <__kernel_cosf+0xa0>
 8013278:	eea7 6a87 	vfma.f32	s12, s15, s14
 801327c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80132dc <__kernel_cosf+0xa4>
 8013280:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013284:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80132e0 <__kernel_cosf+0xa8>
 8013288:	eea7 6a87 	vfma.f32	s12, s15, s14
 801328c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8013290:	ee26 6a07 	vmul.f32	s12, s12, s14
 8013294:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013298:	eee7 0a06 	vfma.f32	s1, s14, s12
 801329c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80132a0:	d804      	bhi.n	80132ac <__kernel_cosf+0x74>
 80132a2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80132a6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80132aa:	4770      	bx	lr
 80132ac:	4a0d      	ldr	r2, [pc, #52]	@ (80132e4 <__kernel_cosf+0xac>)
 80132ae:	4293      	cmp	r3, r2
 80132b0:	bf9a      	itte	ls
 80132b2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80132b6:	ee07 3a10 	vmovls	s14, r3
 80132ba:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80132be:	ee30 0a47 	vsub.f32	s0, s0, s14
 80132c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80132c6:	e7ec      	b.n	80132a2 <__kernel_cosf+0x6a>
 80132c8:	ad47d74e 	.word	0xad47d74e
 80132cc:	310f74f6 	.word	0x310f74f6
 80132d0:	3e999999 	.word	0x3e999999
 80132d4:	b493f27c 	.word	0xb493f27c
 80132d8:	37d00d01 	.word	0x37d00d01
 80132dc:	bab60b61 	.word	0xbab60b61
 80132e0:	3d2aaaab 	.word	0x3d2aaaab
 80132e4:	3f480000 	.word	0x3f480000

080132e8 <__kernel_sinf>:
 80132e8:	ee10 3a10 	vmov	r3, s0
 80132ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80132f0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80132f4:	d204      	bcs.n	8013300 <__kernel_sinf+0x18>
 80132f6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80132fa:	ee17 3a90 	vmov	r3, s15
 80132fe:	b35b      	cbz	r3, 8013358 <__kernel_sinf+0x70>
 8013300:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013304:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801335c <__kernel_sinf+0x74>
 8013308:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8013360 <__kernel_sinf+0x78>
 801330c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013310:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8013364 <__kernel_sinf+0x7c>
 8013314:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013318:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8013368 <__kernel_sinf+0x80>
 801331c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013320:	eddf 7a12 	vldr	s15, [pc, #72]	@ 801336c <__kernel_sinf+0x84>
 8013324:	ee60 6a07 	vmul.f32	s13, s0, s14
 8013328:	eee6 7a07 	vfma.f32	s15, s12, s14
 801332c:	b930      	cbnz	r0, 801333c <__kernel_sinf+0x54>
 801332e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8013370 <__kernel_sinf+0x88>
 8013332:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013336:	eea6 0a26 	vfma.f32	s0, s12, s13
 801333a:	4770      	bx	lr
 801333c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8013340:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8013344:	eee0 7a86 	vfma.f32	s15, s1, s12
 8013348:	eed7 0a87 	vfnms.f32	s1, s15, s14
 801334c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8013374 <__kernel_sinf+0x8c>
 8013350:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8013354:	ee30 0a60 	vsub.f32	s0, s0, s1
 8013358:	4770      	bx	lr
 801335a:	bf00      	nop
 801335c:	2f2ec9d3 	.word	0x2f2ec9d3
 8013360:	b2d72f34 	.word	0xb2d72f34
 8013364:	3638ef1b 	.word	0x3638ef1b
 8013368:	b9500d01 	.word	0xb9500d01
 801336c:	3c088889 	.word	0x3c088889
 8013370:	be2aaaab 	.word	0xbe2aaaab
 8013374:	3e2aaaab 	.word	0x3e2aaaab

08013378 <__kernel_tanf>:
 8013378:	b508      	push	{r3, lr}
 801337a:	ee10 3a10 	vmov	r3, s0
 801337e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8013382:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 8013386:	eef0 7a40 	vmov.f32	s15, s0
 801338a:	d217      	bcs.n	80133bc <__kernel_tanf+0x44>
 801338c:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8013390:	ee17 1a10 	vmov	r1, s14
 8013394:	bb41      	cbnz	r1, 80133e8 <__kernel_tanf+0x70>
 8013396:	1c43      	adds	r3, r0, #1
 8013398:	4313      	orrs	r3, r2
 801339a:	d108      	bne.n	80133ae <__kernel_tanf+0x36>
 801339c:	f7ff fdfc 	bl	8012f98 <fabsf>
 80133a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80133a4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80133a8:	eeb0 0a67 	vmov.f32	s0, s15
 80133ac:	bd08      	pop	{r3, pc}
 80133ae:	2801      	cmp	r0, #1
 80133b0:	d0fa      	beq.n	80133a8 <__kernel_tanf+0x30>
 80133b2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80133b6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80133ba:	e7f5      	b.n	80133a8 <__kernel_tanf+0x30>
 80133bc:	494c      	ldr	r1, [pc, #304]	@ (80134f0 <__kernel_tanf+0x178>)
 80133be:	428a      	cmp	r2, r1
 80133c0:	d312      	bcc.n	80133e8 <__kernel_tanf+0x70>
 80133c2:	2b00      	cmp	r3, #0
 80133c4:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80134f4 <__kernel_tanf+0x17c>
 80133c8:	bfb8      	it	lt
 80133ca:	eef1 7a40 	vneglt.f32	s15, s0
 80133ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80133d2:	eddf 7a49 	vldr	s15, [pc, #292]	@ 80134f8 <__kernel_tanf+0x180>
 80133d6:	bfb8      	it	lt
 80133d8:	eef1 0a60 	vneglt.f32	s1, s1
 80133dc:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80133e0:	eddf 0a46 	vldr	s1, [pc, #280]	@ 80134fc <__kernel_tanf+0x184>
 80133e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80133e8:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80133ec:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8013500 <__kernel_tanf+0x188>
 80133f0:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8013504 <__kernel_tanf+0x18c>
 80133f4:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8013508 <__kernel_tanf+0x190>
 80133f8:	493d      	ldr	r1, [pc, #244]	@ (80134f0 <__kernel_tanf+0x178>)
 80133fa:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80133fe:	428a      	cmp	r2, r1
 8013400:	eea7 6a25 	vfma.f32	s12, s14, s11
 8013404:	eddf 5a41 	vldr	s11, [pc, #260]	@ 801350c <__kernel_tanf+0x194>
 8013408:	eee6 5a07 	vfma.f32	s11, s12, s14
 801340c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8013510 <__kernel_tanf+0x198>
 8013410:	eea5 6a87 	vfma.f32	s12, s11, s14
 8013414:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8013514 <__kernel_tanf+0x19c>
 8013418:	eee6 5a07 	vfma.f32	s11, s12, s14
 801341c:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8013518 <__kernel_tanf+0x1a0>
 8013420:	eea5 6a87 	vfma.f32	s12, s11, s14
 8013424:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 801351c <__kernel_tanf+0x1a4>
 8013428:	eee7 5a05 	vfma.f32	s11, s14, s10
 801342c:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8013520 <__kernel_tanf+0x1a8>
 8013430:	eea5 5a87 	vfma.f32	s10, s11, s14
 8013434:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8013524 <__kernel_tanf+0x1ac>
 8013438:	eee5 5a07 	vfma.f32	s11, s10, s14
 801343c:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8013528 <__kernel_tanf+0x1b0>
 8013440:	eea5 5a87 	vfma.f32	s10, s11, s14
 8013444:	eddf 5a39 	vldr	s11, [pc, #228]	@ 801352c <__kernel_tanf+0x1b4>
 8013448:	eee5 5a07 	vfma.f32	s11, s10, s14
 801344c:	eeb0 7a46 	vmov.f32	s14, s12
 8013450:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013454:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8013458:	eeb0 6a60 	vmov.f32	s12, s1
 801345c:	eea7 6a05 	vfma.f32	s12, s14, s10
 8013460:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8013530 <__kernel_tanf+0x1b8>
 8013464:	eee6 0a26 	vfma.f32	s1, s12, s13
 8013468:	eee5 0a07 	vfma.f32	s1, s10, s14
 801346c:	ee37 6aa0 	vadd.f32	s12, s15, s1
 8013470:	d31d      	bcc.n	80134ae <__kernel_tanf+0x136>
 8013472:	ee07 0a10 	vmov	s14, r0
 8013476:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801347a:	ee26 5a06 	vmul.f32	s10, s12, s12
 801347e:	ee36 6a07 	vadd.f32	s12, s12, s14
 8013482:	179b      	asrs	r3, r3, #30
 8013484:	eec5 5a06 	vdiv.f32	s11, s10, s12
 8013488:	f003 0302 	and.w	r3, r3, #2
 801348c:	f1c3 0301 	rsb	r3, r3, #1
 8013490:	ee06 3a90 	vmov	s13, r3
 8013494:	ee35 6ae0 	vsub.f32	s12, s11, s1
 8013498:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801349c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80134a0:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80134a4:	eea7 7ac6 	vfms.f32	s14, s15, s12
 80134a8:	ee66 7a87 	vmul.f32	s15, s13, s14
 80134ac:	e77c      	b.n	80133a8 <__kernel_tanf+0x30>
 80134ae:	2801      	cmp	r0, #1
 80134b0:	d01b      	beq.n	80134ea <__kernel_tanf+0x172>
 80134b2:	4b20      	ldr	r3, [pc, #128]	@ (8013534 <__kernel_tanf+0x1bc>)
 80134b4:	ee16 2a10 	vmov	r2, s12
 80134b8:	401a      	ands	r2, r3
 80134ba:	ee05 2a90 	vmov	s11, r2
 80134be:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80134c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80134c6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80134ca:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 80134ce:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80134d2:	ee16 2a90 	vmov	r2, s13
 80134d6:	4013      	ands	r3, r2
 80134d8:	ee07 3a90 	vmov	s15, r3
 80134dc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80134e0:	eea0 7aa7 	vfma.f32	s14, s1, s15
 80134e4:	eee7 7a26 	vfma.f32	s15, s14, s13
 80134e8:	e75e      	b.n	80133a8 <__kernel_tanf+0x30>
 80134ea:	eef0 7a46 	vmov.f32	s15, s12
 80134ee:	e75b      	b.n	80133a8 <__kernel_tanf+0x30>
 80134f0:	3f2ca140 	.word	0x3f2ca140
 80134f4:	3f490fda 	.word	0x3f490fda
 80134f8:	33222168 	.word	0x33222168
 80134fc:	00000000 	.word	0x00000000
 8013500:	b79bae5f 	.word	0xb79bae5f
 8013504:	38a3f445 	.word	0x38a3f445
 8013508:	37d95384 	.word	0x37d95384
 801350c:	3a1a26c8 	.word	0x3a1a26c8
 8013510:	3b6b6916 	.word	0x3b6b6916
 8013514:	3cb327a4 	.word	0x3cb327a4
 8013518:	3e088889 	.word	0x3e088889
 801351c:	3895c07a 	.word	0x3895c07a
 8013520:	398137b9 	.word	0x398137b9
 8013524:	3abede48 	.word	0x3abede48
 8013528:	3c11371f 	.word	0x3c11371f
 801352c:	3d5d0dd1 	.word	0x3d5d0dd1
 8013530:	3eaaaaab 	.word	0x3eaaaaab
 8013534:	fffff000 	.word	0xfffff000

08013538 <__ieee754_atan2f>:
 8013538:	ee10 2a90 	vmov	r2, s1
 801353c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8013540:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013544:	b510      	push	{r4, lr}
 8013546:	eef0 7a40 	vmov.f32	s15, s0
 801354a:	d806      	bhi.n	801355a <__ieee754_atan2f+0x22>
 801354c:	ee10 0a10 	vmov	r0, s0
 8013550:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8013554:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013558:	d904      	bls.n	8013564 <__ieee754_atan2f+0x2c>
 801355a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801355e:	eeb0 0a67 	vmov.f32	s0, s15
 8013562:	bd10      	pop	{r4, pc}
 8013564:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8013568:	d103      	bne.n	8013572 <__ieee754_atan2f+0x3a>
 801356a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801356e:	f000 b9b3 	b.w	80138d8 <atanf>
 8013572:	1794      	asrs	r4, r2, #30
 8013574:	f004 0402 	and.w	r4, r4, #2
 8013578:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801357c:	b943      	cbnz	r3, 8013590 <__ieee754_atan2f+0x58>
 801357e:	2c02      	cmp	r4, #2
 8013580:	d05e      	beq.n	8013640 <__ieee754_atan2f+0x108>
 8013582:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8013654 <__ieee754_atan2f+0x11c>
 8013586:	2c03      	cmp	r4, #3
 8013588:	bf08      	it	eq
 801358a:	eef0 7a47 	vmoveq.f32	s15, s14
 801358e:	e7e6      	b.n	801355e <__ieee754_atan2f+0x26>
 8013590:	b941      	cbnz	r1, 80135a4 <__ieee754_atan2f+0x6c>
 8013592:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8013658 <__ieee754_atan2f+0x120>
 8013596:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801365c <__ieee754_atan2f+0x124>
 801359a:	2800      	cmp	r0, #0
 801359c:	bfa8      	it	ge
 801359e:	eef0 7a47 	vmovge.f32	s15, s14
 80135a2:	e7dc      	b.n	801355e <__ieee754_atan2f+0x26>
 80135a4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80135a8:	d110      	bne.n	80135cc <__ieee754_atan2f+0x94>
 80135aa:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80135ae:	f104 34ff 	add.w	r4, r4, #4294967295
 80135b2:	d107      	bne.n	80135c4 <__ieee754_atan2f+0x8c>
 80135b4:	2c02      	cmp	r4, #2
 80135b6:	d846      	bhi.n	8013646 <__ieee754_atan2f+0x10e>
 80135b8:	4b29      	ldr	r3, [pc, #164]	@ (8013660 <__ieee754_atan2f+0x128>)
 80135ba:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80135be:	edd3 7a00 	vldr	s15, [r3]
 80135c2:	e7cc      	b.n	801355e <__ieee754_atan2f+0x26>
 80135c4:	2c02      	cmp	r4, #2
 80135c6:	d841      	bhi.n	801364c <__ieee754_atan2f+0x114>
 80135c8:	4b26      	ldr	r3, [pc, #152]	@ (8013664 <__ieee754_atan2f+0x12c>)
 80135ca:	e7f6      	b.n	80135ba <__ieee754_atan2f+0x82>
 80135cc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80135d0:	d0df      	beq.n	8013592 <__ieee754_atan2f+0x5a>
 80135d2:	1a5b      	subs	r3, r3, r1
 80135d4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80135d8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80135dc:	da1a      	bge.n	8013614 <__ieee754_atan2f+0xdc>
 80135de:	2a00      	cmp	r2, #0
 80135e0:	da01      	bge.n	80135e6 <__ieee754_atan2f+0xae>
 80135e2:	313c      	adds	r1, #60	@ 0x3c
 80135e4:	db19      	blt.n	801361a <__ieee754_atan2f+0xe2>
 80135e6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80135ea:	f7ff fcd5 	bl	8012f98 <fabsf>
 80135ee:	f000 f973 	bl	80138d8 <atanf>
 80135f2:	eef0 7a40 	vmov.f32	s15, s0
 80135f6:	2c01      	cmp	r4, #1
 80135f8:	d012      	beq.n	8013620 <__ieee754_atan2f+0xe8>
 80135fa:	2c02      	cmp	r4, #2
 80135fc:	d017      	beq.n	801362e <__ieee754_atan2f+0xf6>
 80135fe:	2c00      	cmp	r4, #0
 8013600:	d0ad      	beq.n	801355e <__ieee754_atan2f+0x26>
 8013602:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8013668 <__ieee754_atan2f+0x130>
 8013606:	ee77 7a87 	vadd.f32	s15, s15, s14
 801360a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801366c <__ieee754_atan2f+0x134>
 801360e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013612:	e7a4      	b.n	801355e <__ieee754_atan2f+0x26>
 8013614:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801365c <__ieee754_atan2f+0x124>
 8013618:	e7ed      	b.n	80135f6 <__ieee754_atan2f+0xbe>
 801361a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8013670 <__ieee754_atan2f+0x138>
 801361e:	e7ea      	b.n	80135f6 <__ieee754_atan2f+0xbe>
 8013620:	ee17 3a90 	vmov	r3, s15
 8013624:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013628:	ee07 3a90 	vmov	s15, r3
 801362c:	e797      	b.n	801355e <__ieee754_atan2f+0x26>
 801362e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8013668 <__ieee754_atan2f+0x130>
 8013632:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013636:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 801366c <__ieee754_atan2f+0x134>
 801363a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801363e:	e78e      	b.n	801355e <__ieee754_atan2f+0x26>
 8013640:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 801366c <__ieee754_atan2f+0x134>
 8013644:	e78b      	b.n	801355e <__ieee754_atan2f+0x26>
 8013646:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8013674 <__ieee754_atan2f+0x13c>
 801364a:	e788      	b.n	801355e <__ieee754_atan2f+0x26>
 801364c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013670 <__ieee754_atan2f+0x138>
 8013650:	e785      	b.n	801355e <__ieee754_atan2f+0x26>
 8013652:	bf00      	nop
 8013654:	c0490fdb 	.word	0xc0490fdb
 8013658:	bfc90fdb 	.word	0xbfc90fdb
 801365c:	3fc90fdb 	.word	0x3fc90fdb
 8013660:	080144cc 	.word	0x080144cc
 8013664:	080144c0 	.word	0x080144c0
 8013668:	33bbbd2e 	.word	0x33bbbd2e
 801366c:	40490fdb 	.word	0x40490fdb
 8013670:	00000000 	.word	0x00000000
 8013674:	3f490fdb 	.word	0x3f490fdb

08013678 <__ieee754_rem_pio2f>:
 8013678:	b5f0      	push	{r4, r5, r6, r7, lr}
 801367a:	ee10 6a10 	vmov	r6, s0
 801367e:	4b88      	ldr	r3, [pc, #544]	@ (80138a0 <__ieee754_rem_pio2f+0x228>)
 8013680:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8013684:	429d      	cmp	r5, r3
 8013686:	b087      	sub	sp, #28
 8013688:	4604      	mov	r4, r0
 801368a:	d805      	bhi.n	8013698 <__ieee754_rem_pio2f+0x20>
 801368c:	2300      	movs	r3, #0
 801368e:	ed80 0a00 	vstr	s0, [r0]
 8013692:	6043      	str	r3, [r0, #4]
 8013694:	2000      	movs	r0, #0
 8013696:	e022      	b.n	80136de <__ieee754_rem_pio2f+0x66>
 8013698:	4b82      	ldr	r3, [pc, #520]	@ (80138a4 <__ieee754_rem_pio2f+0x22c>)
 801369a:	429d      	cmp	r5, r3
 801369c:	d83a      	bhi.n	8013714 <__ieee754_rem_pio2f+0x9c>
 801369e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80136a2:	2e00      	cmp	r6, #0
 80136a4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80138a8 <__ieee754_rem_pio2f+0x230>
 80136a8:	4a80      	ldr	r2, [pc, #512]	@ (80138ac <__ieee754_rem_pio2f+0x234>)
 80136aa:	f023 030f 	bic.w	r3, r3, #15
 80136ae:	dd18      	ble.n	80136e2 <__ieee754_rem_pio2f+0x6a>
 80136b0:	4293      	cmp	r3, r2
 80136b2:	ee70 7a47 	vsub.f32	s15, s0, s14
 80136b6:	bf09      	itett	eq
 80136b8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80138b0 <__ieee754_rem_pio2f+0x238>
 80136bc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80138b4 <__ieee754_rem_pio2f+0x23c>
 80136c0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80138b8 <__ieee754_rem_pio2f+0x240>
 80136c4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80136c8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80136cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80136d0:	ed80 7a00 	vstr	s14, [r0]
 80136d4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80136d8:	edc0 7a01 	vstr	s15, [r0, #4]
 80136dc:	2001      	movs	r0, #1
 80136de:	b007      	add	sp, #28
 80136e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80136e2:	4293      	cmp	r3, r2
 80136e4:	ee70 7a07 	vadd.f32	s15, s0, s14
 80136e8:	bf09      	itett	eq
 80136ea:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80138b0 <__ieee754_rem_pio2f+0x238>
 80136ee:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80138b4 <__ieee754_rem_pio2f+0x23c>
 80136f2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80138b8 <__ieee754_rem_pio2f+0x240>
 80136f6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80136fa:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80136fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013702:	ed80 7a00 	vstr	s14, [r0]
 8013706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801370a:	edc0 7a01 	vstr	s15, [r0, #4]
 801370e:	f04f 30ff 	mov.w	r0, #4294967295
 8013712:	e7e4      	b.n	80136de <__ieee754_rem_pio2f+0x66>
 8013714:	4b69      	ldr	r3, [pc, #420]	@ (80138bc <__ieee754_rem_pio2f+0x244>)
 8013716:	429d      	cmp	r5, r3
 8013718:	d873      	bhi.n	8013802 <__ieee754_rem_pio2f+0x18a>
 801371a:	f7ff fc3d 	bl	8012f98 <fabsf>
 801371e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80138c0 <__ieee754_rem_pio2f+0x248>
 8013722:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013726:	eee0 7a07 	vfma.f32	s15, s0, s14
 801372a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801372e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013732:	ee17 0a90 	vmov	r0, s15
 8013736:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80138a8 <__ieee754_rem_pio2f+0x230>
 801373a:	eea7 0a67 	vfms.f32	s0, s14, s15
 801373e:	281f      	cmp	r0, #31
 8013740:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80138b4 <__ieee754_rem_pio2f+0x23c>
 8013744:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013748:	eeb1 6a47 	vneg.f32	s12, s14
 801374c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013750:	ee16 1a90 	vmov	r1, s13
 8013754:	dc09      	bgt.n	801376a <__ieee754_rem_pio2f+0xf2>
 8013756:	4a5b      	ldr	r2, [pc, #364]	@ (80138c4 <__ieee754_rem_pio2f+0x24c>)
 8013758:	1e47      	subs	r7, r0, #1
 801375a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801375e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8013762:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8013766:	4293      	cmp	r3, r2
 8013768:	d107      	bne.n	801377a <__ieee754_rem_pio2f+0x102>
 801376a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 801376e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8013772:	2a08      	cmp	r2, #8
 8013774:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8013778:	dc14      	bgt.n	80137a4 <__ieee754_rem_pio2f+0x12c>
 801377a:	6021      	str	r1, [r4, #0]
 801377c:	ed94 7a00 	vldr	s14, [r4]
 8013780:	ee30 0a47 	vsub.f32	s0, s0, s14
 8013784:	2e00      	cmp	r6, #0
 8013786:	ee30 0a67 	vsub.f32	s0, s0, s15
 801378a:	ed84 0a01 	vstr	s0, [r4, #4]
 801378e:	daa6      	bge.n	80136de <__ieee754_rem_pio2f+0x66>
 8013790:	eeb1 7a47 	vneg.f32	s14, s14
 8013794:	eeb1 0a40 	vneg.f32	s0, s0
 8013798:	ed84 7a00 	vstr	s14, [r4]
 801379c:	ed84 0a01 	vstr	s0, [r4, #4]
 80137a0:	4240      	negs	r0, r0
 80137a2:	e79c      	b.n	80136de <__ieee754_rem_pio2f+0x66>
 80137a4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80138b0 <__ieee754_rem_pio2f+0x238>
 80137a8:	eef0 6a40 	vmov.f32	s13, s0
 80137ac:	eee6 6a25 	vfma.f32	s13, s12, s11
 80137b0:	ee70 7a66 	vsub.f32	s15, s0, s13
 80137b4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80137b8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80138b8 <__ieee754_rem_pio2f+0x240>
 80137bc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80137c0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80137c4:	ee15 2a90 	vmov	r2, s11
 80137c8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80137cc:	1a5b      	subs	r3, r3, r1
 80137ce:	2b19      	cmp	r3, #25
 80137d0:	dc04      	bgt.n	80137dc <__ieee754_rem_pio2f+0x164>
 80137d2:	edc4 5a00 	vstr	s11, [r4]
 80137d6:	eeb0 0a66 	vmov.f32	s0, s13
 80137da:	e7cf      	b.n	801377c <__ieee754_rem_pio2f+0x104>
 80137dc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80138c8 <__ieee754_rem_pio2f+0x250>
 80137e0:	eeb0 0a66 	vmov.f32	s0, s13
 80137e4:	eea6 0a25 	vfma.f32	s0, s12, s11
 80137e8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80137ec:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80138cc <__ieee754_rem_pio2f+0x254>
 80137f0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80137f4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80137f8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80137fc:	ed84 7a00 	vstr	s14, [r4]
 8013800:	e7bc      	b.n	801377c <__ieee754_rem_pio2f+0x104>
 8013802:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8013806:	d306      	bcc.n	8013816 <__ieee754_rem_pio2f+0x19e>
 8013808:	ee70 7a40 	vsub.f32	s15, s0, s0
 801380c:	edc0 7a01 	vstr	s15, [r0, #4]
 8013810:	edc0 7a00 	vstr	s15, [r0]
 8013814:	e73e      	b.n	8013694 <__ieee754_rem_pio2f+0x1c>
 8013816:	15ea      	asrs	r2, r5, #23
 8013818:	3a86      	subs	r2, #134	@ 0x86
 801381a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801381e:	ee07 3a90 	vmov	s15, r3
 8013822:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013826:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80138d0 <__ieee754_rem_pio2f+0x258>
 801382a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801382e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013832:	ed8d 7a03 	vstr	s14, [sp, #12]
 8013836:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801383a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801383e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013842:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013846:	ed8d 7a04 	vstr	s14, [sp, #16]
 801384a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801384e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8013852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013856:	edcd 7a05 	vstr	s15, [sp, #20]
 801385a:	d11e      	bne.n	801389a <__ieee754_rem_pio2f+0x222>
 801385c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8013860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013864:	bf0c      	ite	eq
 8013866:	2301      	moveq	r3, #1
 8013868:	2302      	movne	r3, #2
 801386a:	491a      	ldr	r1, [pc, #104]	@ (80138d4 <__ieee754_rem_pio2f+0x25c>)
 801386c:	9101      	str	r1, [sp, #4]
 801386e:	2102      	movs	r1, #2
 8013870:	9100      	str	r1, [sp, #0]
 8013872:	a803      	add	r0, sp, #12
 8013874:	4621      	mov	r1, r4
 8013876:	f000 f903 	bl	8013a80 <__kernel_rem_pio2f>
 801387a:	2e00      	cmp	r6, #0
 801387c:	f6bf af2f 	bge.w	80136de <__ieee754_rem_pio2f+0x66>
 8013880:	edd4 7a00 	vldr	s15, [r4]
 8013884:	eef1 7a67 	vneg.f32	s15, s15
 8013888:	edc4 7a00 	vstr	s15, [r4]
 801388c:	edd4 7a01 	vldr	s15, [r4, #4]
 8013890:	eef1 7a67 	vneg.f32	s15, s15
 8013894:	edc4 7a01 	vstr	s15, [r4, #4]
 8013898:	e782      	b.n	80137a0 <__ieee754_rem_pio2f+0x128>
 801389a:	2303      	movs	r3, #3
 801389c:	e7e5      	b.n	801386a <__ieee754_rem_pio2f+0x1f2>
 801389e:	bf00      	nop
 80138a0:	3f490fd8 	.word	0x3f490fd8
 80138a4:	4016cbe3 	.word	0x4016cbe3
 80138a8:	3fc90f80 	.word	0x3fc90f80
 80138ac:	3fc90fd0 	.word	0x3fc90fd0
 80138b0:	37354400 	.word	0x37354400
 80138b4:	37354443 	.word	0x37354443
 80138b8:	2e85a308 	.word	0x2e85a308
 80138bc:	43490f80 	.word	0x43490f80
 80138c0:	3f22f984 	.word	0x3f22f984
 80138c4:	080144d8 	.word	0x080144d8
 80138c8:	2e85a300 	.word	0x2e85a300
 80138cc:	248d3132 	.word	0x248d3132
 80138d0:	43800000 	.word	0x43800000
 80138d4:	08014558 	.word	0x08014558

080138d8 <atanf>:
 80138d8:	b538      	push	{r3, r4, r5, lr}
 80138da:	ee10 5a10 	vmov	r5, s0
 80138de:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80138e2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80138e6:	eef0 7a40 	vmov.f32	s15, s0
 80138ea:	d310      	bcc.n	801390e <atanf+0x36>
 80138ec:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80138f0:	d904      	bls.n	80138fc <atanf+0x24>
 80138f2:	ee70 7a00 	vadd.f32	s15, s0, s0
 80138f6:	eeb0 0a67 	vmov.f32	s0, s15
 80138fa:	bd38      	pop	{r3, r4, r5, pc}
 80138fc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8013a34 <atanf+0x15c>
 8013900:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8013a38 <atanf+0x160>
 8013904:	2d00      	cmp	r5, #0
 8013906:	bfc8      	it	gt
 8013908:	eef0 7a47 	vmovgt.f32	s15, s14
 801390c:	e7f3      	b.n	80138f6 <atanf+0x1e>
 801390e:	4b4b      	ldr	r3, [pc, #300]	@ (8013a3c <atanf+0x164>)
 8013910:	429c      	cmp	r4, r3
 8013912:	d810      	bhi.n	8013936 <atanf+0x5e>
 8013914:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8013918:	d20a      	bcs.n	8013930 <atanf+0x58>
 801391a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8013a40 <atanf+0x168>
 801391e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8013922:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013926:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801392a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801392e:	dce2      	bgt.n	80138f6 <atanf+0x1e>
 8013930:	f04f 33ff 	mov.w	r3, #4294967295
 8013934:	e013      	b.n	801395e <atanf+0x86>
 8013936:	f7ff fb2f 	bl	8012f98 <fabsf>
 801393a:	4b42      	ldr	r3, [pc, #264]	@ (8013a44 <atanf+0x16c>)
 801393c:	429c      	cmp	r4, r3
 801393e:	d84f      	bhi.n	80139e0 <atanf+0x108>
 8013940:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8013944:	429c      	cmp	r4, r3
 8013946:	d841      	bhi.n	80139cc <atanf+0xf4>
 8013948:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801394c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013950:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013954:	2300      	movs	r3, #0
 8013956:	ee30 0a27 	vadd.f32	s0, s0, s15
 801395a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801395e:	1c5a      	adds	r2, r3, #1
 8013960:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8013964:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8013a48 <atanf+0x170>
 8013968:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8013a4c <atanf+0x174>
 801396c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8013a50 <atanf+0x178>
 8013970:	ee66 6a06 	vmul.f32	s13, s12, s12
 8013974:	eee6 5a87 	vfma.f32	s11, s13, s14
 8013978:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8013a54 <atanf+0x17c>
 801397c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013980:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8013a58 <atanf+0x180>
 8013984:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013988:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8013a5c <atanf+0x184>
 801398c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013990:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8013a60 <atanf+0x188>
 8013994:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013998:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8013a64 <atanf+0x18c>
 801399c:	eea6 5a87 	vfma.f32	s10, s13, s14
 80139a0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013a68 <atanf+0x190>
 80139a4:	eea5 7a26 	vfma.f32	s14, s10, s13
 80139a8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8013a6c <atanf+0x194>
 80139ac:	eea7 5a26 	vfma.f32	s10, s14, s13
 80139b0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8013a70 <atanf+0x198>
 80139b4:	eea5 7a26 	vfma.f32	s14, s10, s13
 80139b8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80139bc:	eea5 7a86 	vfma.f32	s14, s11, s12
 80139c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80139c4:	d121      	bne.n	8013a0a <atanf+0x132>
 80139c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80139ca:	e794      	b.n	80138f6 <atanf+0x1e>
 80139cc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80139d0:	ee30 7a67 	vsub.f32	s14, s0, s15
 80139d4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80139d8:	2301      	movs	r3, #1
 80139da:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80139de:	e7be      	b.n	801395e <atanf+0x86>
 80139e0:	4b24      	ldr	r3, [pc, #144]	@ (8013a74 <atanf+0x19c>)
 80139e2:	429c      	cmp	r4, r3
 80139e4:	d80b      	bhi.n	80139fe <atanf+0x126>
 80139e6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80139ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80139ee:	eea0 7a27 	vfma.f32	s14, s0, s15
 80139f2:	2302      	movs	r3, #2
 80139f4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80139f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80139fc:	e7af      	b.n	801395e <atanf+0x86>
 80139fe:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013a02:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013a06:	2303      	movs	r3, #3
 8013a08:	e7a9      	b.n	801395e <atanf+0x86>
 8013a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8013a78 <atanf+0x1a0>)
 8013a0c:	491b      	ldr	r1, [pc, #108]	@ (8013a7c <atanf+0x1a4>)
 8013a0e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013a12:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013a16:	edd3 6a00 	vldr	s13, [r3]
 8013a1a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8013a1e:	2d00      	cmp	r5, #0
 8013a20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013a24:	edd2 7a00 	vldr	s15, [r2]
 8013a28:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013a2c:	bfb8      	it	lt
 8013a2e:	eef1 7a67 	vneglt.f32	s15, s15
 8013a32:	e760      	b.n	80138f6 <atanf+0x1e>
 8013a34:	bfc90fdb 	.word	0xbfc90fdb
 8013a38:	3fc90fdb 	.word	0x3fc90fdb
 8013a3c:	3edfffff 	.word	0x3edfffff
 8013a40:	7149f2ca 	.word	0x7149f2ca
 8013a44:	3f97ffff 	.word	0x3f97ffff
 8013a48:	3c8569d7 	.word	0x3c8569d7
 8013a4c:	3d4bda59 	.word	0x3d4bda59
 8013a50:	bd6ef16b 	.word	0xbd6ef16b
 8013a54:	3d886b35 	.word	0x3d886b35
 8013a58:	3dba2e6e 	.word	0x3dba2e6e
 8013a5c:	3e124925 	.word	0x3e124925
 8013a60:	3eaaaaab 	.word	0x3eaaaaab
 8013a64:	bd15a221 	.word	0xbd15a221
 8013a68:	bd9d8795 	.word	0xbd9d8795
 8013a6c:	bde38e38 	.word	0xbde38e38
 8013a70:	be4ccccd 	.word	0xbe4ccccd
 8013a74:	401bffff 	.word	0x401bffff
 8013a78:	08014880 	.word	0x08014880
 8013a7c:	08014870 	.word	0x08014870

08013a80 <__kernel_rem_pio2f>:
 8013a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a84:	ed2d 8b04 	vpush	{d8-d9}
 8013a88:	b0d9      	sub	sp, #356	@ 0x164
 8013a8a:	4690      	mov	r8, r2
 8013a8c:	9001      	str	r0, [sp, #4]
 8013a8e:	4ab6      	ldr	r2, [pc, #728]	@ (8013d68 <__kernel_rem_pio2f+0x2e8>)
 8013a90:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8013a92:	f118 0f04 	cmn.w	r8, #4
 8013a96:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8013a9a:	460f      	mov	r7, r1
 8013a9c:	f103 3bff 	add.w	fp, r3, #4294967295
 8013aa0:	db26      	blt.n	8013af0 <__kernel_rem_pio2f+0x70>
 8013aa2:	f1b8 0203 	subs.w	r2, r8, #3
 8013aa6:	bf48      	it	mi
 8013aa8:	f108 0204 	addmi.w	r2, r8, #4
 8013aac:	10d2      	asrs	r2, r2, #3
 8013aae:	1c55      	adds	r5, r2, #1
 8013ab0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8013ab2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8013d78 <__kernel_rem_pio2f+0x2f8>
 8013ab6:	00e8      	lsls	r0, r5, #3
 8013ab8:	eba2 060b 	sub.w	r6, r2, fp
 8013abc:	9002      	str	r0, [sp, #8]
 8013abe:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8013ac2:	eb0a 0c0b 	add.w	ip, sl, fp
 8013ac6:	ac1c      	add	r4, sp, #112	@ 0x70
 8013ac8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8013acc:	2000      	movs	r0, #0
 8013ace:	4560      	cmp	r0, ip
 8013ad0:	dd10      	ble.n	8013af4 <__kernel_rem_pio2f+0x74>
 8013ad2:	a91c      	add	r1, sp, #112	@ 0x70
 8013ad4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8013ad8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8013adc:	2600      	movs	r6, #0
 8013ade:	4556      	cmp	r6, sl
 8013ae0:	dc24      	bgt.n	8013b2c <__kernel_rem_pio2f+0xac>
 8013ae2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8013ae6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8013d78 <__kernel_rem_pio2f+0x2f8>
 8013aea:	4684      	mov	ip, r0
 8013aec:	2400      	movs	r4, #0
 8013aee:	e016      	b.n	8013b1e <__kernel_rem_pio2f+0x9e>
 8013af0:	2200      	movs	r2, #0
 8013af2:	e7dc      	b.n	8013aae <__kernel_rem_pio2f+0x2e>
 8013af4:	42c6      	cmn	r6, r0
 8013af6:	bf5d      	ittte	pl
 8013af8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8013afc:	ee07 1a90 	vmovpl	s15, r1
 8013b00:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8013b04:	eef0 7a47 	vmovmi.f32	s15, s14
 8013b08:	ece4 7a01 	vstmia	r4!, {s15}
 8013b0c:	3001      	adds	r0, #1
 8013b0e:	e7de      	b.n	8013ace <__kernel_rem_pio2f+0x4e>
 8013b10:	ecfe 6a01 	vldmia	lr!, {s13}
 8013b14:	ed3c 7a01 	vldmdb	ip!, {s14}
 8013b18:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013b1c:	3401      	adds	r4, #1
 8013b1e:	455c      	cmp	r4, fp
 8013b20:	ddf6      	ble.n	8013b10 <__kernel_rem_pio2f+0x90>
 8013b22:	ece9 7a01 	vstmia	r9!, {s15}
 8013b26:	3601      	adds	r6, #1
 8013b28:	3004      	adds	r0, #4
 8013b2a:	e7d8      	b.n	8013ade <__kernel_rem_pio2f+0x5e>
 8013b2c:	a908      	add	r1, sp, #32
 8013b2e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013b32:	9104      	str	r1, [sp, #16]
 8013b34:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8013b36:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8013d74 <__kernel_rem_pio2f+0x2f4>
 8013b3a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8013d70 <__kernel_rem_pio2f+0x2f0>
 8013b3e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8013b42:	9203      	str	r2, [sp, #12]
 8013b44:	4654      	mov	r4, sl
 8013b46:	00a2      	lsls	r2, r4, #2
 8013b48:	9205      	str	r2, [sp, #20]
 8013b4a:	aa58      	add	r2, sp, #352	@ 0x160
 8013b4c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8013b50:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8013b54:	a944      	add	r1, sp, #272	@ 0x110
 8013b56:	aa08      	add	r2, sp, #32
 8013b58:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8013b5c:	4694      	mov	ip, r2
 8013b5e:	4626      	mov	r6, r4
 8013b60:	2e00      	cmp	r6, #0
 8013b62:	dc4c      	bgt.n	8013bfe <__kernel_rem_pio2f+0x17e>
 8013b64:	4628      	mov	r0, r5
 8013b66:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013b6a:	f000 f9f1 	bl	8013f50 <scalbnf>
 8013b6e:	eeb0 8a40 	vmov.f32	s16, s0
 8013b72:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8013b76:	ee28 0a00 	vmul.f32	s0, s16, s0
 8013b7a:	f000 fa4f 	bl	801401c <floorf>
 8013b7e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8013b82:	eea0 8a67 	vfms.f32	s16, s0, s15
 8013b86:	2d00      	cmp	r5, #0
 8013b88:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013b8c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8013b90:	ee17 9a90 	vmov	r9, s15
 8013b94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013b98:	ee38 8a67 	vsub.f32	s16, s16, s15
 8013b9c:	dd41      	ble.n	8013c22 <__kernel_rem_pio2f+0x1a2>
 8013b9e:	f104 3cff 	add.w	ip, r4, #4294967295
 8013ba2:	a908      	add	r1, sp, #32
 8013ba4:	f1c5 0e08 	rsb	lr, r5, #8
 8013ba8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8013bac:	fa46 f00e 	asr.w	r0, r6, lr
 8013bb0:	4481      	add	r9, r0
 8013bb2:	fa00 f00e 	lsl.w	r0, r0, lr
 8013bb6:	1a36      	subs	r6, r6, r0
 8013bb8:	f1c5 0007 	rsb	r0, r5, #7
 8013bbc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8013bc0:	4106      	asrs	r6, r0
 8013bc2:	2e00      	cmp	r6, #0
 8013bc4:	dd3c      	ble.n	8013c40 <__kernel_rem_pio2f+0x1c0>
 8013bc6:	f04f 0e00 	mov.w	lr, #0
 8013bca:	f109 0901 	add.w	r9, r9, #1
 8013bce:	4670      	mov	r0, lr
 8013bd0:	4574      	cmp	r4, lr
 8013bd2:	dc68      	bgt.n	8013ca6 <__kernel_rem_pio2f+0x226>
 8013bd4:	2d00      	cmp	r5, #0
 8013bd6:	dd03      	ble.n	8013be0 <__kernel_rem_pio2f+0x160>
 8013bd8:	2d01      	cmp	r5, #1
 8013bda:	d074      	beq.n	8013cc6 <__kernel_rem_pio2f+0x246>
 8013bdc:	2d02      	cmp	r5, #2
 8013bde:	d07d      	beq.n	8013cdc <__kernel_rem_pio2f+0x25c>
 8013be0:	2e02      	cmp	r6, #2
 8013be2:	d12d      	bne.n	8013c40 <__kernel_rem_pio2f+0x1c0>
 8013be4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013be8:	ee30 8a48 	vsub.f32	s16, s0, s16
 8013bec:	b340      	cbz	r0, 8013c40 <__kernel_rem_pio2f+0x1c0>
 8013bee:	4628      	mov	r0, r5
 8013bf0:	9306      	str	r3, [sp, #24]
 8013bf2:	f000 f9ad 	bl	8013f50 <scalbnf>
 8013bf6:	9b06      	ldr	r3, [sp, #24]
 8013bf8:	ee38 8a40 	vsub.f32	s16, s16, s0
 8013bfc:	e020      	b.n	8013c40 <__kernel_rem_pio2f+0x1c0>
 8013bfe:	ee60 7a28 	vmul.f32	s15, s0, s17
 8013c02:	3e01      	subs	r6, #1
 8013c04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013c08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013c0c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8013c10:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013c14:	ecac 0a01 	vstmia	ip!, {s0}
 8013c18:	ed30 0a01 	vldmdb	r0!, {s0}
 8013c1c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8013c20:	e79e      	b.n	8013b60 <__kernel_rem_pio2f+0xe0>
 8013c22:	d105      	bne.n	8013c30 <__kernel_rem_pio2f+0x1b0>
 8013c24:	1e60      	subs	r0, r4, #1
 8013c26:	a908      	add	r1, sp, #32
 8013c28:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8013c2c:	11f6      	asrs	r6, r6, #7
 8013c2e:	e7c8      	b.n	8013bc2 <__kernel_rem_pio2f+0x142>
 8013c30:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013c34:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c3c:	da31      	bge.n	8013ca2 <__kernel_rem_pio2f+0x222>
 8013c3e:	2600      	movs	r6, #0
 8013c40:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8013c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c48:	f040 8098 	bne.w	8013d7c <__kernel_rem_pio2f+0x2fc>
 8013c4c:	1e60      	subs	r0, r4, #1
 8013c4e:	2200      	movs	r2, #0
 8013c50:	4550      	cmp	r0, sl
 8013c52:	da4b      	bge.n	8013cec <__kernel_rem_pio2f+0x26c>
 8013c54:	2a00      	cmp	r2, #0
 8013c56:	d065      	beq.n	8013d24 <__kernel_rem_pio2f+0x2a4>
 8013c58:	3c01      	subs	r4, #1
 8013c5a:	ab08      	add	r3, sp, #32
 8013c5c:	3d08      	subs	r5, #8
 8013c5e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	d0f8      	beq.n	8013c58 <__kernel_rem_pio2f+0x1d8>
 8013c66:	4628      	mov	r0, r5
 8013c68:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013c6c:	f000 f970 	bl	8013f50 <scalbnf>
 8013c70:	1c63      	adds	r3, r4, #1
 8013c72:	aa44      	add	r2, sp, #272	@ 0x110
 8013c74:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8013d74 <__kernel_rem_pio2f+0x2f4>
 8013c78:	0099      	lsls	r1, r3, #2
 8013c7a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013c7e:	4623      	mov	r3, r4
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	f280 80a9 	bge.w	8013dd8 <__kernel_rem_pio2f+0x358>
 8013c86:	4623      	mov	r3, r4
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	f2c0 80c7 	blt.w	8013e1c <__kernel_rem_pio2f+0x39c>
 8013c8e:	aa44      	add	r2, sp, #272	@ 0x110
 8013c90:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8013c94:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8013d6c <__kernel_rem_pio2f+0x2ec>
 8013c98:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8013d78 <__kernel_rem_pio2f+0x2f8>
 8013c9c:	2000      	movs	r0, #0
 8013c9e:	1ae2      	subs	r2, r4, r3
 8013ca0:	e0b1      	b.n	8013e06 <__kernel_rem_pio2f+0x386>
 8013ca2:	2602      	movs	r6, #2
 8013ca4:	e78f      	b.n	8013bc6 <__kernel_rem_pio2f+0x146>
 8013ca6:	f852 1b04 	ldr.w	r1, [r2], #4
 8013caa:	b948      	cbnz	r0, 8013cc0 <__kernel_rem_pio2f+0x240>
 8013cac:	b121      	cbz	r1, 8013cb8 <__kernel_rem_pio2f+0x238>
 8013cae:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8013cb2:	f842 1c04 	str.w	r1, [r2, #-4]
 8013cb6:	2101      	movs	r1, #1
 8013cb8:	f10e 0e01 	add.w	lr, lr, #1
 8013cbc:	4608      	mov	r0, r1
 8013cbe:	e787      	b.n	8013bd0 <__kernel_rem_pio2f+0x150>
 8013cc0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8013cc4:	e7f5      	b.n	8013cb2 <__kernel_rem_pio2f+0x232>
 8013cc6:	f104 3cff 	add.w	ip, r4, #4294967295
 8013cca:	aa08      	add	r2, sp, #32
 8013ccc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8013cd0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8013cd4:	a908      	add	r1, sp, #32
 8013cd6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8013cda:	e781      	b.n	8013be0 <__kernel_rem_pio2f+0x160>
 8013cdc:	f104 3cff 	add.w	ip, r4, #4294967295
 8013ce0:	aa08      	add	r2, sp, #32
 8013ce2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8013ce6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8013cea:	e7f3      	b.n	8013cd4 <__kernel_rem_pio2f+0x254>
 8013cec:	a908      	add	r1, sp, #32
 8013cee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8013cf2:	3801      	subs	r0, #1
 8013cf4:	430a      	orrs	r2, r1
 8013cf6:	e7ab      	b.n	8013c50 <__kernel_rem_pio2f+0x1d0>
 8013cf8:	3201      	adds	r2, #1
 8013cfa:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8013cfe:	2e00      	cmp	r6, #0
 8013d00:	d0fa      	beq.n	8013cf8 <__kernel_rem_pio2f+0x278>
 8013d02:	9905      	ldr	r1, [sp, #20]
 8013d04:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8013d08:	eb0d 0001 	add.w	r0, sp, r1
 8013d0c:	18e6      	adds	r6, r4, r3
 8013d0e:	a91c      	add	r1, sp, #112	@ 0x70
 8013d10:	f104 0c01 	add.w	ip, r4, #1
 8013d14:	384c      	subs	r0, #76	@ 0x4c
 8013d16:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8013d1a:	4422      	add	r2, r4
 8013d1c:	4562      	cmp	r2, ip
 8013d1e:	da04      	bge.n	8013d2a <__kernel_rem_pio2f+0x2aa>
 8013d20:	4614      	mov	r4, r2
 8013d22:	e710      	b.n	8013b46 <__kernel_rem_pio2f+0xc6>
 8013d24:	9804      	ldr	r0, [sp, #16]
 8013d26:	2201      	movs	r2, #1
 8013d28:	e7e7      	b.n	8013cfa <__kernel_rem_pio2f+0x27a>
 8013d2a:	9903      	ldr	r1, [sp, #12]
 8013d2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8013d30:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8013d34:	9105      	str	r1, [sp, #20]
 8013d36:	ee07 1a90 	vmov	s15, r1
 8013d3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013d3e:	2400      	movs	r4, #0
 8013d40:	ece6 7a01 	vstmia	r6!, {s15}
 8013d44:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8013d78 <__kernel_rem_pio2f+0x2f8>
 8013d48:	46b1      	mov	r9, r6
 8013d4a:	455c      	cmp	r4, fp
 8013d4c:	dd04      	ble.n	8013d58 <__kernel_rem_pio2f+0x2d8>
 8013d4e:	ece0 7a01 	vstmia	r0!, {s15}
 8013d52:	f10c 0c01 	add.w	ip, ip, #1
 8013d56:	e7e1      	b.n	8013d1c <__kernel_rem_pio2f+0x29c>
 8013d58:	ecfe 6a01 	vldmia	lr!, {s13}
 8013d5c:	ed39 7a01 	vldmdb	r9!, {s14}
 8013d60:	3401      	adds	r4, #1
 8013d62:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013d66:	e7f0      	b.n	8013d4a <__kernel_rem_pio2f+0x2ca>
 8013d68:	080148bc 	.word	0x080148bc
 8013d6c:	08014890 	.word	0x08014890
 8013d70:	43800000 	.word	0x43800000
 8013d74:	3b800000 	.word	0x3b800000
 8013d78:	00000000 	.word	0x00000000
 8013d7c:	9b02      	ldr	r3, [sp, #8]
 8013d7e:	eeb0 0a48 	vmov.f32	s0, s16
 8013d82:	eba3 0008 	sub.w	r0, r3, r8
 8013d86:	f000 f8e3 	bl	8013f50 <scalbnf>
 8013d8a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8013d70 <__kernel_rem_pio2f+0x2f0>
 8013d8e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8013d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d96:	db19      	blt.n	8013dcc <__kernel_rem_pio2f+0x34c>
 8013d98:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8013d74 <__kernel_rem_pio2f+0x2f4>
 8013d9c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013da0:	aa08      	add	r2, sp, #32
 8013da2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013da6:	3508      	adds	r5, #8
 8013da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013dac:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8013db0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013db4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013db8:	ee10 3a10 	vmov	r3, s0
 8013dbc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8013dc0:	ee17 3a90 	vmov	r3, s15
 8013dc4:	3401      	adds	r4, #1
 8013dc6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8013dca:	e74c      	b.n	8013c66 <__kernel_rem_pio2f+0x1e6>
 8013dcc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013dd0:	aa08      	add	r2, sp, #32
 8013dd2:	ee10 3a10 	vmov	r3, s0
 8013dd6:	e7f6      	b.n	8013dc6 <__kernel_rem_pio2f+0x346>
 8013dd8:	a808      	add	r0, sp, #32
 8013dda:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8013dde:	9001      	str	r0, [sp, #4]
 8013de0:	ee07 0a90 	vmov	s15, r0
 8013de4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013de8:	3b01      	subs	r3, #1
 8013dea:	ee67 7a80 	vmul.f32	s15, s15, s0
 8013dee:	ee20 0a07 	vmul.f32	s0, s0, s14
 8013df2:	ed62 7a01 	vstmdb	r2!, {s15}
 8013df6:	e743      	b.n	8013c80 <__kernel_rem_pio2f+0x200>
 8013df8:	ecfc 6a01 	vldmia	ip!, {s13}
 8013dfc:	ecb5 7a01 	vldmia	r5!, {s14}
 8013e00:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013e04:	3001      	adds	r0, #1
 8013e06:	4550      	cmp	r0, sl
 8013e08:	dc01      	bgt.n	8013e0e <__kernel_rem_pio2f+0x38e>
 8013e0a:	4290      	cmp	r0, r2
 8013e0c:	ddf4      	ble.n	8013df8 <__kernel_rem_pio2f+0x378>
 8013e0e:	a858      	add	r0, sp, #352	@ 0x160
 8013e10:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8013e14:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8013e18:	3b01      	subs	r3, #1
 8013e1a:	e735      	b.n	8013c88 <__kernel_rem_pio2f+0x208>
 8013e1c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8013e1e:	2b02      	cmp	r3, #2
 8013e20:	dc09      	bgt.n	8013e36 <__kernel_rem_pio2f+0x3b6>
 8013e22:	2b00      	cmp	r3, #0
 8013e24:	dc27      	bgt.n	8013e76 <__kernel_rem_pio2f+0x3f6>
 8013e26:	d040      	beq.n	8013eaa <__kernel_rem_pio2f+0x42a>
 8013e28:	f009 0007 	and.w	r0, r9, #7
 8013e2c:	b059      	add	sp, #356	@ 0x164
 8013e2e:	ecbd 8b04 	vpop	{d8-d9}
 8013e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e36:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8013e38:	2b03      	cmp	r3, #3
 8013e3a:	d1f5      	bne.n	8013e28 <__kernel_rem_pio2f+0x3a8>
 8013e3c:	aa30      	add	r2, sp, #192	@ 0xc0
 8013e3e:	1f0b      	subs	r3, r1, #4
 8013e40:	4413      	add	r3, r2
 8013e42:	461a      	mov	r2, r3
 8013e44:	4620      	mov	r0, r4
 8013e46:	2800      	cmp	r0, #0
 8013e48:	dc50      	bgt.n	8013eec <__kernel_rem_pio2f+0x46c>
 8013e4a:	4622      	mov	r2, r4
 8013e4c:	2a01      	cmp	r2, #1
 8013e4e:	dc5d      	bgt.n	8013f0c <__kernel_rem_pio2f+0x48c>
 8013e50:	ab30      	add	r3, sp, #192	@ 0xc0
 8013e52:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8013d78 <__kernel_rem_pio2f+0x2f8>
 8013e56:	440b      	add	r3, r1
 8013e58:	2c01      	cmp	r4, #1
 8013e5a:	dc67      	bgt.n	8013f2c <__kernel_rem_pio2f+0x4ac>
 8013e5c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8013e60:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8013e64:	2e00      	cmp	r6, #0
 8013e66:	d167      	bne.n	8013f38 <__kernel_rem_pio2f+0x4b8>
 8013e68:	edc7 6a00 	vstr	s13, [r7]
 8013e6c:	ed87 7a01 	vstr	s14, [r7, #4]
 8013e70:	edc7 7a02 	vstr	s15, [r7, #8]
 8013e74:	e7d8      	b.n	8013e28 <__kernel_rem_pio2f+0x3a8>
 8013e76:	ab30      	add	r3, sp, #192	@ 0xc0
 8013e78:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8013d78 <__kernel_rem_pio2f+0x2f8>
 8013e7c:	440b      	add	r3, r1
 8013e7e:	4622      	mov	r2, r4
 8013e80:	2a00      	cmp	r2, #0
 8013e82:	da24      	bge.n	8013ece <__kernel_rem_pio2f+0x44e>
 8013e84:	b34e      	cbz	r6, 8013eda <__kernel_rem_pio2f+0x45a>
 8013e86:	eef1 7a47 	vneg.f32	s15, s14
 8013e8a:	edc7 7a00 	vstr	s15, [r7]
 8013e8e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8013e92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013e96:	aa31      	add	r2, sp, #196	@ 0xc4
 8013e98:	2301      	movs	r3, #1
 8013e9a:	429c      	cmp	r4, r3
 8013e9c:	da20      	bge.n	8013ee0 <__kernel_rem_pio2f+0x460>
 8013e9e:	b10e      	cbz	r6, 8013ea4 <__kernel_rem_pio2f+0x424>
 8013ea0:	eef1 7a67 	vneg.f32	s15, s15
 8013ea4:	edc7 7a01 	vstr	s15, [r7, #4]
 8013ea8:	e7be      	b.n	8013e28 <__kernel_rem_pio2f+0x3a8>
 8013eaa:	ab30      	add	r3, sp, #192	@ 0xc0
 8013eac:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8013d78 <__kernel_rem_pio2f+0x2f8>
 8013eb0:	440b      	add	r3, r1
 8013eb2:	2c00      	cmp	r4, #0
 8013eb4:	da05      	bge.n	8013ec2 <__kernel_rem_pio2f+0x442>
 8013eb6:	b10e      	cbz	r6, 8013ebc <__kernel_rem_pio2f+0x43c>
 8013eb8:	eef1 7a67 	vneg.f32	s15, s15
 8013ebc:	edc7 7a00 	vstr	s15, [r7]
 8013ec0:	e7b2      	b.n	8013e28 <__kernel_rem_pio2f+0x3a8>
 8013ec2:	ed33 7a01 	vldmdb	r3!, {s14}
 8013ec6:	3c01      	subs	r4, #1
 8013ec8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013ecc:	e7f1      	b.n	8013eb2 <__kernel_rem_pio2f+0x432>
 8013ece:	ed73 7a01 	vldmdb	r3!, {s15}
 8013ed2:	3a01      	subs	r2, #1
 8013ed4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013ed8:	e7d2      	b.n	8013e80 <__kernel_rem_pio2f+0x400>
 8013eda:	eef0 7a47 	vmov.f32	s15, s14
 8013ede:	e7d4      	b.n	8013e8a <__kernel_rem_pio2f+0x40a>
 8013ee0:	ecb2 7a01 	vldmia	r2!, {s14}
 8013ee4:	3301      	adds	r3, #1
 8013ee6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013eea:	e7d6      	b.n	8013e9a <__kernel_rem_pio2f+0x41a>
 8013eec:	ed72 7a01 	vldmdb	r2!, {s15}
 8013ef0:	edd2 6a01 	vldr	s13, [r2, #4]
 8013ef4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013ef8:	3801      	subs	r0, #1
 8013efa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013efe:	ed82 7a00 	vstr	s14, [r2]
 8013f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013f06:	edc2 7a01 	vstr	s15, [r2, #4]
 8013f0a:	e79c      	b.n	8013e46 <__kernel_rem_pio2f+0x3c6>
 8013f0c:	ed73 7a01 	vldmdb	r3!, {s15}
 8013f10:	edd3 6a01 	vldr	s13, [r3, #4]
 8013f14:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013f18:	3a01      	subs	r2, #1
 8013f1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013f1e:	ed83 7a00 	vstr	s14, [r3]
 8013f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013f26:	edc3 7a01 	vstr	s15, [r3, #4]
 8013f2a:	e78f      	b.n	8013e4c <__kernel_rem_pio2f+0x3cc>
 8013f2c:	ed33 7a01 	vldmdb	r3!, {s14}
 8013f30:	3c01      	subs	r4, #1
 8013f32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013f36:	e78f      	b.n	8013e58 <__kernel_rem_pio2f+0x3d8>
 8013f38:	eef1 6a66 	vneg.f32	s13, s13
 8013f3c:	eeb1 7a47 	vneg.f32	s14, s14
 8013f40:	edc7 6a00 	vstr	s13, [r7]
 8013f44:	ed87 7a01 	vstr	s14, [r7, #4]
 8013f48:	eef1 7a67 	vneg.f32	s15, s15
 8013f4c:	e790      	b.n	8013e70 <__kernel_rem_pio2f+0x3f0>
 8013f4e:	bf00      	nop

08013f50 <scalbnf>:
 8013f50:	ee10 3a10 	vmov	r3, s0
 8013f54:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8013f58:	d02b      	beq.n	8013fb2 <scalbnf+0x62>
 8013f5a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8013f5e:	d302      	bcc.n	8013f66 <scalbnf+0x16>
 8013f60:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013f64:	4770      	bx	lr
 8013f66:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8013f6a:	d123      	bne.n	8013fb4 <scalbnf+0x64>
 8013f6c:	4b24      	ldr	r3, [pc, #144]	@ (8014000 <scalbnf+0xb0>)
 8013f6e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8014004 <scalbnf+0xb4>
 8013f72:	4298      	cmp	r0, r3
 8013f74:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013f78:	db17      	blt.n	8013faa <scalbnf+0x5a>
 8013f7a:	ee10 3a10 	vmov	r3, s0
 8013f7e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013f82:	3a19      	subs	r2, #25
 8013f84:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8013f88:	4288      	cmp	r0, r1
 8013f8a:	dd15      	ble.n	8013fb8 <scalbnf+0x68>
 8013f8c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8014008 <scalbnf+0xb8>
 8013f90:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801400c <scalbnf+0xbc>
 8013f94:	ee10 3a10 	vmov	r3, s0
 8013f98:	eeb0 7a67 	vmov.f32	s14, s15
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	bfb8      	it	lt
 8013fa0:	eef0 7a66 	vmovlt.f32	s15, s13
 8013fa4:	ee27 0a87 	vmul.f32	s0, s15, s14
 8013fa8:	4770      	bx	lr
 8013faa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8014010 <scalbnf+0xc0>
 8013fae:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013fb2:	4770      	bx	lr
 8013fb4:	0dd2      	lsrs	r2, r2, #23
 8013fb6:	e7e5      	b.n	8013f84 <scalbnf+0x34>
 8013fb8:	4410      	add	r0, r2
 8013fba:	28fe      	cmp	r0, #254	@ 0xfe
 8013fbc:	dce6      	bgt.n	8013f8c <scalbnf+0x3c>
 8013fbe:	2800      	cmp	r0, #0
 8013fc0:	dd06      	ble.n	8013fd0 <scalbnf+0x80>
 8013fc2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8013fc6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8013fca:	ee00 3a10 	vmov	s0, r3
 8013fce:	4770      	bx	lr
 8013fd0:	f110 0f16 	cmn.w	r0, #22
 8013fd4:	da09      	bge.n	8013fea <scalbnf+0x9a>
 8013fd6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8014010 <scalbnf+0xc0>
 8013fda:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8014014 <scalbnf+0xc4>
 8013fde:	ee10 3a10 	vmov	r3, s0
 8013fe2:	eeb0 7a67 	vmov.f32	s14, s15
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	e7d9      	b.n	8013f9e <scalbnf+0x4e>
 8013fea:	3019      	adds	r0, #25
 8013fec:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8013ff0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8013ff4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8014018 <scalbnf+0xc8>
 8013ff8:	ee07 3a90 	vmov	s15, r3
 8013ffc:	e7d7      	b.n	8013fae <scalbnf+0x5e>
 8013ffe:	bf00      	nop
 8014000:	ffff3cb0 	.word	0xffff3cb0
 8014004:	4c000000 	.word	0x4c000000
 8014008:	7149f2ca 	.word	0x7149f2ca
 801400c:	f149f2ca 	.word	0xf149f2ca
 8014010:	0da24260 	.word	0x0da24260
 8014014:	8da24260 	.word	0x8da24260
 8014018:	33000000 	.word	0x33000000

0801401c <floorf>:
 801401c:	ee10 3a10 	vmov	r3, s0
 8014020:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014024:	3a7f      	subs	r2, #127	@ 0x7f
 8014026:	2a16      	cmp	r2, #22
 8014028:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801402c:	dc2b      	bgt.n	8014086 <floorf+0x6a>
 801402e:	2a00      	cmp	r2, #0
 8014030:	da12      	bge.n	8014058 <floorf+0x3c>
 8014032:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8014098 <floorf+0x7c>
 8014036:	ee30 0a27 	vadd.f32	s0, s0, s15
 801403a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801403e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014042:	dd06      	ble.n	8014052 <floorf+0x36>
 8014044:	2b00      	cmp	r3, #0
 8014046:	da24      	bge.n	8014092 <floorf+0x76>
 8014048:	2900      	cmp	r1, #0
 801404a:	4b14      	ldr	r3, [pc, #80]	@ (801409c <floorf+0x80>)
 801404c:	bf08      	it	eq
 801404e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8014052:	ee00 3a10 	vmov	s0, r3
 8014056:	4770      	bx	lr
 8014058:	4911      	ldr	r1, [pc, #68]	@ (80140a0 <floorf+0x84>)
 801405a:	4111      	asrs	r1, r2
 801405c:	420b      	tst	r3, r1
 801405e:	d0fa      	beq.n	8014056 <floorf+0x3a>
 8014060:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8014098 <floorf+0x7c>
 8014064:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014068:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801406c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014070:	ddef      	ble.n	8014052 <floorf+0x36>
 8014072:	2b00      	cmp	r3, #0
 8014074:	bfbe      	ittt	lt
 8014076:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 801407a:	fa40 f202 	asrlt.w	r2, r0, r2
 801407e:	189b      	addlt	r3, r3, r2
 8014080:	ea23 0301 	bic.w	r3, r3, r1
 8014084:	e7e5      	b.n	8014052 <floorf+0x36>
 8014086:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801408a:	d3e4      	bcc.n	8014056 <floorf+0x3a>
 801408c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014090:	4770      	bx	lr
 8014092:	2300      	movs	r3, #0
 8014094:	e7dd      	b.n	8014052 <floorf+0x36>
 8014096:	bf00      	nop
 8014098:	7149f2ca 	.word	0x7149f2ca
 801409c:	bf800000 	.word	0xbf800000
 80140a0:	007fffff 	.word	0x007fffff

080140a4 <_init>:
 80140a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140a6:	bf00      	nop
 80140a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140aa:	bc08      	pop	{r3}
 80140ac:	469e      	mov	lr, r3
 80140ae:	4770      	bx	lr

080140b0 <_fini>:
 80140b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140b2:	bf00      	nop
 80140b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140b6:	bc08      	pop	{r3}
 80140b8:	469e      	mov	lr, r3
 80140ba:	4770      	bx	lr
