
13-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000023d8  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000478  20400000  004023d8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000180  20400478  00402850  00020478  2**2
                  ALLOC
  3 .stack        00002000  204005f8  004029d0  00020478  2**0
                  ALLOC
  4 .heap         00000200  204025f8  004049d0  00020478  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020478  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000204a6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000b343  00000000  00000000  000204ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000178c  00000000  00000000  0002b842  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000069fc  00000000  00000000  0002cfce  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b10  00000000  00000000  000339ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ac8  00000000  00000000  000344da  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001d4fa  00000000  00000000  00034fa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009783  00000000  00000000  0005249c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008ac94  00000000  00000000  0005bc1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003104  00000000  00000000  000e68b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	204025f8 	.word	0x204025f8
  400004:	00401825 	.word	0x00401825
  400008:	004018d5 	.word	0x004018d5
  40000c:	004018d5 	.word	0x004018d5
  400010:	004018d5 	.word	0x004018d5
  400014:	004018d5 	.word	0x004018d5
  400018:	004018d5 	.word	0x004018d5
	...
  40002c:	004018d5 	.word	0x004018d5
  400030:	004018d5 	.word	0x004018d5
  400034:	00000000 	.word	0x00000000
  400038:	004018d5 	.word	0x004018d5
  40003c:	004018d5 	.word	0x004018d5
  400040:	004018d5 	.word	0x004018d5
  400044:	004018d5 	.word	0x004018d5
  400048:	004018d5 	.word	0x004018d5
  40004c:	004018d5 	.word	0x004018d5
  400050:	004018d5 	.word	0x004018d5
  400054:	004018d5 	.word	0x004018d5
  400058:	004018d5 	.word	0x004018d5
  40005c:	004018d5 	.word	0x004018d5
  400060:	004018d5 	.word	0x004018d5
  400064:	00000000 	.word	0x00000000
  400068:	00400f0d 	.word	0x00400f0d
  40006c:	00400f25 	.word	0x00400f25
  400070:	00400f3d 	.word	0x00400f3d
  400074:	004018d5 	.word	0x004018d5
  400078:	00401ee9 	.word	0x00401ee9
  40007c:	004018d5 	.word	0x004018d5
  400080:	00400f55 	.word	0x00400f55
  400084:	00400f6d 	.word	0x00400f6d
  400088:	004018d5 	.word	0x004018d5
  40008c:	004018d5 	.word	0x004018d5
  400090:	004018d5 	.word	0x004018d5
  400094:	004018d5 	.word	0x004018d5
  400098:	004018d5 	.word	0x004018d5
  40009c:	004018d5 	.word	0x004018d5
  4000a0:	004018d5 	.word	0x004018d5
  4000a4:	004018d5 	.word	0x004018d5
  4000a8:	004018d5 	.word	0x004018d5
  4000ac:	004018d5 	.word	0x004018d5
  4000b0:	004018d5 	.word	0x004018d5
  4000b4:	004018d5 	.word	0x004018d5
  4000b8:	004018d5 	.word	0x004018d5
  4000bc:	004018d5 	.word	0x004018d5
  4000c0:	004018d5 	.word	0x004018d5
  4000c4:	004018d5 	.word	0x004018d5
  4000c8:	004018d5 	.word	0x004018d5
  4000cc:	004018d5 	.word	0x004018d5
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004018d5 	.word	0x004018d5
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004018d5 	.word	0x004018d5
  4000e0:	004018d5 	.word	0x004018d5
  4000e4:	004018d5 	.word	0x004018d5
  4000e8:	004018d5 	.word	0x004018d5
  4000ec:	004018d5 	.word	0x004018d5
  4000f0:	004018d5 	.word	0x004018d5
  4000f4:	004018d5 	.word	0x004018d5
  4000f8:	004018d5 	.word	0x004018d5
  4000fc:	004018d5 	.word	0x004018d5
  400100:	004018d5 	.word	0x004018d5
  400104:	004018d5 	.word	0x004018d5
  400108:	004018d5 	.word	0x004018d5
  40010c:	004018d5 	.word	0x004018d5
  400110:	004018d5 	.word	0x004018d5
	...
  400120:	004018d5 	.word	0x004018d5
  400124:	004018d5 	.word	0x004018d5
  400128:	00401f2d 	.word	0x00401f2d
  40012c:	004018d5 	.word	0x004018d5
  400130:	004018d5 	.word	0x004018d5
  400134:	00000000 	.word	0x00000000
  400138:	004018d5 	.word	0x004018d5
  40013c:	004018d5 	.word	0x004018d5

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400478 	.word	0x20400478
  40015c:	00000000 	.word	0x00000000
  400160:	004023d8 	.word	0x004023d8

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	2040047c 	.word	0x2040047c
  400190:	004023d8 	.word	0x004023d8
  400194:	004023d8 	.word	0x004023d8
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00401085 	.word	0x00401085
  40021c:	004010f1 	.word	0x004010f1
  400220:	00401161 	.word	0x00401161

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	004010bd 	.word	0x004010bd
  400290:	004011d9 	.word	0x004011d9

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	004011f5 	.word	0x004011f5
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00401211 	.word	0x00401211
  400408:	0040122d 	.word	0x0040122d

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	00401a49 	.word	0x00401a49
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400f85 	.word	0x00400f85
  40050c:	00401001 	.word	0x00401001
  400510:	004018dd 	.word	0x004018dd
  400514:	00400489 	.word	0x00400489

00400518 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  400518:	b480      	push	{r7}
  40051a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40051c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400520:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400524:	4b09      	ldr	r3, [pc, #36]	; (40054c <SCB_EnableICache+0x34>)
  400526:	2200      	movs	r2, #0
  400528:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40052c:	4a07      	ldr	r2, [pc, #28]	; (40054c <SCB_EnableICache+0x34>)
  40052e:	4b07      	ldr	r3, [pc, #28]	; (40054c <SCB_EnableICache+0x34>)
  400530:	695b      	ldr	r3, [r3, #20]
  400532:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400536:	6153      	str	r3, [r2, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400538:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40053c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400540:	bf00      	nop
  400542:	46bd      	mov	sp, r7
  400544:	f85d 7b04 	ldr.w	r7, [sp], #4
  400548:	4770      	bx	lr
  40054a:	bf00      	nop
  40054c:	e000ed00 	.word	0xe000ed00

00400550 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400550:	b480      	push	{r7}
  400552:	b08b      	sub	sp, #44	; 0x2c
  400554:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400556:	4b26      	ldr	r3, [pc, #152]	; (4005f0 <SCB_EnableDCache+0xa0>)
  400558:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40055c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40055e:	69fb      	ldr	r3, [r7, #28]
  400560:	0b5b      	lsrs	r3, r3, #13
  400562:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400566:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400568:	69fb      	ldr	r3, [r7, #28]
  40056a:	f003 0307 	and.w	r3, r3, #7
  40056e:	3304      	adds	r3, #4
  400570:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400572:	69fb      	ldr	r3, [r7, #28]
  400574:	08db      	lsrs	r3, r3, #3
  400576:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40057a:	617b      	str	r3, [r7, #20]
  40057c:	697b      	ldr	r3, [r7, #20]
  40057e:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400580:	68fb      	ldr	r3, [r7, #12]
  400582:	fab3 f383 	clz	r3, r3
  400586:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400588:	687b      	ldr	r3, [r7, #4]
  40058a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40058c:	f003 031f 	and.w	r3, r3, #31
  400590:	613b      	str	r3, [r7, #16]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400592:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400596:	697b      	ldr	r3, [r7, #20]
  400598:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40059a:	6a3a      	ldr	r2, [r7, #32]
  40059c:	693b      	ldr	r3, [r7, #16]
  40059e:	fa02 f303 	lsl.w	r3, r2, r3
  4005a2:	4619      	mov	r1, r3
  4005a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4005a6:	69bb      	ldr	r3, [r7, #24]
  4005a8:	fa02 f303 	lsl.w	r3, r2, r3
  4005ac:	430b      	orrs	r3, r1
  4005ae:	60bb      	str	r3, [r7, #8]
              SCB->DCISW = sw;
  4005b0:	4a0f      	ldr	r2, [pc, #60]	; (4005f0 <SCB_EnableDCache+0xa0>)
  4005b2:	68bb      	ldr	r3, [r7, #8]
  4005b4:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  4005b8:	6a3b      	ldr	r3, [r7, #32]
  4005ba:	1e5a      	subs	r2, r3, #1
  4005bc:	623a      	str	r2, [r7, #32]
  4005be:	2b00      	cmp	r3, #0
  4005c0:	d1eb      	bne.n	40059a <SCB_EnableDCache+0x4a>
        } while(sets--);
  4005c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4005c4:	1e5a      	subs	r2, r3, #1
  4005c6:	627a      	str	r2, [r7, #36]	; 0x24
  4005c8:	2b00      	cmp	r3, #0
  4005ca:	d1e4      	bne.n	400596 <SCB_EnableDCache+0x46>
  4005cc:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4005d0:	4a07      	ldr	r2, [pc, #28]	; (4005f0 <SCB_EnableDCache+0xa0>)
  4005d2:	4b07      	ldr	r3, [pc, #28]	; (4005f0 <SCB_EnableDCache+0xa0>)
  4005d4:	695b      	ldr	r3, [r3, #20]
  4005d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4005da:	6153      	str	r3, [r2, #20]
  4005dc:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4005e0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4005e4:	bf00      	nop
  4005e6:	372c      	adds	r7, #44	; 0x2c
  4005e8:	46bd      	mov	sp, r7
  4005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005ee:	4770      	bx	lr
  4005f0:	e000ed00 	.word	0xe000ed00

004005f4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4005f4:	b580      	push	{r7, lr}
  4005f6:	b082      	sub	sp, #8
  4005f8:	af00      	add	r7, sp, #0
  4005fa:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4005fc:	6878      	ldr	r0, [r7, #4]
  4005fe:	4b03      	ldr	r3, [pc, #12]	; (40060c <sysclk_enable_peripheral_clock+0x18>)
  400600:	4798      	blx	r3
}
  400602:	bf00      	nop
  400604:	3708      	adds	r7, #8
  400606:	46bd      	mov	sp, r7
  400608:	bd80      	pop	{r7, pc}
  40060a:	bf00      	nop
  40060c:	00401249 	.word	0x00401249

00400610 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400610:	b580      	push	{r7, lr}
  400612:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400614:	200a      	movs	r0, #10
  400616:	4b08      	ldr	r3, [pc, #32]	; (400638 <ioport_init+0x28>)
  400618:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40061a:	200b      	movs	r0, #11
  40061c:	4b06      	ldr	r3, [pc, #24]	; (400638 <ioport_init+0x28>)
  40061e:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400620:	200c      	movs	r0, #12
  400622:	4b05      	ldr	r3, [pc, #20]	; (400638 <ioport_init+0x28>)
  400624:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400626:	2010      	movs	r0, #16
  400628:	4b03      	ldr	r3, [pc, #12]	; (400638 <ioport_init+0x28>)
  40062a:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  40062c:	2011      	movs	r0, #17
  40062e:	4b02      	ldr	r3, [pc, #8]	; (400638 <ioport_init+0x28>)
  400630:	4798      	blx	r3
	arch_ioport_init();
}
  400632:	bf00      	nop
  400634:	bd80      	pop	{r7, pc}
  400636:	bf00      	nop
  400638:	004005f5 	.word	0x004005f5

0040063c <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  40063c:	b480      	push	{r7}
  40063e:	b089      	sub	sp, #36	; 0x24
  400640:	af00      	add	r7, sp, #0
  400642:	6078      	str	r0, [r7, #4]
  400644:	687b      	ldr	r3, [r7, #4]
  400646:	61fb      	str	r3, [r7, #28]
  400648:	69fb      	ldr	r3, [r7, #28]
  40064a:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40064c:	69bb      	ldr	r3, [r7, #24]
  40064e:	095a      	lsrs	r2, r3, #5
  400650:	69fb      	ldr	r3, [r7, #28]
  400652:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400654:	697b      	ldr	r3, [r7, #20]
  400656:	f003 031f 	and.w	r3, r3, #31
  40065a:	2101      	movs	r1, #1
  40065c:	fa01 f303 	lsl.w	r3, r1, r3
  400660:	613a      	str	r2, [r7, #16]
  400662:	60fb      	str	r3, [r7, #12]
  400664:	693b      	ldr	r3, [r7, #16]
  400666:	60bb      	str	r3, [r7, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400668:	68ba      	ldr	r2, [r7, #8]
  40066a:	4b06      	ldr	r3, [pc, #24]	; (400684 <ioport_disable_pin+0x48>)
  40066c:	4413      	add	r3, r2
  40066e:	025b      	lsls	r3, r3, #9
  400670:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400676:	bf00      	nop
  400678:	3724      	adds	r7, #36	; 0x24
  40067a:	46bd      	mov	sp, r7
  40067c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400680:	4770      	bx	lr
  400682:	bf00      	nop
  400684:	00200707 	.word	0x00200707

00400688 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400688:	b480      	push	{r7}
  40068a:	b08d      	sub	sp, #52	; 0x34
  40068c:	af00      	add	r7, sp, #0
  40068e:	6078      	str	r0, [r7, #4]
  400690:	6039      	str	r1, [r7, #0]
  400692:	687b      	ldr	r3, [r7, #4]
  400694:	62fb      	str	r3, [r7, #44]	; 0x2c
  400696:	683b      	ldr	r3, [r7, #0]
  400698:	62bb      	str	r3, [r7, #40]	; 0x28
  40069a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40069c:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40069e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4006a0:	095a      	lsrs	r2, r3, #5
  4006a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4006a4:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4006a6:	6a3b      	ldr	r3, [r7, #32]
  4006a8:	f003 031f 	and.w	r3, r3, #31
  4006ac:	2101      	movs	r1, #1
  4006ae:	fa01 f303 	lsl.w	r3, r1, r3
  4006b2:	61fa      	str	r2, [r7, #28]
  4006b4:	61bb      	str	r3, [r7, #24]
  4006b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4006b8:	617b      	str	r3, [r7, #20]
  4006ba:	69fb      	ldr	r3, [r7, #28]
  4006bc:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4006be:	693a      	ldr	r2, [r7, #16]
  4006c0:	4b37      	ldr	r3, [pc, #220]	; (4007a0 <ioport_set_pin_mode+0x118>)
  4006c2:	4413      	add	r3, r2
  4006c4:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4006c6:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4006c8:	697b      	ldr	r3, [r7, #20]
  4006ca:	f003 0308 	and.w	r3, r3, #8
  4006ce:	2b00      	cmp	r3, #0
  4006d0:	d003      	beq.n	4006da <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	69ba      	ldr	r2, [r7, #24]
  4006d6:	665a      	str	r2, [r3, #100]	; 0x64
  4006d8:	e002      	b.n	4006e0 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4006da:	68fb      	ldr	r3, [r7, #12]
  4006dc:	69ba      	ldr	r2, [r7, #24]
  4006de:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4006e0:	697b      	ldr	r3, [r7, #20]
  4006e2:	f003 0310 	and.w	r3, r3, #16
  4006e6:	2b00      	cmp	r3, #0
  4006e8:	d004      	beq.n	4006f4 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4006ea:	68fb      	ldr	r3, [r7, #12]
  4006ec:	69ba      	ldr	r2, [r7, #24]
  4006ee:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4006f2:	e003      	b.n	4006fc <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4006f4:	68fb      	ldr	r3, [r7, #12]
  4006f6:	69ba      	ldr	r2, [r7, #24]
  4006f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4006fc:	697b      	ldr	r3, [r7, #20]
  4006fe:	f003 0320 	and.w	r3, r3, #32
  400702:	2b00      	cmp	r3, #0
  400704:	d003      	beq.n	40070e <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400706:	68fb      	ldr	r3, [r7, #12]
  400708:	69ba      	ldr	r2, [r7, #24]
  40070a:	651a      	str	r2, [r3, #80]	; 0x50
  40070c:	e002      	b.n	400714 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  40070e:	68fb      	ldr	r3, [r7, #12]
  400710:	69ba      	ldr	r2, [r7, #24]
  400712:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400714:	697b      	ldr	r3, [r7, #20]
  400716:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  40071a:	2b00      	cmp	r3, #0
  40071c:	d003      	beq.n	400726 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  40071e:	68fb      	ldr	r3, [r7, #12]
  400720:	69ba      	ldr	r2, [r7, #24]
  400722:	621a      	str	r2, [r3, #32]
  400724:	e002      	b.n	40072c <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	69ba      	ldr	r2, [r7, #24]
  40072a:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  40072c:	697b      	ldr	r3, [r7, #20]
  40072e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400732:	2b00      	cmp	r3, #0
  400734:	d004      	beq.n	400740 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400736:	68fb      	ldr	r3, [r7, #12]
  400738:	69ba      	ldr	r2, [r7, #24]
  40073a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40073e:	e003      	b.n	400748 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400740:	68fb      	ldr	r3, [r7, #12]
  400742:	69ba      	ldr	r2, [r7, #24]
  400744:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400748:	697b      	ldr	r3, [r7, #20]
  40074a:	f003 0301 	and.w	r3, r3, #1
  40074e:	2b00      	cmp	r3, #0
  400750:	d006      	beq.n	400760 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400752:	68fb      	ldr	r3, [r7, #12]
  400754:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400756:	69bb      	ldr	r3, [r7, #24]
  400758:	431a      	orrs	r2, r3
  40075a:	68fb      	ldr	r3, [r7, #12]
  40075c:	671a      	str	r2, [r3, #112]	; 0x70
  40075e:	e006      	b.n	40076e <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400760:	68fb      	ldr	r3, [r7, #12]
  400762:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400764:	69bb      	ldr	r3, [r7, #24]
  400766:	43db      	mvns	r3, r3
  400768:	401a      	ands	r2, r3
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40076e:	697b      	ldr	r3, [r7, #20]
  400770:	f003 0302 	and.w	r3, r3, #2
  400774:	2b00      	cmp	r3, #0
  400776:	d006      	beq.n	400786 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400778:	68fb      	ldr	r3, [r7, #12]
  40077a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40077c:	69bb      	ldr	r3, [r7, #24]
  40077e:	431a      	orrs	r2, r3
  400780:	68fb      	ldr	r3, [r7, #12]
  400782:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400784:	e006      	b.n	400794 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400786:	68fb      	ldr	r3, [r7, #12]
  400788:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40078a:	69bb      	ldr	r3, [r7, #24]
  40078c:	43db      	mvns	r3, r3
  40078e:	401a      	ands	r2, r3
  400790:	68fb      	ldr	r3, [r7, #12]
  400792:	675a      	str	r2, [r3, #116]	; 0x74
  400794:	bf00      	nop
  400796:	3734      	adds	r7, #52	; 0x34
  400798:	46bd      	mov	sp, r7
  40079a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40079e:	4770      	bx	lr
  4007a0:	00200707 	.word	0x00200707

004007a4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4007a4:	b480      	push	{r7}
  4007a6:	b08d      	sub	sp, #52	; 0x34
  4007a8:	af00      	add	r7, sp, #0
  4007aa:	6078      	str	r0, [r7, #4]
  4007ac:	460b      	mov	r3, r1
  4007ae:	70fb      	strb	r3, [r7, #3]
  4007b0:	687b      	ldr	r3, [r7, #4]
  4007b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  4007b4:	78fb      	ldrb	r3, [r7, #3]
  4007b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4007ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007bc:	627b      	str	r3, [r7, #36]	; 0x24
  4007be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007c0:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4007c2:	6a3b      	ldr	r3, [r7, #32]
  4007c4:	095b      	lsrs	r3, r3, #5
  4007c6:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007c8:	69fa      	ldr	r2, [r7, #28]
  4007ca:	4b17      	ldr	r3, [pc, #92]	; (400828 <ioport_set_pin_dir+0x84>)
  4007cc:	4413      	add	r3, r2
  4007ce:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4007d0:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4007d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4007d6:	2b01      	cmp	r3, #1
  4007d8:	d109      	bne.n	4007ee <ioport_set_pin_dir+0x4a>
  4007da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007dc:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4007de:	697b      	ldr	r3, [r7, #20]
  4007e0:	f003 031f 	and.w	r3, r3, #31
  4007e4:	2201      	movs	r2, #1
  4007e6:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007e8:	69bb      	ldr	r3, [r7, #24]
  4007ea:	611a      	str	r2, [r3, #16]
  4007ec:	e00c      	b.n	400808 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4007ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4007f2:	2b00      	cmp	r3, #0
  4007f4:	d108      	bne.n	400808 <ioport_set_pin_dir+0x64>
  4007f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007f8:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4007fa:	693b      	ldr	r3, [r7, #16]
  4007fc:	f003 031f 	and.w	r3, r3, #31
  400800:	2201      	movs	r2, #1
  400802:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400804:	69bb      	ldr	r3, [r7, #24]
  400806:	615a      	str	r2, [r3, #20]
  400808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40080a:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40080c:	68fb      	ldr	r3, [r7, #12]
  40080e:	f003 031f 	and.w	r3, r3, #31
  400812:	2201      	movs	r2, #1
  400814:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400816:	69bb      	ldr	r3, [r7, #24]
  400818:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  40081c:	bf00      	nop
  40081e:	3734      	adds	r7, #52	; 0x34
  400820:	46bd      	mov	sp, r7
  400822:	f85d 7b04 	ldr.w	r7, [sp], #4
  400826:	4770      	bx	lr
  400828:	00200707 	.word	0x00200707

0040082c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  40082c:	b480      	push	{r7}
  40082e:	b08b      	sub	sp, #44	; 0x2c
  400830:	af00      	add	r7, sp, #0
  400832:	6078      	str	r0, [r7, #4]
  400834:	460b      	mov	r3, r1
  400836:	70fb      	strb	r3, [r7, #3]
  400838:	687b      	ldr	r3, [r7, #4]
  40083a:	627b      	str	r3, [r7, #36]	; 0x24
  40083c:	78fb      	ldrb	r3, [r7, #3]
  40083e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400844:	61fb      	str	r3, [r7, #28]
  400846:	69fb      	ldr	r3, [r7, #28]
  400848:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40084a:	69bb      	ldr	r3, [r7, #24]
  40084c:	095b      	lsrs	r3, r3, #5
  40084e:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400850:	697a      	ldr	r2, [r7, #20]
  400852:	4b10      	ldr	r3, [pc, #64]	; (400894 <ioport_set_pin_level+0x68>)
  400854:	4413      	add	r3, r2
  400856:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400858:	613b      	str	r3, [r7, #16]

	if (level) {
  40085a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40085e:	2b00      	cmp	r3, #0
  400860:	d009      	beq.n	400876 <ioport_set_pin_level+0x4a>
  400862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400864:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400866:	68fb      	ldr	r3, [r7, #12]
  400868:	f003 031f 	and.w	r3, r3, #31
  40086c:	2201      	movs	r2, #1
  40086e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400870:	693b      	ldr	r3, [r7, #16]
  400872:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400874:	e008      	b.n	400888 <ioport_set_pin_level+0x5c>
  400876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400878:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40087a:	68bb      	ldr	r3, [r7, #8]
  40087c:	f003 031f 	and.w	r3, r3, #31
  400880:	2201      	movs	r2, #1
  400882:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400884:	693b      	ldr	r3, [r7, #16]
  400886:	635a      	str	r2, [r3, #52]	; 0x34
  400888:	bf00      	nop
  40088a:	372c      	adds	r7, #44	; 0x2c
  40088c:	46bd      	mov	sp, r7
  40088e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400892:	4770      	bx	lr
  400894:	00200707 	.word	0x00200707

00400898 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400898:	b480      	push	{r7}
  40089a:	b08d      	sub	sp, #52	; 0x34
  40089c:	af00      	add	r7, sp, #0
  40089e:	6078      	str	r0, [r7, #4]
  4008a0:	460b      	mov	r3, r1
  4008a2:	70fb      	strb	r3, [r7, #3]
  4008a4:	687b      	ldr	r3, [r7, #4]
  4008a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4008a8:	78fb      	ldrb	r3, [r7, #3]
  4008aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4008ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008b0:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4008b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4008b4:	095a      	lsrs	r2, r3, #5
  4008b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008b8:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4008ba:	6a3b      	ldr	r3, [r7, #32]
  4008bc:	f003 031f 	and.w	r3, r3, #31
  4008c0:	2101      	movs	r1, #1
  4008c2:	fa01 f303 	lsl.w	r3, r1, r3
  4008c6:	61fa      	str	r2, [r7, #28]
  4008c8:	61bb      	str	r3, [r7, #24]
  4008ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008ce:	75fb      	strb	r3, [r7, #23]
  4008d0:	69fb      	ldr	r3, [r7, #28]
  4008d2:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4008d4:	693a      	ldr	r2, [r7, #16]
  4008d6:	4b23      	ldr	r3, [pc, #140]	; (400964 <ioport_set_pin_sense_mode+0xcc>)
  4008d8:	4413      	add	r3, r2
  4008da:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4008dc:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4008de:	7dfb      	ldrb	r3, [r7, #23]
  4008e0:	3b01      	subs	r3, #1
  4008e2:	2b03      	cmp	r3, #3
  4008e4:	d82e      	bhi.n	400944 <ioport_set_pin_sense_mode+0xac>
  4008e6:	a201      	add	r2, pc, #4	; (adr r2, 4008ec <ioport_set_pin_sense_mode+0x54>)
  4008e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4008ec:	00400921 	.word	0x00400921
  4008f0:	00400933 	.word	0x00400933
  4008f4:	004008fd 	.word	0x004008fd
  4008f8:	0040090f 	.word	0x0040090f
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4008fc:	68fb      	ldr	r3, [r7, #12]
  4008fe:	69ba      	ldr	r2, [r7, #24]
  400900:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400904:	68fb      	ldr	r3, [r7, #12]
  400906:	69ba      	ldr	r2, [r7, #24]
  400908:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  40090c:	e01f      	b.n	40094e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  40090e:	68fb      	ldr	r3, [r7, #12]
  400910:	69ba      	ldr	r2, [r7, #24]
  400912:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400916:	68fb      	ldr	r3, [r7, #12]
  400918:	69ba      	ldr	r2, [r7, #24]
  40091a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40091e:	e016      	b.n	40094e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400920:	68fb      	ldr	r3, [r7, #12]
  400922:	69ba      	ldr	r2, [r7, #24]
  400924:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400928:	68fb      	ldr	r3, [r7, #12]
  40092a:	69ba      	ldr	r2, [r7, #24]
  40092c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400930:	e00d      	b.n	40094e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400932:	68fb      	ldr	r3, [r7, #12]
  400934:	69ba      	ldr	r2, [r7, #24]
  400936:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40093a:	68fb      	ldr	r3, [r7, #12]
  40093c:	69ba      	ldr	r2, [r7, #24]
  40093e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400942:	e004      	b.n	40094e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400944:	68fb      	ldr	r3, [r7, #12]
  400946:	69ba      	ldr	r2, [r7, #24]
  400948:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  40094c:	e003      	b.n	400956 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  40094e:	68fb      	ldr	r3, [r7, #12]
  400950:	69ba      	ldr	r2, [r7, #24]
  400952:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400956:	bf00      	nop
  400958:	3734      	adds	r7, #52	; 0x34
  40095a:	46bd      	mov	sp, r7
  40095c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400960:	4770      	bx	lr
  400962:	bf00      	nop
  400964:	00200707 	.word	0x00200707

00400968 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400968:	b480      	push	{r7}
  40096a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40096c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400970:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400974:	4a0c      	ldr	r2, [pc, #48]	; (4009a8 <tcm_disable+0x40>)
  400976:	4b0c      	ldr	r3, [pc, #48]	; (4009a8 <tcm_disable+0x40>)
  400978:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  40097c:	f023 0301 	bic.w	r3, r3, #1
  400980:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400984:	4a08      	ldr	r2, [pc, #32]	; (4009a8 <tcm_disable+0x40>)
  400986:	4b08      	ldr	r3, [pc, #32]	; (4009a8 <tcm_disable+0x40>)
  400988:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  40098c:	f023 0301 	bic.w	r3, r3, #1
  400990:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400994:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400998:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  40099c:	bf00      	nop
  40099e:	46bd      	mov	sp, r7
  4009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009a4:	4770      	bx	lr
  4009a6:	bf00      	nop
  4009a8:	e000ed00 	.word	0xe000ed00

004009ac <board_init>:
#endif

void board_init(void)
{
  4009ac:	b580      	push	{r7, lr}
  4009ae:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009b0:	4b1e      	ldr	r3, [pc, #120]	; (400a2c <board_init+0x80>)
  4009b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009b6:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  4009b8:	4b1d      	ldr	r3, [pc, #116]	; (400a30 <board_init+0x84>)
  4009ba:	4798      	blx	r3
	SCB_EnableDCache();
  4009bc:	4b1d      	ldr	r3, [pc, #116]	; (400a34 <board_init+0x88>)
  4009be:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009c0:	4b1d      	ldr	r3, [pc, #116]	; (400a38 <board_init+0x8c>)
  4009c2:	4a1e      	ldr	r2, [pc, #120]	; (400a3c <board_init+0x90>)
  4009c4:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009c6:	4b1c      	ldr	r3, [pc, #112]	; (400a38 <board_init+0x8c>)
  4009c8:	4a1d      	ldr	r2, [pc, #116]	; (400a40 <board_init+0x94>)
  4009ca:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  4009cc:	4b1d      	ldr	r3, [pc, #116]	; (400a44 <board_init+0x98>)
  4009ce:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  4009d0:	4b1d      	ldr	r3, [pc, #116]	; (400a48 <board_init+0x9c>)
  4009d2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  4009d4:	2101      	movs	r1, #1
  4009d6:	2048      	movs	r0, #72	; 0x48
  4009d8:	4b1c      	ldr	r3, [pc, #112]	; (400a4c <board_init+0xa0>)
  4009da:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4009dc:	2101      	movs	r1, #1
  4009de:	2048      	movs	r0, #72	; 0x48
  4009e0:	4b1b      	ldr	r3, [pc, #108]	; (400a50 <board_init+0xa4>)
  4009e2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4009e4:	2100      	movs	r1, #0
  4009e6:	200b      	movs	r0, #11
  4009e8:	4b18      	ldr	r3, [pc, #96]	; (400a4c <board_init+0xa0>)
  4009ea:	4798      	blx	r3
  4009ec:	2188      	movs	r1, #136	; 0x88
  4009ee:	200b      	movs	r0, #11
  4009f0:	4b18      	ldr	r3, [pc, #96]	; (400a54 <board_init+0xa8>)
  4009f2:	4798      	blx	r3
  4009f4:	2102      	movs	r1, #2
  4009f6:	200b      	movs	r0, #11
  4009f8:	4b17      	ldr	r3, [pc, #92]	; (400a58 <board_init+0xac>)
  4009fa:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  4009fc:	2100      	movs	r1, #0
  4009fe:	2015      	movs	r0, #21
  400a00:	4b14      	ldr	r3, [pc, #80]	; (400a54 <board_init+0xa8>)
  400a02:	4798      	blx	r3
  400a04:	2015      	movs	r0, #21
  400a06:	4b15      	ldr	r3, [pc, #84]	; (400a5c <board_init+0xb0>)
  400a08:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a0a:	4a15      	ldr	r2, [pc, #84]	; (400a60 <board_init+0xb4>)
  400a0c:	4b14      	ldr	r3, [pc, #80]	; (400a60 <board_init+0xb4>)
  400a0e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400a12:	f043 0310 	orr.w	r3, r3, #16
  400a16:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400a1a:	2103      	movs	r1, #3
  400a1c:	2024      	movs	r0, #36	; 0x24
  400a1e:	4b0d      	ldr	r3, [pc, #52]	; (400a54 <board_init+0xa8>)
  400a20:	4798      	blx	r3
  400a22:	2024      	movs	r0, #36	; 0x24
  400a24:	4b0d      	ldr	r3, [pc, #52]	; (400a5c <board_init+0xb0>)
  400a26:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400a28:	bf00      	nop
  400a2a:	bd80      	pop	{r7, pc}
  400a2c:	400e1850 	.word	0x400e1850
  400a30:	00400519 	.word	0x00400519
  400a34:	00400551 	.word	0x00400551
  400a38:	400e0c00 	.word	0x400e0c00
  400a3c:	5a00080c 	.word	0x5a00080c
  400a40:	5a00070c 	.word	0x5a00070c
  400a44:	00400969 	.word	0x00400969
  400a48:	00400611 	.word	0x00400611
  400a4c:	004007a5 	.word	0x004007a5
  400a50:	0040082d 	.word	0x0040082d
  400a54:	00400689 	.word	0x00400689
  400a58:	00400899 	.word	0x00400899
  400a5c:	0040063d 	.word	0x0040063d
  400a60:	40088000 	.word	0x40088000

00400a64 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400a64:	b480      	push	{r7}
  400a66:	b085      	sub	sp, #20
  400a68:	af00      	add	r7, sp, #0
  400a6a:	60f8      	str	r0, [r7, #12]
  400a6c:	60b9      	str	r1, [r7, #8]
  400a6e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400a70:	687b      	ldr	r3, [r7, #4]
  400a72:	2b00      	cmp	r3, #0
  400a74:	d003      	beq.n	400a7e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400a76:	68fb      	ldr	r3, [r7, #12]
  400a78:	68ba      	ldr	r2, [r7, #8]
  400a7a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400a7c:	e002      	b.n	400a84 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400a7e:	68fb      	ldr	r3, [r7, #12]
  400a80:	68ba      	ldr	r2, [r7, #8]
  400a82:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  400a84:	bf00      	nop
  400a86:	3714      	adds	r7, #20
  400a88:	46bd      	mov	sp, r7
  400a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a8e:	4770      	bx	lr

00400a90 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400a90:	b480      	push	{r7}
  400a92:	b083      	sub	sp, #12
  400a94:	af00      	add	r7, sp, #0
  400a96:	6078      	str	r0, [r7, #4]
  400a98:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400a9a:	687b      	ldr	r3, [r7, #4]
  400a9c:	683a      	ldr	r2, [r7, #0]
  400a9e:	631a      	str	r2, [r3, #48]	; 0x30
}
  400aa0:	bf00      	nop
  400aa2:	370c      	adds	r7, #12
  400aa4:	46bd      	mov	sp, r7
  400aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aaa:	4770      	bx	lr

00400aac <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400aac:	b480      	push	{r7}
  400aae:	b083      	sub	sp, #12
  400ab0:	af00      	add	r7, sp, #0
  400ab2:	6078      	str	r0, [r7, #4]
  400ab4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  400ab6:	687b      	ldr	r3, [r7, #4]
  400ab8:	683a      	ldr	r2, [r7, #0]
  400aba:	635a      	str	r2, [r3, #52]	; 0x34
}
  400abc:	bf00      	nop
  400abe:	370c      	adds	r7, #12
  400ac0:	46bd      	mov	sp, r7
  400ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ac6:	4770      	bx	lr

00400ac8 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400ac8:	b480      	push	{r7}
  400aca:	b087      	sub	sp, #28
  400acc:	af00      	add	r7, sp, #0
  400ace:	60f8      	str	r0, [r7, #12]
  400ad0:	60b9      	str	r1, [r7, #8]
  400ad2:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400ad4:	68fb      	ldr	r3, [r7, #12]
  400ad6:	687a      	ldr	r2, [r7, #4]
  400ad8:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400ada:	68bb      	ldr	r3, [r7, #8]
  400adc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400ae0:	d04a      	beq.n	400b78 <pio_set_peripheral+0xb0>
  400ae2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400ae6:	d808      	bhi.n	400afa <pio_set_peripheral+0x32>
  400ae8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400aec:	d016      	beq.n	400b1c <pio_set_peripheral+0x54>
  400aee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400af2:	d02c      	beq.n	400b4e <pio_set_peripheral+0x86>
  400af4:	2b00      	cmp	r3, #0
  400af6:	d069      	beq.n	400bcc <pio_set_peripheral+0x104>
  400af8:	e064      	b.n	400bc4 <pio_set_peripheral+0xfc>
  400afa:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400afe:	d065      	beq.n	400bcc <pio_set_peripheral+0x104>
  400b00:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400b04:	d803      	bhi.n	400b0e <pio_set_peripheral+0x46>
  400b06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400b0a:	d04a      	beq.n	400ba2 <pio_set_peripheral+0xda>
  400b0c:	e05a      	b.n	400bc4 <pio_set_peripheral+0xfc>
  400b0e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400b12:	d05b      	beq.n	400bcc <pio_set_peripheral+0x104>
  400b14:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400b18:	d058      	beq.n	400bcc <pio_set_peripheral+0x104>
  400b1a:	e053      	b.n	400bc4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b1c:	68fb      	ldr	r3, [r7, #12]
  400b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400b20:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b22:	68fb      	ldr	r3, [r7, #12]
  400b24:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b26:	687b      	ldr	r3, [r7, #4]
  400b28:	43d9      	mvns	r1, r3
  400b2a:	697b      	ldr	r3, [r7, #20]
  400b2c:	400b      	ands	r3, r1
  400b2e:	401a      	ands	r2, r3
  400b30:	68fb      	ldr	r3, [r7, #12]
  400b32:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b34:	68fb      	ldr	r3, [r7, #12]
  400b36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400b38:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b3a:	68fb      	ldr	r3, [r7, #12]
  400b3c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b3e:	687b      	ldr	r3, [r7, #4]
  400b40:	43d9      	mvns	r1, r3
  400b42:	697b      	ldr	r3, [r7, #20]
  400b44:	400b      	ands	r3, r1
  400b46:	401a      	ands	r2, r3
  400b48:	68fb      	ldr	r3, [r7, #12]
  400b4a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400b4c:	e03a      	b.n	400bc4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b4e:	68fb      	ldr	r3, [r7, #12]
  400b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400b52:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b54:	687a      	ldr	r2, [r7, #4]
  400b56:	697b      	ldr	r3, [r7, #20]
  400b58:	431a      	orrs	r2, r3
  400b5a:	68fb      	ldr	r3, [r7, #12]
  400b5c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b5e:	68fb      	ldr	r3, [r7, #12]
  400b60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400b62:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b64:	68fb      	ldr	r3, [r7, #12]
  400b66:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b68:	687b      	ldr	r3, [r7, #4]
  400b6a:	43d9      	mvns	r1, r3
  400b6c:	697b      	ldr	r3, [r7, #20]
  400b6e:	400b      	ands	r3, r1
  400b70:	401a      	ands	r2, r3
  400b72:	68fb      	ldr	r3, [r7, #12]
  400b74:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400b76:	e025      	b.n	400bc4 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b78:	68fb      	ldr	r3, [r7, #12]
  400b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400b7c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b7e:	68fb      	ldr	r3, [r7, #12]
  400b80:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b82:	687b      	ldr	r3, [r7, #4]
  400b84:	43d9      	mvns	r1, r3
  400b86:	697b      	ldr	r3, [r7, #20]
  400b88:	400b      	ands	r3, r1
  400b8a:	401a      	ands	r2, r3
  400b8c:	68fb      	ldr	r3, [r7, #12]
  400b8e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b90:	68fb      	ldr	r3, [r7, #12]
  400b92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400b94:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b96:	687a      	ldr	r2, [r7, #4]
  400b98:	697b      	ldr	r3, [r7, #20]
  400b9a:	431a      	orrs	r2, r3
  400b9c:	68fb      	ldr	r3, [r7, #12]
  400b9e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400ba0:	e010      	b.n	400bc4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ba2:	68fb      	ldr	r3, [r7, #12]
  400ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400ba6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ba8:	687a      	ldr	r2, [r7, #4]
  400baa:	697b      	ldr	r3, [r7, #20]
  400bac:	431a      	orrs	r2, r3
  400bae:	68fb      	ldr	r3, [r7, #12]
  400bb0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bb2:	68fb      	ldr	r3, [r7, #12]
  400bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400bb6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400bb8:	687a      	ldr	r2, [r7, #4]
  400bba:	697b      	ldr	r3, [r7, #20]
  400bbc:	431a      	orrs	r2, r3
  400bbe:	68fb      	ldr	r3, [r7, #12]
  400bc0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400bc2:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400bc4:	68fb      	ldr	r3, [r7, #12]
  400bc6:	687a      	ldr	r2, [r7, #4]
  400bc8:	605a      	str	r2, [r3, #4]
  400bca:	e000      	b.n	400bce <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400bcc:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  400bce:	371c      	adds	r7, #28
  400bd0:	46bd      	mov	sp, r7
  400bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bd6:	4770      	bx	lr

00400bd8 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400bd8:	b580      	push	{r7, lr}
  400bda:	b084      	sub	sp, #16
  400bdc:	af00      	add	r7, sp, #0
  400bde:	60f8      	str	r0, [r7, #12]
  400be0:	60b9      	str	r1, [r7, #8]
  400be2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400be4:	68b9      	ldr	r1, [r7, #8]
  400be6:	68f8      	ldr	r0, [r7, #12]
  400be8:	4b19      	ldr	r3, [pc, #100]	; (400c50 <pio_set_input+0x78>)
  400bea:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400bec:	687b      	ldr	r3, [r7, #4]
  400bee:	f003 0301 	and.w	r3, r3, #1
  400bf2:	461a      	mov	r2, r3
  400bf4:	68b9      	ldr	r1, [r7, #8]
  400bf6:	68f8      	ldr	r0, [r7, #12]
  400bf8:	4b16      	ldr	r3, [pc, #88]	; (400c54 <pio_set_input+0x7c>)
  400bfa:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400bfc:	687b      	ldr	r3, [r7, #4]
  400bfe:	f003 030a 	and.w	r3, r3, #10
  400c02:	2b00      	cmp	r3, #0
  400c04:	d003      	beq.n	400c0e <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400c06:	68fb      	ldr	r3, [r7, #12]
  400c08:	68ba      	ldr	r2, [r7, #8]
  400c0a:	621a      	str	r2, [r3, #32]
  400c0c:	e002      	b.n	400c14 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400c0e:	68fb      	ldr	r3, [r7, #12]
  400c10:	68ba      	ldr	r2, [r7, #8]
  400c12:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400c14:	687b      	ldr	r3, [r7, #4]
  400c16:	f003 0302 	and.w	r3, r3, #2
  400c1a:	2b00      	cmp	r3, #0
  400c1c:	d004      	beq.n	400c28 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400c1e:	68fb      	ldr	r3, [r7, #12]
  400c20:	68ba      	ldr	r2, [r7, #8]
  400c22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400c26:	e008      	b.n	400c3a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400c28:	687b      	ldr	r3, [r7, #4]
  400c2a:	f003 0308 	and.w	r3, r3, #8
  400c2e:	2b00      	cmp	r3, #0
  400c30:	d003      	beq.n	400c3a <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400c32:	68fb      	ldr	r3, [r7, #12]
  400c34:	68ba      	ldr	r2, [r7, #8]
  400c36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400c3a:	68fb      	ldr	r3, [r7, #12]
  400c3c:	68ba      	ldr	r2, [r7, #8]
  400c3e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400c40:	68fb      	ldr	r3, [r7, #12]
  400c42:	68ba      	ldr	r2, [r7, #8]
  400c44:	601a      	str	r2, [r3, #0]
}
  400c46:	bf00      	nop
  400c48:	3710      	adds	r7, #16
  400c4a:	46bd      	mov	sp, r7
  400c4c:	bd80      	pop	{r7, pc}
  400c4e:	bf00      	nop
  400c50:	00400d6d 	.word	0x00400d6d
  400c54:	00400a65 	.word	0x00400a65

00400c58 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400c58:	b580      	push	{r7, lr}
  400c5a:	b084      	sub	sp, #16
  400c5c:	af00      	add	r7, sp, #0
  400c5e:	60f8      	str	r0, [r7, #12]
  400c60:	60b9      	str	r1, [r7, #8]
  400c62:	607a      	str	r2, [r7, #4]
  400c64:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400c66:	68b9      	ldr	r1, [r7, #8]
  400c68:	68f8      	ldr	r0, [r7, #12]
  400c6a:	4b12      	ldr	r3, [pc, #72]	; (400cb4 <pio_set_output+0x5c>)
  400c6c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400c6e:	69ba      	ldr	r2, [r7, #24]
  400c70:	68b9      	ldr	r1, [r7, #8]
  400c72:	68f8      	ldr	r0, [r7, #12]
  400c74:	4b10      	ldr	r3, [pc, #64]	; (400cb8 <pio_set_output+0x60>)
  400c76:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400c78:	683b      	ldr	r3, [r7, #0]
  400c7a:	2b00      	cmp	r3, #0
  400c7c:	d003      	beq.n	400c86 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400c7e:	68fb      	ldr	r3, [r7, #12]
  400c80:	68ba      	ldr	r2, [r7, #8]
  400c82:	651a      	str	r2, [r3, #80]	; 0x50
  400c84:	e002      	b.n	400c8c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400c86:	68fb      	ldr	r3, [r7, #12]
  400c88:	68ba      	ldr	r2, [r7, #8]
  400c8a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400c8c:	687b      	ldr	r3, [r7, #4]
  400c8e:	2b00      	cmp	r3, #0
  400c90:	d003      	beq.n	400c9a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400c92:	68fb      	ldr	r3, [r7, #12]
  400c94:	68ba      	ldr	r2, [r7, #8]
  400c96:	631a      	str	r2, [r3, #48]	; 0x30
  400c98:	e002      	b.n	400ca0 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400c9a:	68fb      	ldr	r3, [r7, #12]
  400c9c:	68ba      	ldr	r2, [r7, #8]
  400c9e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400ca0:	68fb      	ldr	r3, [r7, #12]
  400ca2:	68ba      	ldr	r2, [r7, #8]
  400ca4:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  400ca6:	68fb      	ldr	r3, [r7, #12]
  400ca8:	68ba      	ldr	r2, [r7, #8]
  400caa:	601a      	str	r2, [r3, #0]
}
  400cac:	bf00      	nop
  400cae:	3710      	adds	r7, #16
  400cb0:	46bd      	mov	sp, r7
  400cb2:	bd80      	pop	{r7, pc}
  400cb4:	00400d6d 	.word	0x00400d6d
  400cb8:	00400a65 	.word	0x00400a65

00400cbc <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400cbc:	b480      	push	{r7}
  400cbe:	b083      	sub	sp, #12
  400cc0:	af00      	add	r7, sp, #0
  400cc2:	6078      	str	r0, [r7, #4]
  400cc4:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400cc6:	687b      	ldr	r3, [r7, #4]
  400cc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400cca:	683b      	ldr	r3, [r7, #0]
  400ccc:	4013      	ands	r3, r2
  400cce:	2b00      	cmp	r3, #0
  400cd0:	d101      	bne.n	400cd6 <pio_get_output_data_status+0x1a>
		return 0;
  400cd2:	2300      	movs	r3, #0
  400cd4:	e000      	b.n	400cd8 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  400cd6:	2301      	movs	r3, #1
	}
}
  400cd8:	4618      	mov	r0, r3
  400cda:	370c      	adds	r7, #12
  400cdc:	46bd      	mov	sp, r7
  400cde:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ce2:	4770      	bx	lr

00400ce4 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400ce4:	b480      	push	{r7}
  400ce6:	b085      	sub	sp, #20
  400ce8:	af00      	add	r7, sp, #0
  400cea:	60f8      	str	r0, [r7, #12]
  400cec:	60b9      	str	r1, [r7, #8]
  400cee:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400cf0:	687b      	ldr	r3, [r7, #4]
  400cf2:	f003 0310 	and.w	r3, r3, #16
  400cf6:	2b00      	cmp	r3, #0
  400cf8:	d020      	beq.n	400d3c <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400cfa:	68fb      	ldr	r3, [r7, #12]
  400cfc:	68ba      	ldr	r2, [r7, #8]
  400cfe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d02:	687b      	ldr	r3, [r7, #4]
  400d04:	f003 0320 	and.w	r3, r3, #32
  400d08:	2b00      	cmp	r3, #0
  400d0a:	d004      	beq.n	400d16 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400d0c:	68fb      	ldr	r3, [r7, #12]
  400d0e:	68ba      	ldr	r2, [r7, #8]
  400d10:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400d14:	e003      	b.n	400d1e <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400d16:	68fb      	ldr	r3, [r7, #12]
  400d18:	68ba      	ldr	r2, [r7, #8]
  400d1a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400d1e:	687b      	ldr	r3, [r7, #4]
  400d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400d24:	2b00      	cmp	r3, #0
  400d26:	d004      	beq.n	400d32 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400d28:	68fb      	ldr	r3, [r7, #12]
  400d2a:	68ba      	ldr	r2, [r7, #8]
  400d2c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400d30:	e008      	b.n	400d44 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400d32:	68fb      	ldr	r3, [r7, #12]
  400d34:	68ba      	ldr	r2, [r7, #8]
  400d36:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400d3a:	e003      	b.n	400d44 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400d3c:	68fb      	ldr	r3, [r7, #12]
  400d3e:	68ba      	ldr	r2, [r7, #8]
  400d40:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  400d44:	bf00      	nop
  400d46:	3714      	adds	r7, #20
  400d48:	46bd      	mov	sp, r7
  400d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d4e:	4770      	bx	lr

00400d50 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400d50:	b480      	push	{r7}
  400d52:	b083      	sub	sp, #12
  400d54:	af00      	add	r7, sp, #0
  400d56:	6078      	str	r0, [r7, #4]
  400d58:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400d5a:	687b      	ldr	r3, [r7, #4]
  400d5c:	683a      	ldr	r2, [r7, #0]
  400d5e:	641a      	str	r2, [r3, #64]	; 0x40
}
  400d60:	bf00      	nop
  400d62:	370c      	adds	r7, #12
  400d64:	46bd      	mov	sp, r7
  400d66:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d6a:	4770      	bx	lr

00400d6c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400d6c:	b480      	push	{r7}
  400d6e:	b083      	sub	sp, #12
  400d70:	af00      	add	r7, sp, #0
  400d72:	6078      	str	r0, [r7, #4]
  400d74:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400d76:	687b      	ldr	r3, [r7, #4]
  400d78:	683a      	ldr	r2, [r7, #0]
  400d7a:	645a      	str	r2, [r3, #68]	; 0x44
}
  400d7c:	bf00      	nop
  400d7e:	370c      	adds	r7, #12
  400d80:	46bd      	mov	sp, r7
  400d82:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d86:	4770      	bx	lr

00400d88 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400d88:	b480      	push	{r7}
  400d8a:	b083      	sub	sp, #12
  400d8c:	af00      	add	r7, sp, #0
  400d8e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400d90:	687b      	ldr	r3, [r7, #4]
  400d92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400d94:	4618      	mov	r0, r3
  400d96:	370c      	adds	r7, #12
  400d98:	46bd      	mov	sp, r7
  400d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d9e:	4770      	bx	lr

00400da0 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400da0:	b480      	push	{r7}
  400da2:	b083      	sub	sp, #12
  400da4:	af00      	add	r7, sp, #0
  400da6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400da8:	687b      	ldr	r3, [r7, #4]
  400daa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400dac:	4618      	mov	r0, r3
  400dae:	370c      	adds	r7, #12
  400db0:	46bd      	mov	sp, r7
  400db2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db6:	4770      	bx	lr

00400db8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400db8:	b580      	push	{r7, lr}
  400dba:	b084      	sub	sp, #16
  400dbc:	af00      	add	r7, sp, #0
  400dbe:	6078      	str	r0, [r7, #4]
  400dc0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400dc2:	6878      	ldr	r0, [r7, #4]
  400dc4:	4b26      	ldr	r3, [pc, #152]	; (400e60 <pio_handler_process+0xa8>)
  400dc6:	4798      	blx	r3
  400dc8:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400dca:	6878      	ldr	r0, [r7, #4]
  400dcc:	4b25      	ldr	r3, [pc, #148]	; (400e64 <pio_handler_process+0xac>)
  400dce:	4798      	blx	r3
  400dd0:	4602      	mov	r2, r0
  400dd2:	68fb      	ldr	r3, [r7, #12]
  400dd4:	4013      	ands	r3, r2
  400dd6:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400dd8:	68fb      	ldr	r3, [r7, #12]
  400dda:	2b00      	cmp	r3, #0
  400ddc:	d03c      	beq.n	400e58 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400dde:	2300      	movs	r3, #0
  400de0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400de2:	e034      	b.n	400e4e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400de4:	4a20      	ldr	r2, [pc, #128]	; (400e68 <pio_handler_process+0xb0>)
  400de6:	68bb      	ldr	r3, [r7, #8]
  400de8:	011b      	lsls	r3, r3, #4
  400dea:	4413      	add	r3, r2
  400dec:	681a      	ldr	r2, [r3, #0]
  400dee:	683b      	ldr	r3, [r7, #0]
  400df0:	429a      	cmp	r2, r3
  400df2:	d126      	bne.n	400e42 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400df4:	4a1c      	ldr	r2, [pc, #112]	; (400e68 <pio_handler_process+0xb0>)
  400df6:	68bb      	ldr	r3, [r7, #8]
  400df8:	011b      	lsls	r3, r3, #4
  400dfa:	4413      	add	r3, r2
  400dfc:	3304      	adds	r3, #4
  400dfe:	681a      	ldr	r2, [r3, #0]
  400e00:	68fb      	ldr	r3, [r7, #12]
  400e02:	4013      	ands	r3, r2
  400e04:	2b00      	cmp	r3, #0
  400e06:	d01c      	beq.n	400e42 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400e08:	4a17      	ldr	r2, [pc, #92]	; (400e68 <pio_handler_process+0xb0>)
  400e0a:	68bb      	ldr	r3, [r7, #8]
  400e0c:	011b      	lsls	r3, r3, #4
  400e0e:	4413      	add	r3, r2
  400e10:	330c      	adds	r3, #12
  400e12:	681b      	ldr	r3, [r3, #0]
  400e14:	4914      	ldr	r1, [pc, #80]	; (400e68 <pio_handler_process+0xb0>)
  400e16:	68ba      	ldr	r2, [r7, #8]
  400e18:	0112      	lsls	r2, r2, #4
  400e1a:	440a      	add	r2, r1
  400e1c:	6810      	ldr	r0, [r2, #0]
  400e1e:	4912      	ldr	r1, [pc, #72]	; (400e68 <pio_handler_process+0xb0>)
  400e20:	68ba      	ldr	r2, [r7, #8]
  400e22:	0112      	lsls	r2, r2, #4
  400e24:	440a      	add	r2, r1
  400e26:	3204      	adds	r2, #4
  400e28:	6812      	ldr	r2, [r2, #0]
  400e2a:	4611      	mov	r1, r2
  400e2c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400e2e:	4a0e      	ldr	r2, [pc, #56]	; (400e68 <pio_handler_process+0xb0>)
  400e30:	68bb      	ldr	r3, [r7, #8]
  400e32:	011b      	lsls	r3, r3, #4
  400e34:	4413      	add	r3, r2
  400e36:	3304      	adds	r3, #4
  400e38:	681b      	ldr	r3, [r3, #0]
  400e3a:	43db      	mvns	r3, r3
  400e3c:	68fa      	ldr	r2, [r7, #12]
  400e3e:	4013      	ands	r3, r2
  400e40:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400e42:	68bb      	ldr	r3, [r7, #8]
  400e44:	3301      	adds	r3, #1
  400e46:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400e48:	68bb      	ldr	r3, [r7, #8]
  400e4a:	2b06      	cmp	r3, #6
  400e4c:	d803      	bhi.n	400e56 <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400e4e:	68fb      	ldr	r3, [r7, #12]
  400e50:	2b00      	cmp	r3, #0
  400e52:	d1c7      	bne.n	400de4 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400e54:	e000      	b.n	400e58 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  400e56:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400e58:	bf00      	nop
  400e5a:	3710      	adds	r7, #16
  400e5c:	46bd      	mov	sp, r7
  400e5e:	bd80      	pop	{r7, pc}
  400e60:	00400d89 	.word	0x00400d89
  400e64:	00400da1 	.word	0x00400da1
  400e68:	20400494 	.word	0x20400494

00400e6c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400e6c:	b580      	push	{r7, lr}
  400e6e:	b086      	sub	sp, #24
  400e70:	af00      	add	r7, sp, #0
  400e72:	60f8      	str	r0, [r7, #12]
  400e74:	60b9      	str	r1, [r7, #8]
  400e76:	607a      	str	r2, [r7, #4]
  400e78:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400e7a:	4b21      	ldr	r3, [pc, #132]	; (400f00 <pio_handler_set+0x94>)
  400e7c:	681b      	ldr	r3, [r3, #0]
  400e7e:	2b06      	cmp	r3, #6
  400e80:	d901      	bls.n	400e86 <pio_handler_set+0x1a>
		return 1;
  400e82:	2301      	movs	r3, #1
  400e84:	e038      	b.n	400ef8 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400e86:	2300      	movs	r3, #0
  400e88:	75fb      	strb	r3, [r7, #23]
  400e8a:	e011      	b.n	400eb0 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400e8c:	7dfb      	ldrb	r3, [r7, #23]
  400e8e:	011b      	lsls	r3, r3, #4
  400e90:	4a1c      	ldr	r2, [pc, #112]	; (400f04 <pio_handler_set+0x98>)
  400e92:	4413      	add	r3, r2
  400e94:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e96:	693b      	ldr	r3, [r7, #16]
  400e98:	681a      	ldr	r2, [r3, #0]
  400e9a:	68bb      	ldr	r3, [r7, #8]
  400e9c:	429a      	cmp	r2, r3
  400e9e:	d104      	bne.n	400eaa <pio_handler_set+0x3e>
  400ea0:	693b      	ldr	r3, [r7, #16]
  400ea2:	685a      	ldr	r2, [r3, #4]
  400ea4:	687b      	ldr	r3, [r7, #4]
  400ea6:	429a      	cmp	r2, r3
  400ea8:	d008      	beq.n	400ebc <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400eaa:	7dfb      	ldrb	r3, [r7, #23]
  400eac:	3301      	adds	r3, #1
  400eae:	75fb      	strb	r3, [r7, #23]
  400eb0:	7dfa      	ldrb	r2, [r7, #23]
  400eb2:	4b13      	ldr	r3, [pc, #76]	; (400f00 <pio_handler_set+0x94>)
  400eb4:	681b      	ldr	r3, [r3, #0]
  400eb6:	429a      	cmp	r2, r3
  400eb8:	d9e8      	bls.n	400e8c <pio_handler_set+0x20>
  400eba:	e000      	b.n	400ebe <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400ebc:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400ebe:	693b      	ldr	r3, [r7, #16]
  400ec0:	68ba      	ldr	r2, [r7, #8]
  400ec2:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400ec4:	693b      	ldr	r3, [r7, #16]
  400ec6:	687a      	ldr	r2, [r7, #4]
  400ec8:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400eca:	693b      	ldr	r3, [r7, #16]
  400ecc:	683a      	ldr	r2, [r7, #0]
  400ece:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400ed0:	693b      	ldr	r3, [r7, #16]
  400ed2:	6a3a      	ldr	r2, [r7, #32]
  400ed4:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400ed6:	7dfa      	ldrb	r2, [r7, #23]
  400ed8:	4b09      	ldr	r3, [pc, #36]	; (400f00 <pio_handler_set+0x94>)
  400eda:	681b      	ldr	r3, [r3, #0]
  400edc:	3301      	adds	r3, #1
  400ede:	429a      	cmp	r2, r3
  400ee0:	d104      	bne.n	400eec <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400ee2:	4b07      	ldr	r3, [pc, #28]	; (400f00 <pio_handler_set+0x94>)
  400ee4:	681b      	ldr	r3, [r3, #0]
  400ee6:	3301      	adds	r3, #1
  400ee8:	4a05      	ldr	r2, [pc, #20]	; (400f00 <pio_handler_set+0x94>)
  400eea:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400eec:	683a      	ldr	r2, [r7, #0]
  400eee:	6879      	ldr	r1, [r7, #4]
  400ef0:	68f8      	ldr	r0, [r7, #12]
  400ef2:	4b05      	ldr	r3, [pc, #20]	; (400f08 <pio_handler_set+0x9c>)
  400ef4:	4798      	blx	r3

	return 0;
  400ef6:	2300      	movs	r3, #0
}
  400ef8:	4618      	mov	r0, r3
  400efa:	3718      	adds	r7, #24
  400efc:	46bd      	mov	sp, r7
  400efe:	bd80      	pop	{r7, pc}
  400f00:	20400504 	.word	0x20400504
  400f04:	20400494 	.word	0x20400494
  400f08:	00400ce5 	.word	0x00400ce5

00400f0c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f0c:	b580      	push	{r7, lr}
  400f0e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400f10:	210a      	movs	r1, #10
  400f12:	4802      	ldr	r0, [pc, #8]	; (400f1c <PIOA_Handler+0x10>)
  400f14:	4b02      	ldr	r3, [pc, #8]	; (400f20 <PIOA_Handler+0x14>)
  400f16:	4798      	blx	r3
}
  400f18:	bf00      	nop
  400f1a:	bd80      	pop	{r7, pc}
  400f1c:	400e0e00 	.word	0x400e0e00
  400f20:	00400db9 	.word	0x00400db9

00400f24 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f24:	b580      	push	{r7, lr}
  400f26:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400f28:	210b      	movs	r1, #11
  400f2a:	4802      	ldr	r0, [pc, #8]	; (400f34 <PIOB_Handler+0x10>)
  400f2c:	4b02      	ldr	r3, [pc, #8]	; (400f38 <PIOB_Handler+0x14>)
  400f2e:	4798      	blx	r3
}
  400f30:	bf00      	nop
  400f32:	bd80      	pop	{r7, pc}
  400f34:	400e1000 	.word	0x400e1000
  400f38:	00400db9 	.word	0x00400db9

00400f3c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f3c:	b580      	push	{r7, lr}
  400f3e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400f40:	210c      	movs	r1, #12
  400f42:	4802      	ldr	r0, [pc, #8]	; (400f4c <PIOC_Handler+0x10>)
  400f44:	4b02      	ldr	r3, [pc, #8]	; (400f50 <PIOC_Handler+0x14>)
  400f46:	4798      	blx	r3
}
  400f48:	bf00      	nop
  400f4a:	bd80      	pop	{r7, pc}
  400f4c:	400e1200 	.word	0x400e1200
  400f50:	00400db9 	.word	0x00400db9

00400f54 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f54:	b580      	push	{r7, lr}
  400f56:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400f58:	2110      	movs	r1, #16
  400f5a:	4802      	ldr	r0, [pc, #8]	; (400f64 <PIOD_Handler+0x10>)
  400f5c:	4b02      	ldr	r3, [pc, #8]	; (400f68 <PIOD_Handler+0x14>)
  400f5e:	4798      	blx	r3
}
  400f60:	bf00      	nop
  400f62:	bd80      	pop	{r7, pc}
  400f64:	400e1400 	.word	0x400e1400
  400f68:	00400db9 	.word	0x00400db9

00400f6c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400f6c:	b580      	push	{r7, lr}
  400f6e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400f70:	2111      	movs	r1, #17
  400f72:	4802      	ldr	r0, [pc, #8]	; (400f7c <PIOE_Handler+0x10>)
  400f74:	4b02      	ldr	r3, [pc, #8]	; (400f80 <PIOE_Handler+0x14>)
  400f76:	4798      	blx	r3
}
  400f78:	bf00      	nop
  400f7a:	bd80      	pop	{r7, pc}
  400f7c:	400e1600 	.word	0x400e1600
  400f80:	00400db9 	.word	0x00400db9

00400f84 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400f84:	b480      	push	{r7}
  400f86:	b083      	sub	sp, #12
  400f88:	af00      	add	r7, sp, #0
  400f8a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400f8c:	687b      	ldr	r3, [r7, #4]
  400f8e:	3b01      	subs	r3, #1
  400f90:	2b03      	cmp	r3, #3
  400f92:	d81a      	bhi.n	400fca <pmc_mck_set_division+0x46>
  400f94:	a201      	add	r2, pc, #4	; (adr r2, 400f9c <pmc_mck_set_division+0x18>)
  400f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f9a:	bf00      	nop
  400f9c:	00400fad 	.word	0x00400fad
  400fa0:	00400fb3 	.word	0x00400fb3
  400fa4:	00400fbb 	.word	0x00400fbb
  400fa8:	00400fc3 	.word	0x00400fc3
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400fac:	2300      	movs	r3, #0
  400fae:	607b      	str	r3, [r7, #4]
			break;
  400fb0:	e00e      	b.n	400fd0 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400fb2:	f44f 7380 	mov.w	r3, #256	; 0x100
  400fb6:	607b      	str	r3, [r7, #4]
			break;
  400fb8:	e00a      	b.n	400fd0 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400fba:	f44f 7340 	mov.w	r3, #768	; 0x300
  400fbe:	607b      	str	r3, [r7, #4]
			break;
  400fc0:	e006      	b.n	400fd0 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400fc2:	f44f 7300 	mov.w	r3, #512	; 0x200
  400fc6:	607b      	str	r3, [r7, #4]
			break;
  400fc8:	e002      	b.n	400fd0 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400fca:	2300      	movs	r3, #0
  400fcc:	607b      	str	r3, [r7, #4]
			break;
  400fce:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400fd0:	490a      	ldr	r1, [pc, #40]	; (400ffc <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400fd2:	4b0a      	ldr	r3, [pc, #40]	; (400ffc <pmc_mck_set_division+0x78>)
  400fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fd6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400fda:	687b      	ldr	r3, [r7, #4]
  400fdc:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400fde:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400fe0:	bf00      	nop
  400fe2:	4b06      	ldr	r3, [pc, #24]	; (400ffc <pmc_mck_set_division+0x78>)
  400fe4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400fe6:	f003 0308 	and.w	r3, r3, #8
  400fea:	2b00      	cmp	r3, #0
  400fec:	d0f9      	beq.n	400fe2 <pmc_mck_set_division+0x5e>
}
  400fee:	bf00      	nop
  400ff0:	370c      	adds	r7, #12
  400ff2:	46bd      	mov	sp, r7
  400ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ff8:	4770      	bx	lr
  400ffa:	bf00      	nop
  400ffc:	400e0600 	.word	0x400e0600

00401000 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401000:	b480      	push	{r7}
  401002:	b085      	sub	sp, #20
  401004:	af00      	add	r7, sp, #0
  401006:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401008:	491d      	ldr	r1, [pc, #116]	; (401080 <pmc_switch_mck_to_pllack+0x80>)
  40100a:	4b1d      	ldr	r3, [pc, #116]	; (401080 <pmc_switch_mck_to_pllack+0x80>)
  40100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40100e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401012:	687b      	ldr	r3, [r7, #4]
  401014:	4313      	orrs	r3, r2
  401016:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401018:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40101c:	60fb      	str	r3, [r7, #12]
  40101e:	e007      	b.n	401030 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401020:	68fb      	ldr	r3, [r7, #12]
  401022:	2b00      	cmp	r3, #0
  401024:	d101      	bne.n	40102a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401026:	2301      	movs	r3, #1
  401028:	e023      	b.n	401072 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  40102a:	68fb      	ldr	r3, [r7, #12]
  40102c:	3b01      	subs	r3, #1
  40102e:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401030:	4b13      	ldr	r3, [pc, #76]	; (401080 <pmc_switch_mck_to_pllack+0x80>)
  401032:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401034:	f003 0308 	and.w	r3, r3, #8
  401038:	2b00      	cmp	r3, #0
  40103a:	d0f1      	beq.n	401020 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40103c:	4a10      	ldr	r2, [pc, #64]	; (401080 <pmc_switch_mck_to_pllack+0x80>)
  40103e:	4b10      	ldr	r3, [pc, #64]	; (401080 <pmc_switch_mck_to_pllack+0x80>)
  401040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401042:	f023 0303 	bic.w	r3, r3, #3
  401046:	f043 0302 	orr.w	r3, r3, #2
  40104a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40104c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401050:	60fb      	str	r3, [r7, #12]
  401052:	e007      	b.n	401064 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401054:	68fb      	ldr	r3, [r7, #12]
  401056:	2b00      	cmp	r3, #0
  401058:	d101      	bne.n	40105e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40105a:	2301      	movs	r3, #1
  40105c:	e009      	b.n	401072 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  40105e:	68fb      	ldr	r3, [r7, #12]
  401060:	3b01      	subs	r3, #1
  401062:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401064:	4b06      	ldr	r3, [pc, #24]	; (401080 <pmc_switch_mck_to_pllack+0x80>)
  401066:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401068:	f003 0308 	and.w	r3, r3, #8
  40106c:	2b00      	cmp	r3, #0
  40106e:	d0f1      	beq.n	401054 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401070:	2300      	movs	r3, #0
}
  401072:	4618      	mov	r0, r3
  401074:	3714      	adds	r7, #20
  401076:	46bd      	mov	sp, r7
  401078:	f85d 7b04 	ldr.w	r7, [sp], #4
  40107c:	4770      	bx	lr
  40107e:	bf00      	nop
  401080:	400e0600 	.word	0x400e0600

00401084 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401084:	b480      	push	{r7}
  401086:	b083      	sub	sp, #12
  401088:	af00      	add	r7, sp, #0
  40108a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40108c:	687b      	ldr	r3, [r7, #4]
  40108e:	2b01      	cmp	r3, #1
  401090:	d105      	bne.n	40109e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401092:	4907      	ldr	r1, [pc, #28]	; (4010b0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401094:	4b06      	ldr	r3, [pc, #24]	; (4010b0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401096:	689a      	ldr	r2, [r3, #8]
  401098:	4b06      	ldr	r3, [pc, #24]	; (4010b4 <pmc_switch_sclk_to_32kxtal+0x30>)
  40109a:	4313      	orrs	r3, r2
  40109c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40109e:	4b04      	ldr	r3, [pc, #16]	; (4010b0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4010a0:	4a05      	ldr	r2, [pc, #20]	; (4010b8 <pmc_switch_sclk_to_32kxtal+0x34>)
  4010a2:	601a      	str	r2, [r3, #0]
}
  4010a4:	bf00      	nop
  4010a6:	370c      	adds	r7, #12
  4010a8:	46bd      	mov	sp, r7
  4010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ae:	4770      	bx	lr
  4010b0:	400e1810 	.word	0x400e1810
  4010b4:	a5100000 	.word	0xa5100000
  4010b8:	a5000008 	.word	0xa5000008

004010bc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4010bc:	b480      	push	{r7}
  4010be:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4010c0:	4b09      	ldr	r3, [pc, #36]	; (4010e8 <pmc_osc_is_ready_32kxtal+0x2c>)
  4010c2:	695b      	ldr	r3, [r3, #20]
  4010c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4010c8:	2b00      	cmp	r3, #0
  4010ca:	d007      	beq.n	4010dc <pmc_osc_is_ready_32kxtal+0x20>
  4010cc:	4b07      	ldr	r3, [pc, #28]	; (4010ec <pmc_osc_is_ready_32kxtal+0x30>)
  4010ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4010d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4010d4:	2b00      	cmp	r3, #0
  4010d6:	d001      	beq.n	4010dc <pmc_osc_is_ready_32kxtal+0x20>
  4010d8:	2301      	movs	r3, #1
  4010da:	e000      	b.n	4010de <pmc_osc_is_ready_32kxtal+0x22>
  4010dc:	2300      	movs	r3, #0
}
  4010de:	4618      	mov	r0, r3
  4010e0:	46bd      	mov	sp, r7
  4010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010e6:	4770      	bx	lr
  4010e8:	400e1810 	.word	0x400e1810
  4010ec:	400e0600 	.word	0x400e0600

004010f0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4010f0:	b480      	push	{r7}
  4010f2:	b083      	sub	sp, #12
  4010f4:	af00      	add	r7, sp, #0
  4010f6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4010f8:	4915      	ldr	r1, [pc, #84]	; (401150 <pmc_switch_mainck_to_fastrc+0x60>)
  4010fa:	4b15      	ldr	r3, [pc, #84]	; (401150 <pmc_switch_mainck_to_fastrc+0x60>)
  4010fc:	6a1a      	ldr	r2, [r3, #32]
  4010fe:	4b15      	ldr	r3, [pc, #84]	; (401154 <pmc_switch_mainck_to_fastrc+0x64>)
  401100:	4313      	orrs	r3, r2
  401102:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401104:	bf00      	nop
  401106:	4b12      	ldr	r3, [pc, #72]	; (401150 <pmc_switch_mainck_to_fastrc+0x60>)
  401108:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40110a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40110e:	2b00      	cmp	r3, #0
  401110:	d0f9      	beq.n	401106 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401112:	490f      	ldr	r1, [pc, #60]	; (401150 <pmc_switch_mainck_to_fastrc+0x60>)
  401114:	4b0e      	ldr	r3, [pc, #56]	; (401150 <pmc_switch_mainck_to_fastrc+0x60>)
  401116:	6a1a      	ldr	r2, [r3, #32]
  401118:	4b0f      	ldr	r3, [pc, #60]	; (401158 <pmc_switch_mainck_to_fastrc+0x68>)
  40111a:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  40111c:	687a      	ldr	r2, [r7, #4]
  40111e:	4313      	orrs	r3, r2
  401120:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401124:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401126:	bf00      	nop
  401128:	4b09      	ldr	r3, [pc, #36]	; (401150 <pmc_switch_mainck_to_fastrc+0x60>)
  40112a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40112c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401130:	2b00      	cmp	r3, #0
  401132:	d0f9      	beq.n	401128 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401134:	4906      	ldr	r1, [pc, #24]	; (401150 <pmc_switch_mainck_to_fastrc+0x60>)
  401136:	4b06      	ldr	r3, [pc, #24]	; (401150 <pmc_switch_mainck_to_fastrc+0x60>)
  401138:	6a1a      	ldr	r2, [r3, #32]
  40113a:	4b08      	ldr	r3, [pc, #32]	; (40115c <pmc_switch_mainck_to_fastrc+0x6c>)
  40113c:	4013      	ands	r3, r2
  40113e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401142:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401144:	bf00      	nop
  401146:	370c      	adds	r7, #12
  401148:	46bd      	mov	sp, r7
  40114a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40114e:	4770      	bx	lr
  401150:	400e0600 	.word	0x400e0600
  401154:	00370008 	.word	0x00370008
  401158:	ffc8ff8f 	.word	0xffc8ff8f
  40115c:	fec8ffff 	.word	0xfec8ffff

00401160 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401160:	b480      	push	{r7}
  401162:	b083      	sub	sp, #12
  401164:	af00      	add	r7, sp, #0
  401166:	6078      	str	r0, [r7, #4]
  401168:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40116a:	687b      	ldr	r3, [r7, #4]
  40116c:	2b00      	cmp	r3, #0
  40116e:	d008      	beq.n	401182 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401170:	4913      	ldr	r1, [pc, #76]	; (4011c0 <pmc_switch_mainck_to_xtal+0x60>)
  401172:	4b13      	ldr	r3, [pc, #76]	; (4011c0 <pmc_switch_mainck_to_xtal+0x60>)
  401174:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401176:	4a13      	ldr	r2, [pc, #76]	; (4011c4 <pmc_switch_mainck_to_xtal+0x64>)
  401178:	401a      	ands	r2, r3
  40117a:	4b13      	ldr	r3, [pc, #76]	; (4011c8 <pmc_switch_mainck_to_xtal+0x68>)
  40117c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40117e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401180:	e018      	b.n	4011b4 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401182:	490f      	ldr	r1, [pc, #60]	; (4011c0 <pmc_switch_mainck_to_xtal+0x60>)
  401184:	4b0e      	ldr	r3, [pc, #56]	; (4011c0 <pmc_switch_mainck_to_xtal+0x60>)
  401186:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401188:	4b10      	ldr	r3, [pc, #64]	; (4011cc <pmc_switch_mainck_to_xtal+0x6c>)
  40118a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40118c:	683a      	ldr	r2, [r7, #0]
  40118e:	0212      	lsls	r2, r2, #8
  401190:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401192:	431a      	orrs	r2, r3
  401194:	4b0e      	ldr	r3, [pc, #56]	; (4011d0 <pmc_switch_mainck_to_xtal+0x70>)
  401196:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401198:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40119a:	bf00      	nop
  40119c:	4b08      	ldr	r3, [pc, #32]	; (4011c0 <pmc_switch_mainck_to_xtal+0x60>)
  40119e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011a0:	f003 0301 	and.w	r3, r3, #1
  4011a4:	2b00      	cmp	r3, #0
  4011a6:	d0f9      	beq.n	40119c <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4011a8:	4905      	ldr	r1, [pc, #20]	; (4011c0 <pmc_switch_mainck_to_xtal+0x60>)
  4011aa:	4b05      	ldr	r3, [pc, #20]	; (4011c0 <pmc_switch_mainck_to_xtal+0x60>)
  4011ac:	6a1a      	ldr	r2, [r3, #32]
  4011ae:	4b09      	ldr	r3, [pc, #36]	; (4011d4 <pmc_switch_mainck_to_xtal+0x74>)
  4011b0:	4313      	orrs	r3, r2
  4011b2:	620b      	str	r3, [r1, #32]
	}
}
  4011b4:	bf00      	nop
  4011b6:	370c      	adds	r7, #12
  4011b8:	46bd      	mov	sp, r7
  4011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011be:	4770      	bx	lr
  4011c0:	400e0600 	.word	0x400e0600
  4011c4:	fec8fffc 	.word	0xfec8fffc
  4011c8:	01370002 	.word	0x01370002
  4011cc:	ffc8fffc 	.word	0xffc8fffc
  4011d0:	00370001 	.word	0x00370001
  4011d4:	01370000 	.word	0x01370000

004011d8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4011d8:	b480      	push	{r7}
  4011da:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4011dc:	4b04      	ldr	r3, [pc, #16]	; (4011f0 <pmc_osc_is_ready_mainck+0x18>)
  4011de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4011e4:	4618      	mov	r0, r3
  4011e6:	46bd      	mov	sp, r7
  4011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011ec:	4770      	bx	lr
  4011ee:	bf00      	nop
  4011f0:	400e0600 	.word	0x400e0600

004011f4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4011f4:	b480      	push	{r7}
  4011f6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4011f8:	4b04      	ldr	r3, [pc, #16]	; (40120c <pmc_disable_pllack+0x18>)
  4011fa:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4011fe:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401200:	bf00      	nop
  401202:	46bd      	mov	sp, r7
  401204:	f85d 7b04 	ldr.w	r7, [sp], #4
  401208:	4770      	bx	lr
  40120a:	bf00      	nop
  40120c:	400e0600 	.word	0x400e0600

00401210 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401210:	b480      	push	{r7}
  401212:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401214:	4b04      	ldr	r3, [pc, #16]	; (401228 <pmc_is_locked_pllack+0x18>)
  401216:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401218:	f003 0302 	and.w	r3, r3, #2
}
  40121c:	4618      	mov	r0, r3
  40121e:	46bd      	mov	sp, r7
  401220:	f85d 7b04 	ldr.w	r7, [sp], #4
  401224:	4770      	bx	lr
  401226:	bf00      	nop
  401228:	400e0600 	.word	0x400e0600

0040122c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  40122c:	b480      	push	{r7}
  40122e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  401230:	4b04      	ldr	r3, [pc, #16]	; (401244 <pmc_is_locked_upll+0x18>)
  401232:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401234:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401238:	4618      	mov	r0, r3
  40123a:	46bd      	mov	sp, r7
  40123c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401240:	4770      	bx	lr
  401242:	bf00      	nop
  401244:	400e0600 	.word	0x400e0600

00401248 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401248:	b480      	push	{r7}
  40124a:	b083      	sub	sp, #12
  40124c:	af00      	add	r7, sp, #0
  40124e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401250:	687b      	ldr	r3, [r7, #4]
  401252:	2b3f      	cmp	r3, #63	; 0x3f
  401254:	d901      	bls.n	40125a <pmc_enable_periph_clk+0x12>
		return 1;
  401256:	2301      	movs	r3, #1
  401258:	e02f      	b.n	4012ba <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40125a:	687b      	ldr	r3, [r7, #4]
  40125c:	2b1f      	cmp	r3, #31
  40125e:	d813      	bhi.n	401288 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401260:	4b19      	ldr	r3, [pc, #100]	; (4012c8 <pmc_enable_periph_clk+0x80>)
  401262:	699a      	ldr	r2, [r3, #24]
  401264:	2101      	movs	r1, #1
  401266:	687b      	ldr	r3, [r7, #4]
  401268:	fa01 f303 	lsl.w	r3, r1, r3
  40126c:	401a      	ands	r2, r3
  40126e:	2101      	movs	r1, #1
  401270:	687b      	ldr	r3, [r7, #4]
  401272:	fa01 f303 	lsl.w	r3, r1, r3
  401276:	429a      	cmp	r2, r3
  401278:	d01e      	beq.n	4012b8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40127a:	4a13      	ldr	r2, [pc, #76]	; (4012c8 <pmc_enable_periph_clk+0x80>)
  40127c:	2101      	movs	r1, #1
  40127e:	687b      	ldr	r3, [r7, #4]
  401280:	fa01 f303 	lsl.w	r3, r1, r3
  401284:	6113      	str	r3, [r2, #16]
  401286:	e017      	b.n	4012b8 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401288:	687b      	ldr	r3, [r7, #4]
  40128a:	3b20      	subs	r3, #32
  40128c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40128e:	4b0e      	ldr	r3, [pc, #56]	; (4012c8 <pmc_enable_periph_clk+0x80>)
  401290:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401294:	2101      	movs	r1, #1
  401296:	687b      	ldr	r3, [r7, #4]
  401298:	fa01 f303 	lsl.w	r3, r1, r3
  40129c:	401a      	ands	r2, r3
  40129e:	2101      	movs	r1, #1
  4012a0:	687b      	ldr	r3, [r7, #4]
  4012a2:	fa01 f303 	lsl.w	r3, r1, r3
  4012a6:	429a      	cmp	r2, r3
  4012a8:	d006      	beq.n	4012b8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  4012aa:	4a07      	ldr	r2, [pc, #28]	; (4012c8 <pmc_enable_periph_clk+0x80>)
  4012ac:	2101      	movs	r1, #1
  4012ae:	687b      	ldr	r3, [r7, #4]
  4012b0:	fa01 f303 	lsl.w	r3, r1, r3
  4012b4:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4012b8:	2300      	movs	r3, #0
}
  4012ba:	4618      	mov	r0, r3
  4012bc:	370c      	adds	r7, #12
  4012be:	46bd      	mov	sp, r7
  4012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012c4:	4770      	bx	lr
  4012c6:	bf00      	nop
  4012c8:	400e0600 	.word	0x400e0600

004012cc <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4012cc:	b480      	push	{r7}
  4012ce:	b083      	sub	sp, #12
  4012d0:	af00      	add	r7, sp, #0
  4012d2:	6078      	str	r0, [r7, #4]
  4012d4:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4012d6:	687b      	ldr	r3, [r7, #4]
  4012d8:	695b      	ldr	r3, [r3, #20]
  4012da:	f003 0301 	and.w	r3, r3, #1
  4012de:	2b00      	cmp	r3, #0
  4012e0:	d101      	bne.n	4012e6 <uart_read+0x1a>
		return 1;
  4012e2:	2301      	movs	r3, #1
  4012e4:	e005      	b.n	4012f2 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4012e6:	687b      	ldr	r3, [r7, #4]
  4012e8:	699b      	ldr	r3, [r3, #24]
  4012ea:	b2da      	uxtb	r2, r3
  4012ec:	683b      	ldr	r3, [r7, #0]
  4012ee:	701a      	strb	r2, [r3, #0]
	return 0;
  4012f0:	2300      	movs	r3, #0
}
  4012f2:	4618      	mov	r0, r3
  4012f4:	370c      	adds	r7, #12
  4012f6:	46bd      	mov	sp, r7
  4012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012fc:	4770      	bx	lr
  4012fe:	bf00      	nop

00401300 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401300:	b480      	push	{r7}
  401302:	b089      	sub	sp, #36	; 0x24
  401304:	af00      	add	r7, sp, #0
  401306:	60f8      	str	r0, [r7, #12]
  401308:	60b9      	str	r1, [r7, #8]
  40130a:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40130c:	68bb      	ldr	r3, [r7, #8]
  40130e:	011a      	lsls	r2, r3, #4
  401310:	687b      	ldr	r3, [r7, #4]
  401312:	429a      	cmp	r2, r3
  401314:	d802      	bhi.n	40131c <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401316:	2310      	movs	r3, #16
  401318:	61fb      	str	r3, [r7, #28]
  40131a:	e001      	b.n	401320 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  40131c:	2308      	movs	r3, #8
  40131e:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401320:	687b      	ldr	r3, [r7, #4]
  401322:	00da      	lsls	r2, r3, #3
  401324:	69fb      	ldr	r3, [r7, #28]
  401326:	68b9      	ldr	r1, [r7, #8]
  401328:	fb01 f303 	mul.w	r3, r1, r3
  40132c:	085b      	lsrs	r3, r3, #1
  40132e:	441a      	add	r2, r3
  401330:	69fb      	ldr	r3, [r7, #28]
  401332:	68b9      	ldr	r1, [r7, #8]
  401334:	fb01 f303 	mul.w	r3, r1, r3
  401338:	fbb2 f3f3 	udiv	r3, r2, r3
  40133c:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40133e:	69bb      	ldr	r3, [r7, #24]
  401340:	08db      	lsrs	r3, r3, #3
  401342:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401344:	69bb      	ldr	r3, [r7, #24]
  401346:	f003 0307 	and.w	r3, r3, #7
  40134a:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40134c:	697b      	ldr	r3, [r7, #20]
  40134e:	2b00      	cmp	r3, #0
  401350:	d003      	beq.n	40135a <usart_set_async_baudrate+0x5a>
  401352:	697b      	ldr	r3, [r7, #20]
  401354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401358:	d301      	bcc.n	40135e <usart_set_async_baudrate+0x5e>
		return 1;
  40135a:	2301      	movs	r3, #1
  40135c:	e00f      	b.n	40137e <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40135e:	69fb      	ldr	r3, [r7, #28]
  401360:	2b08      	cmp	r3, #8
  401362:	d105      	bne.n	401370 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401364:	68fb      	ldr	r3, [r7, #12]
  401366:	685b      	ldr	r3, [r3, #4]
  401368:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  40136c:	68fb      	ldr	r3, [r7, #12]
  40136e:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401370:	693b      	ldr	r3, [r7, #16]
  401372:	041a      	lsls	r2, r3, #16
  401374:	697b      	ldr	r3, [r7, #20]
  401376:	431a      	orrs	r2, r3
  401378:	68fb      	ldr	r3, [r7, #12]
  40137a:	621a      	str	r2, [r3, #32]

	return 0;
  40137c:	2300      	movs	r3, #0
}
  40137e:	4618      	mov	r0, r3
  401380:	3724      	adds	r7, #36	; 0x24
  401382:	46bd      	mov	sp, r7
  401384:	f85d 7b04 	ldr.w	r7, [sp], #4
  401388:	4770      	bx	lr
  40138a:	bf00      	nop

0040138c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  40138c:	b580      	push	{r7, lr}
  40138e:	b082      	sub	sp, #8
  401390:	af00      	add	r7, sp, #0
  401392:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401394:	6878      	ldr	r0, [r7, #4]
  401396:	4b0d      	ldr	r3, [pc, #52]	; (4013cc <usart_reset+0x40>)
  401398:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40139a:	687b      	ldr	r3, [r7, #4]
  40139c:	2200      	movs	r2, #0
  40139e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4013a0:	687b      	ldr	r3, [r7, #4]
  4013a2:	2200      	movs	r2, #0
  4013a4:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4013a6:	687b      	ldr	r3, [r7, #4]
  4013a8:	2200      	movs	r2, #0
  4013aa:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4013ac:	6878      	ldr	r0, [r7, #4]
  4013ae:	4b08      	ldr	r3, [pc, #32]	; (4013d0 <usart_reset+0x44>)
  4013b0:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4013b2:	6878      	ldr	r0, [r7, #4]
  4013b4:	4b07      	ldr	r3, [pc, #28]	; (4013d4 <usart_reset+0x48>)
  4013b6:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4013b8:	6878      	ldr	r0, [r7, #4]
  4013ba:	4b07      	ldr	r3, [pc, #28]	; (4013d8 <usart_reset+0x4c>)
  4013bc:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4013be:	6878      	ldr	r0, [r7, #4]
  4013c0:	4b06      	ldr	r3, [pc, #24]	; (4013dc <usart_reset+0x50>)
  4013c2:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4013c4:	bf00      	nop
  4013c6:	3708      	adds	r7, #8
  4013c8:	46bd      	mov	sp, r7
  4013ca:	bd80      	pop	{r7, pc}
  4013cc:	00401559 	.word	0x00401559
  4013d0:	00401481 	.word	0x00401481
  4013d4:	004014b9 	.word	0x004014b9
  4013d8:	004014ed 	.word	0x004014ed
  4013dc:	00401509 	.word	0x00401509

004013e0 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4013e0:	b580      	push	{r7, lr}
  4013e2:	b084      	sub	sp, #16
  4013e4:	af00      	add	r7, sp, #0
  4013e6:	60f8      	str	r0, [r7, #12]
  4013e8:	60b9      	str	r1, [r7, #8]
  4013ea:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4013ec:	68f8      	ldr	r0, [r7, #12]
  4013ee:	4b1a      	ldr	r3, [pc, #104]	; (401458 <usart_init_rs232+0x78>)
  4013f0:	4798      	blx	r3

	ul_reg_val = 0;
  4013f2:	4b1a      	ldr	r3, [pc, #104]	; (40145c <usart_init_rs232+0x7c>)
  4013f4:	2200      	movs	r2, #0
  4013f6:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4013f8:	68bb      	ldr	r3, [r7, #8]
  4013fa:	2b00      	cmp	r3, #0
  4013fc:	d009      	beq.n	401412 <usart_init_rs232+0x32>
  4013fe:	68bb      	ldr	r3, [r7, #8]
  401400:	681b      	ldr	r3, [r3, #0]
  401402:	687a      	ldr	r2, [r7, #4]
  401404:	4619      	mov	r1, r3
  401406:	68f8      	ldr	r0, [r7, #12]
  401408:	4b15      	ldr	r3, [pc, #84]	; (401460 <usart_init_rs232+0x80>)
  40140a:	4798      	blx	r3
  40140c:	4603      	mov	r3, r0
  40140e:	2b00      	cmp	r3, #0
  401410:	d001      	beq.n	401416 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401412:	2301      	movs	r3, #1
  401414:	e01b      	b.n	40144e <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401416:	68bb      	ldr	r3, [r7, #8]
  401418:	685a      	ldr	r2, [r3, #4]
  40141a:	68bb      	ldr	r3, [r7, #8]
  40141c:	689b      	ldr	r3, [r3, #8]
  40141e:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401420:	68bb      	ldr	r3, [r7, #8]
  401422:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401424:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401426:	68bb      	ldr	r3, [r7, #8]
  401428:	68db      	ldr	r3, [r3, #12]
  40142a:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40142c:	4b0b      	ldr	r3, [pc, #44]	; (40145c <usart_init_rs232+0x7c>)
  40142e:	681b      	ldr	r3, [r3, #0]
  401430:	4313      	orrs	r3, r2
  401432:	4a0a      	ldr	r2, [pc, #40]	; (40145c <usart_init_rs232+0x7c>)
  401434:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  401436:	4b09      	ldr	r3, [pc, #36]	; (40145c <usart_init_rs232+0x7c>)
  401438:	681b      	ldr	r3, [r3, #0]
  40143a:	4a08      	ldr	r2, [pc, #32]	; (40145c <usart_init_rs232+0x7c>)
  40143c:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  40143e:	68fb      	ldr	r3, [r7, #12]
  401440:	685a      	ldr	r2, [r3, #4]
  401442:	4b06      	ldr	r3, [pc, #24]	; (40145c <usart_init_rs232+0x7c>)
  401444:	681b      	ldr	r3, [r3, #0]
  401446:	431a      	orrs	r2, r3
  401448:	68fb      	ldr	r3, [r7, #12]
  40144a:	605a      	str	r2, [r3, #4]

	return 0;
  40144c:	2300      	movs	r3, #0
}
  40144e:	4618      	mov	r0, r3
  401450:	3710      	adds	r7, #16
  401452:	46bd      	mov	sp, r7
  401454:	bd80      	pop	{r7, pc}
  401456:	bf00      	nop
  401458:	0040138d 	.word	0x0040138d
  40145c:	20400508 	.word	0x20400508
  401460:	00401301 	.word	0x00401301

00401464 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401464:	b480      	push	{r7}
  401466:	b083      	sub	sp, #12
  401468:	af00      	add	r7, sp, #0
  40146a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  40146c:	687b      	ldr	r3, [r7, #4]
  40146e:	2240      	movs	r2, #64	; 0x40
  401470:	601a      	str	r2, [r3, #0]
}
  401472:	bf00      	nop
  401474:	370c      	adds	r7, #12
  401476:	46bd      	mov	sp, r7
  401478:	f85d 7b04 	ldr.w	r7, [sp], #4
  40147c:	4770      	bx	lr
  40147e:	bf00      	nop

00401480 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401480:	b480      	push	{r7}
  401482:	b083      	sub	sp, #12
  401484:	af00      	add	r7, sp, #0
  401486:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401488:	687b      	ldr	r3, [r7, #4]
  40148a:	2288      	movs	r2, #136	; 0x88
  40148c:	601a      	str	r2, [r3, #0]
}
  40148e:	bf00      	nop
  401490:	370c      	adds	r7, #12
  401492:	46bd      	mov	sp, r7
  401494:	f85d 7b04 	ldr.w	r7, [sp], #4
  401498:	4770      	bx	lr
  40149a:	bf00      	nop

0040149c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  40149c:	b480      	push	{r7}
  40149e:	b083      	sub	sp, #12
  4014a0:	af00      	add	r7, sp, #0
  4014a2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4014a4:	687b      	ldr	r3, [r7, #4]
  4014a6:	2210      	movs	r2, #16
  4014a8:	601a      	str	r2, [r3, #0]
}
  4014aa:	bf00      	nop
  4014ac:	370c      	adds	r7, #12
  4014ae:	46bd      	mov	sp, r7
  4014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014b4:	4770      	bx	lr
  4014b6:	bf00      	nop

004014b8 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4014b8:	b480      	push	{r7}
  4014ba:	b083      	sub	sp, #12
  4014bc:	af00      	add	r7, sp, #0
  4014be:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4014c0:	687b      	ldr	r3, [r7, #4]
  4014c2:	2224      	movs	r2, #36	; 0x24
  4014c4:	601a      	str	r2, [r3, #0]
}
  4014c6:	bf00      	nop
  4014c8:	370c      	adds	r7, #12
  4014ca:	46bd      	mov	sp, r7
  4014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014d0:	4770      	bx	lr
  4014d2:	bf00      	nop

004014d4 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  4014d4:	b480      	push	{r7}
  4014d6:	b083      	sub	sp, #12
  4014d8:	af00      	add	r7, sp, #0
  4014da:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  4014dc:	687b      	ldr	r3, [r7, #4]
  4014de:	695b      	ldr	r3, [r3, #20]
}
  4014e0:	4618      	mov	r0, r3
  4014e2:	370c      	adds	r7, #12
  4014e4:	46bd      	mov	sp, r7
  4014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014ea:	4770      	bx	lr

004014ec <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4014ec:	b480      	push	{r7}
  4014ee:	b083      	sub	sp, #12
  4014f0:	af00      	add	r7, sp, #0
  4014f2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4014f4:	687b      	ldr	r3, [r7, #4]
  4014f6:	f44f 7280 	mov.w	r2, #256	; 0x100
  4014fa:	601a      	str	r2, [r3, #0]
}
  4014fc:	bf00      	nop
  4014fe:	370c      	adds	r7, #12
  401500:	46bd      	mov	sp, r7
  401502:	f85d 7b04 	ldr.w	r7, [sp], #4
  401506:	4770      	bx	lr

00401508 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401508:	b480      	push	{r7}
  40150a:	b083      	sub	sp, #12
  40150c:	af00      	add	r7, sp, #0
  40150e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401510:	687b      	ldr	r3, [r7, #4]
  401512:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401516:	601a      	str	r2, [r3, #0]
}
  401518:	bf00      	nop
  40151a:	370c      	adds	r7, #12
  40151c:	46bd      	mov	sp, r7
  40151e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401522:	4770      	bx	lr

00401524 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401524:	b480      	push	{r7}
  401526:	b083      	sub	sp, #12
  401528:	af00      	add	r7, sp, #0
  40152a:	6078      	str	r0, [r7, #4]
  40152c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40152e:	687b      	ldr	r3, [r7, #4]
  401530:	695b      	ldr	r3, [r3, #20]
  401532:	f003 0301 	and.w	r3, r3, #1
  401536:	2b00      	cmp	r3, #0
  401538:	d101      	bne.n	40153e <usart_read+0x1a>
		return 1;
  40153a:	2301      	movs	r3, #1
  40153c:	e006      	b.n	40154c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40153e:	687b      	ldr	r3, [r7, #4]
  401540:	699b      	ldr	r3, [r3, #24]
  401542:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401546:	683b      	ldr	r3, [r7, #0]
  401548:	601a      	str	r2, [r3, #0]

	return 0;
  40154a:	2300      	movs	r3, #0
}
  40154c:	4618      	mov	r0, r3
  40154e:	370c      	adds	r7, #12
  401550:	46bd      	mov	sp, r7
  401552:	f85d 7b04 	ldr.w	r7, [sp], #4
  401556:	4770      	bx	lr

00401558 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401558:	b480      	push	{r7}
  40155a:	b083      	sub	sp, #12
  40155c:	af00      	add	r7, sp, #0
  40155e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401560:	687b      	ldr	r3, [r7, #4]
  401562:	4a04      	ldr	r2, [pc, #16]	; (401574 <usart_disable_writeprotect+0x1c>)
  401564:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401568:	bf00      	nop
  40156a:	370c      	adds	r7, #12
  40156c:	46bd      	mov	sp, r7
  40156e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401572:	4770      	bx	lr
  401574:	55534100 	.word	0x55534100

00401578 <xdmac_channel_get_interrupt_status>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
  401578:	b480      	push	{r7}
  40157a:	b083      	sub	sp, #12
  40157c:	af00      	add	r7, sp, #0
  40157e:	6078      	str	r0, [r7, #4]
  401580:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401582:	687a      	ldr	r2, [r7, #4]
  401584:	683b      	ldr	r3, [r7, #0]
  401586:	019b      	lsls	r3, r3, #6
  401588:	4413      	add	r3, r2
  40158a:	335c      	adds	r3, #92	; 0x5c
  40158c:	681b      	ldr	r3, [r3, #0]
}
  40158e:	4618      	mov	r0, r3
  401590:	370c      	adds	r7, #12
  401592:	46bd      	mov	sp, r7
  401594:	f85d 7b04 	ldr.w	r7, [sp], #4
  401598:	4770      	bx	lr
  40159a:	bf00      	nop

0040159c <xdmac_channel_set_source_addr>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] src_addr Source address
 */
static inline void xdmac_channel_set_source_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t src_addr)
{
  40159c:	b480      	push	{r7}
  40159e:	b085      	sub	sp, #20
  4015a0:	af00      	add	r7, sp, #0
  4015a2:	60f8      	str	r0, [r7, #12]
  4015a4:	60b9      	str	r1, [r7, #8]
  4015a6:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  4015a8:	68fa      	ldr	r2, [r7, #12]
  4015aa:	68bb      	ldr	r3, [r7, #8]
  4015ac:	019b      	lsls	r3, r3, #6
  4015ae:	4413      	add	r3, r2
  4015b0:	3360      	adds	r3, #96	; 0x60
  4015b2:	687a      	ldr	r2, [r7, #4]
  4015b4:	601a      	str	r2, [r3, #0]
}
  4015b6:	bf00      	nop
  4015b8:	3714      	adds	r7, #20
  4015ba:	46bd      	mov	sp, r7
  4015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015c0:	4770      	bx	lr
  4015c2:	bf00      	nop

004015c4 <xdmac_channel_set_destination_addr>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] dst_addr Destination address
 */
static inline void xdmac_channel_set_destination_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t dst_addr)
{
  4015c4:	b480      	push	{r7}
  4015c6:	b085      	sub	sp, #20
  4015c8:	af00      	add	r7, sp, #0
  4015ca:	60f8      	str	r0, [r7, #12]
  4015cc:	60b9      	str	r1, [r7, #8]
  4015ce:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  4015d0:	68fa      	ldr	r2, [r7, #12]
  4015d2:	68bb      	ldr	r3, [r7, #8]
  4015d4:	019b      	lsls	r3, r3, #6
  4015d6:	4413      	add	r3, r2
  4015d8:	3364      	adds	r3, #100	; 0x64
  4015da:	687a      	ldr	r2, [r7, #4]
  4015dc:	601a      	str	r2, [r3, #0]
}
  4015de:	bf00      	nop
  4015e0:	3714      	adds	r7, #20
  4015e2:	46bd      	mov	sp, r7
  4015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015e8:	4770      	bx	lr
  4015ea:	bf00      	nop

004015ec <xdmac_channel_set_microblock_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] ublen Microblock length.
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b085      	sub	sp, #20
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	60f8      	str	r0, [r7, #12]
  4015f4:	60b9      	str	r1, [r7, #8]
  4015f6:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  4015f8:	687b      	ldr	r3, [r7, #4]
  4015fa:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4015fe:	68f9      	ldr	r1, [r7, #12]
  401600:	68bb      	ldr	r3, [r7, #8]
  401602:	019b      	lsls	r3, r3, #6
  401604:	440b      	add	r3, r1
  401606:	3370      	adds	r3, #112	; 0x70
  401608:	601a      	str	r2, [r3, #0]
}
  40160a:	bf00      	nop
  40160c:	3714      	adds	r7, #20
  40160e:	46bd      	mov	sp, r7
  401610:	f85d 7b04 	ldr.w	r7, [sp], #4
  401614:	4770      	bx	lr
  401616:	bf00      	nop

00401618 <xdmac_channel_set_block_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] blen Block length.
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
  401618:	b480      	push	{r7}
  40161a:	b085      	sub	sp, #20
  40161c:	af00      	add	r7, sp, #0
  40161e:	60f8      	str	r0, [r7, #12]
  401620:	60b9      	str	r1, [r7, #8]
  401622:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  401624:	687b      	ldr	r3, [r7, #4]
  401626:	f3c3 020b 	ubfx	r2, r3, #0, #12
  40162a:	68f9      	ldr	r1, [r7, #12]
  40162c:	68bb      	ldr	r3, [r7, #8]
  40162e:	019b      	lsls	r3, r3, #6
  401630:	440b      	add	r3, r1
  401632:	3374      	adds	r3, #116	; 0x74
  401634:	601a      	str	r2, [r3, #0]
}
  401636:	bf00      	nop
  401638:	3714      	adds	r7, #20
  40163a:	46bd      	mov	sp, r7
  40163c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401640:	4770      	bx	lr
  401642:	bf00      	nop

00401644 <xdmac_channel_set_config>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] config Channel configuration.
 */
static inline void xdmac_channel_set_config(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
  401644:	b480      	push	{r7}
  401646:	b085      	sub	sp, #20
  401648:	af00      	add	r7, sp, #0
  40164a:	60f8      	str	r0, [r7, #12]
  40164c:	60b9      	str	r1, [r7, #8]
  40164e:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  401650:	68fa      	ldr	r2, [r7, #12]
  401652:	68bb      	ldr	r3, [r7, #8]
  401654:	019b      	lsls	r3, r3, #6
  401656:	4413      	add	r3, r2
  401658:	3378      	adds	r3, #120	; 0x78
  40165a:	687a      	ldr	r2, [r7, #4]
  40165c:	601a      	str	r2, [r3, #0]
}
  40165e:	bf00      	nop
  401660:	3714      	adds	r7, #20
  401662:	46bd      	mov	sp, r7
  401664:	f85d 7b04 	ldr.w	r7, [sp], #4
  401668:	4770      	bx	lr
  40166a:	bf00      	nop

0040166c <xdmac_channel_set_datastride_mempattern>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] dds_msp Data stride memory pattern.
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
  40166c:	b480      	push	{r7}
  40166e:	b085      	sub	sp, #20
  401670:	af00      	add	r7, sp, #0
  401672:	60f8      	str	r0, [r7, #12]
  401674:	60b9      	str	r1, [r7, #8]
  401676:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  401678:	68fa      	ldr	r2, [r7, #12]
  40167a:	68bb      	ldr	r3, [r7, #8]
  40167c:	019b      	lsls	r3, r3, #6
  40167e:	4413      	add	r3, r2
  401680:	337c      	adds	r3, #124	; 0x7c
  401682:	687a      	ldr	r2, [r7, #4]
  401684:	601a      	str	r2, [r3, #0]
}
  401686:	bf00      	nop
  401688:	3714      	adds	r7, #20
  40168a:	46bd      	mov	sp, r7
  40168c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401690:	4770      	bx	lr
  401692:	bf00      	nop

00401694 <xdmac_channel_set_source_microblock_stride>:
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] subs Source microblock stride.
 */
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
  401694:	b480      	push	{r7}
  401696:	b085      	sub	sp, #20
  401698:	af00      	add	r7, sp, #0
  40169a:	60f8      	str	r0, [r7, #12]
  40169c:	60b9      	str	r1, [r7, #8]
  40169e:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  4016a0:	687b      	ldr	r3, [r7, #4]
  4016a2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4016a6:	68f9      	ldr	r1, [r7, #12]
  4016a8:	68bb      	ldr	r3, [r7, #8]
  4016aa:	3302      	adds	r3, #2
  4016ac:	019b      	lsls	r3, r3, #6
  4016ae:	440b      	add	r3, r1
  4016b0:	601a      	str	r2, [r3, #0]
}
  4016b2:	bf00      	nop
  4016b4:	3714      	adds	r7, #20
  4016b6:	46bd      	mov	sp, r7
  4016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016bc:	4770      	bx	lr
  4016be:	bf00      	nop

004016c0 <xdmac_channel_set_destination_microblock_stride>:
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] dubs Destination microblock stride.
 */
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
  4016c0:	b480      	push	{r7}
  4016c2:	b085      	sub	sp, #20
  4016c4:	af00      	add	r7, sp, #0
  4016c6:	60f8      	str	r0, [r7, #12]
  4016c8:	60b9      	str	r1, [r7, #8]
  4016ca:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  4016cc:	687b      	ldr	r3, [r7, #4]
  4016ce:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4016d2:	68f9      	ldr	r1, [r7, #12]
  4016d4:	68bb      	ldr	r3, [r7, #8]
  4016d6:	3302      	adds	r3, #2
  4016d8:	019b      	lsls	r3, r3, #6
  4016da:	440b      	add	r3, r1
  4016dc:	3304      	adds	r3, #4
  4016de:	601a      	str	r2, [r3, #0]
}
  4016e0:	bf00      	nop
  4016e2:	3714      	adds	r7, #20
  4016e4:	46bd      	mov	sp, r7
  4016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ea:	4770      	bx	lr

004016ec <xdmac_configure_transfer>:
 * \param[in] channel_num The used channel number.
 * \param[in] cfg   The configuration for used channel
 */
void xdmac_configure_transfer(Xdmac *xdmac,
		uint32_t channel_num, xdmac_channel_config_t *cfg)
{
  4016ec:	b580      	push	{r7, lr}
  4016ee:	b084      	sub	sp, #16
  4016f0:	af00      	add	r7, sp, #0
  4016f2:	60f8      	str	r0, [r7, #12]
  4016f4:	60b9      	str	r1, [r7, #8]
  4016f6:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
  4016f8:	68b9      	ldr	r1, [r7, #8]
  4016fa:	68f8      	ldr	r0, [r7, #12]
  4016fc:	4b1e      	ldr	r3, [pc, #120]	; (401778 <xdmac_configure_transfer+0x8c>)
  4016fe:	4798      	blx	r3
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  401700:	687b      	ldr	r3, [r7, #4]
  401702:	685b      	ldr	r3, [r3, #4]
  401704:	461a      	mov	r2, r3
  401706:	68b9      	ldr	r1, [r7, #8]
  401708:	68f8      	ldr	r0, [r7, #12]
  40170a:	4b1c      	ldr	r3, [pc, #112]	; (40177c <xdmac_configure_transfer+0x90>)
  40170c:	4798      	blx	r3
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  40170e:	687b      	ldr	r3, [r7, #4]
  401710:	689b      	ldr	r3, [r3, #8]
  401712:	461a      	mov	r2, r3
  401714:	68b9      	ldr	r1, [r7, #8]
  401716:	68f8      	ldr	r0, [r7, #12]
  401718:	4b19      	ldr	r3, [pc, #100]	; (401780 <xdmac_configure_transfer+0x94>)
  40171a:	4798      	blx	r3
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
  40171c:	687b      	ldr	r3, [r7, #4]
  40171e:	681b      	ldr	r3, [r3, #0]
  401720:	461a      	mov	r2, r3
  401722:	68b9      	ldr	r1, [r7, #8]
  401724:	68f8      	ldr	r0, [r7, #12]
  401726:	4b17      	ldr	r3, [pc, #92]	; (401784 <xdmac_configure_transfer+0x98>)
  401728:	4798      	blx	r3
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
  40172a:	687b      	ldr	r3, [r7, #4]
  40172c:	691b      	ldr	r3, [r3, #16]
  40172e:	461a      	mov	r2, r3
  401730:	68b9      	ldr	r1, [r7, #8]
  401732:	68f8      	ldr	r0, [r7, #12]
  401734:	4b14      	ldr	r3, [pc, #80]	; (401788 <xdmac_configure_transfer+0x9c>)
  401736:	4798      	blx	r3
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  401738:	687b      	ldr	r3, [r7, #4]
  40173a:	695b      	ldr	r3, [r3, #20]
  40173c:	461a      	mov	r2, r3
  40173e:	68b9      	ldr	r1, [r7, #8]
  401740:	68f8      	ldr	r0, [r7, #12]
  401742:	4b12      	ldr	r3, [pc, #72]	; (40178c <xdmac_configure_transfer+0xa0>)
  401744:	4798      	blx	r3
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
  401746:	687b      	ldr	r3, [r7, #4]
  401748:	699b      	ldr	r3, [r3, #24]
  40174a:	461a      	mov	r2, r3
  40174c:	68b9      	ldr	r1, [r7, #8]
  40174e:	68f8      	ldr	r0, [r7, #12]
  401750:	4b0f      	ldr	r3, [pc, #60]	; (401790 <xdmac_configure_transfer+0xa4>)
  401752:	4798      	blx	r3
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
  401754:	687b      	ldr	r3, [r7, #4]
  401756:	69db      	ldr	r3, [r3, #28]
  401758:	461a      	mov	r2, r3
  40175a:	68b9      	ldr	r1, [r7, #8]
  40175c:	68f8      	ldr	r0, [r7, #12]
  40175e:	4b0d      	ldr	r3, [pc, #52]	; (401794 <xdmac_configure_transfer+0xa8>)
  401760:	4798      	blx	r3
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  401762:	687b      	ldr	r3, [r7, #4]
  401764:	68db      	ldr	r3, [r3, #12]
  401766:	461a      	mov	r2, r3
  401768:	68b9      	ldr	r1, [r7, #8]
  40176a:	68f8      	ldr	r0, [r7, #12]
  40176c:	4b0a      	ldr	r3, [pc, #40]	; (401798 <xdmac_configure_transfer+0xac>)
  40176e:	4798      	blx	r3
  401770:	bf00      	nop
  401772:	3710      	adds	r7, #16
  401774:	46bd      	mov	sp, r7
  401776:	bd80      	pop	{r7, pc}
  401778:	00401579 	.word	0x00401579
  40177c:	0040159d 	.word	0x0040159d
  401780:	004015c5 	.word	0x004015c5
  401784:	004015ed 	.word	0x004015ed
  401788:	00401619 	.word	0x00401619
  40178c:	0040166d 	.word	0x0040166d
  401790:	00401695 	.word	0x00401695
  401794:	004016c1 	.word	0x004016c1
  401798:	00401645 	.word	0x00401645

0040179c <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  40179c:	b480      	push	{r7}
  40179e:	b083      	sub	sp, #12
  4017a0:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4017a2:	f3ef 8310 	mrs	r3, PRIMASK
  4017a6:	607b      	str	r3, [r7, #4]
  return(result);
  4017a8:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4017aa:	2b00      	cmp	r3, #0
  4017ac:	bf0c      	ite	eq
  4017ae:	2301      	moveq	r3, #1
  4017b0:	2300      	movne	r3, #0
  4017b2:	b2db      	uxtb	r3, r3
  4017b4:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4017b6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4017b8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4017bc:	4b04      	ldr	r3, [pc, #16]	; (4017d0 <cpu_irq_save+0x34>)
  4017be:	2200      	movs	r2, #0
  4017c0:	701a      	strb	r2, [r3, #0]
	return flags;
  4017c2:	683b      	ldr	r3, [r7, #0]
}
  4017c4:	4618      	mov	r0, r3
  4017c6:	370c      	adds	r7, #12
  4017c8:	46bd      	mov	sp, r7
  4017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017ce:	4770      	bx	lr
  4017d0:	20400000 	.word	0x20400000

004017d4 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4017d4:	b480      	push	{r7}
  4017d6:	b083      	sub	sp, #12
  4017d8:	af00      	add	r7, sp, #0
  4017da:	6078      	str	r0, [r7, #4]
	return (flags);
  4017dc:	687b      	ldr	r3, [r7, #4]
  4017de:	2b00      	cmp	r3, #0
  4017e0:	bf14      	ite	ne
  4017e2:	2301      	movne	r3, #1
  4017e4:	2300      	moveq	r3, #0
  4017e6:	b2db      	uxtb	r3, r3
}
  4017e8:	4618      	mov	r0, r3
  4017ea:	370c      	adds	r7, #12
  4017ec:	46bd      	mov	sp, r7
  4017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017f2:	4770      	bx	lr

004017f4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4017f4:	b580      	push	{r7, lr}
  4017f6:	b082      	sub	sp, #8
  4017f8:	af00      	add	r7, sp, #0
  4017fa:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4017fc:	6878      	ldr	r0, [r7, #4]
  4017fe:	4b07      	ldr	r3, [pc, #28]	; (40181c <cpu_irq_restore+0x28>)
  401800:	4798      	blx	r3
  401802:	4603      	mov	r3, r0
  401804:	2b00      	cmp	r3, #0
  401806:	d005      	beq.n	401814 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401808:	4b05      	ldr	r3, [pc, #20]	; (401820 <cpu_irq_restore+0x2c>)
  40180a:	2201      	movs	r2, #1
  40180c:	701a      	strb	r2, [r3, #0]
  40180e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401812:	b662      	cpsie	i
}
  401814:	bf00      	nop
  401816:	3708      	adds	r7, #8
  401818:	46bd      	mov	sp, r7
  40181a:	bd80      	pop	{r7, pc}
  40181c:	004017d5 	.word	0x004017d5
  401820:	20400000 	.word	0x20400000

00401824 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401824:	b580      	push	{r7, lr}
  401826:	b084      	sub	sp, #16
  401828:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40182a:	4b1e      	ldr	r3, [pc, #120]	; (4018a4 <Reset_Handler+0x80>)
  40182c:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40182e:	4b1e      	ldr	r3, [pc, #120]	; (4018a8 <Reset_Handler+0x84>)
  401830:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401832:	68fa      	ldr	r2, [r7, #12]
  401834:	68bb      	ldr	r3, [r7, #8]
  401836:	429a      	cmp	r2, r3
  401838:	d00c      	beq.n	401854 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40183a:	e007      	b.n	40184c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  40183c:	68bb      	ldr	r3, [r7, #8]
  40183e:	1d1a      	adds	r2, r3, #4
  401840:	60ba      	str	r2, [r7, #8]
  401842:	68fa      	ldr	r2, [r7, #12]
  401844:	1d11      	adds	r1, r2, #4
  401846:	60f9      	str	r1, [r7, #12]
  401848:	6812      	ldr	r2, [r2, #0]
  40184a:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  40184c:	68bb      	ldr	r3, [r7, #8]
  40184e:	4a17      	ldr	r2, [pc, #92]	; (4018ac <Reset_Handler+0x88>)
  401850:	4293      	cmp	r3, r2
  401852:	d3f3      	bcc.n	40183c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401854:	4b16      	ldr	r3, [pc, #88]	; (4018b0 <Reset_Handler+0x8c>)
  401856:	60bb      	str	r3, [r7, #8]
  401858:	e004      	b.n	401864 <Reset_Handler+0x40>
                *pDest++ = 0;
  40185a:	68bb      	ldr	r3, [r7, #8]
  40185c:	1d1a      	adds	r2, r3, #4
  40185e:	60ba      	str	r2, [r7, #8]
  401860:	2200      	movs	r2, #0
  401862:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401864:	68bb      	ldr	r3, [r7, #8]
  401866:	4a13      	ldr	r2, [pc, #76]	; (4018b4 <Reset_Handler+0x90>)
  401868:	4293      	cmp	r3, r2
  40186a:	d3f6      	bcc.n	40185a <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  40186c:	4b12      	ldr	r3, [pc, #72]	; (4018b8 <Reset_Handler+0x94>)
  40186e:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401870:	4a12      	ldr	r2, [pc, #72]	; (4018bc <Reset_Handler+0x98>)
  401872:	68fb      	ldr	r3, [r7, #12]
  401874:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401878:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40187a:	4b11      	ldr	r3, [pc, #68]	; (4018c0 <Reset_Handler+0x9c>)
  40187c:	4798      	blx	r3
  40187e:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401880:	4a10      	ldr	r2, [pc, #64]	; (4018c4 <Reset_Handler+0xa0>)
  401882:	4b10      	ldr	r3, [pc, #64]	; (4018c4 <Reset_Handler+0xa0>)
  401884:	681b      	ldr	r3, [r3, #0]
  401886:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40188a:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40188c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  401890:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401894:	6878      	ldr	r0, [r7, #4]
  401896:	4b0c      	ldr	r3, [pc, #48]	; (4018c8 <Reset_Handler+0xa4>)
  401898:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40189a:	4b0c      	ldr	r3, [pc, #48]	; (4018cc <Reset_Handler+0xa8>)
  40189c:	4798      	blx	r3

        /* Branch to main function */
        main();
  40189e:	4b0c      	ldr	r3, [pc, #48]	; (4018d0 <Reset_Handler+0xac>)
  4018a0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4018a2:	e7fe      	b.n	4018a2 <Reset_Handler+0x7e>
  4018a4:	004023d8 	.word	0x004023d8
  4018a8:	20400000 	.word	0x20400000
  4018ac:	20400478 	.word	0x20400478
  4018b0:	20400478 	.word	0x20400478
  4018b4:	204005f8 	.word	0x204005f8
  4018b8:	00400000 	.word	0x00400000
  4018bc:	e000ed00 	.word	0xe000ed00
  4018c0:	0040179d 	.word	0x0040179d
  4018c4:	e000ed88 	.word	0xe000ed88
  4018c8:	004017f5 	.word	0x004017f5
  4018cc:	00402271 	.word	0x00402271
  4018d0:	004021f9 	.word	0x004021f9

004018d4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4018d4:	b480      	push	{r7}
  4018d6:	af00      	add	r7, sp, #0
        while (1) {
        }
  4018d8:	e7fe      	b.n	4018d8 <Dummy_Handler+0x4>
  4018da:	bf00      	nop

004018dc <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4018dc:	b480      	push	{r7}
  4018de:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4018e0:	4b52      	ldr	r3, [pc, #328]	; (401a2c <SystemCoreClockUpdate+0x150>)
  4018e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4018e4:	f003 0303 	and.w	r3, r3, #3
  4018e8:	2b01      	cmp	r3, #1
  4018ea:	d014      	beq.n	401916 <SystemCoreClockUpdate+0x3a>
  4018ec:	2b01      	cmp	r3, #1
  4018ee:	d302      	bcc.n	4018f6 <SystemCoreClockUpdate+0x1a>
  4018f0:	2b02      	cmp	r3, #2
  4018f2:	d038      	beq.n	401966 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4018f4:	e07a      	b.n	4019ec <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4018f6:	4b4e      	ldr	r3, [pc, #312]	; (401a30 <SystemCoreClockUpdate+0x154>)
  4018f8:	695b      	ldr	r3, [r3, #20]
  4018fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4018fe:	2b00      	cmp	r3, #0
  401900:	d004      	beq.n	40190c <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401902:	4b4c      	ldr	r3, [pc, #304]	; (401a34 <SystemCoreClockUpdate+0x158>)
  401904:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401908:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  40190a:	e06f      	b.n	4019ec <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40190c:	4b49      	ldr	r3, [pc, #292]	; (401a34 <SystemCoreClockUpdate+0x158>)
  40190e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401912:	601a      	str	r2, [r3, #0]
      }
    break;
  401914:	e06a      	b.n	4019ec <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401916:	4b45      	ldr	r3, [pc, #276]	; (401a2c <SystemCoreClockUpdate+0x150>)
  401918:	6a1b      	ldr	r3, [r3, #32]
  40191a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40191e:	2b00      	cmp	r3, #0
  401920:	d003      	beq.n	40192a <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401922:	4b44      	ldr	r3, [pc, #272]	; (401a34 <SystemCoreClockUpdate+0x158>)
  401924:	4a44      	ldr	r2, [pc, #272]	; (401a38 <SystemCoreClockUpdate+0x15c>)
  401926:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  401928:	e060      	b.n	4019ec <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40192a:	4b42      	ldr	r3, [pc, #264]	; (401a34 <SystemCoreClockUpdate+0x158>)
  40192c:	4a43      	ldr	r2, [pc, #268]	; (401a3c <SystemCoreClockUpdate+0x160>)
  40192e:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401930:	4b3e      	ldr	r3, [pc, #248]	; (401a2c <SystemCoreClockUpdate+0x150>)
  401932:	6a1b      	ldr	r3, [r3, #32]
  401934:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401938:	2b10      	cmp	r3, #16
  40193a:	d004      	beq.n	401946 <SystemCoreClockUpdate+0x6a>
  40193c:	2b20      	cmp	r3, #32
  40193e:	d008      	beq.n	401952 <SystemCoreClockUpdate+0x76>
  401940:	2b00      	cmp	r3, #0
  401942:	d00e      	beq.n	401962 <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401944:	e00e      	b.n	401964 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401946:	4b3b      	ldr	r3, [pc, #236]	; (401a34 <SystemCoreClockUpdate+0x158>)
  401948:	681b      	ldr	r3, [r3, #0]
  40194a:	005b      	lsls	r3, r3, #1
  40194c:	4a39      	ldr	r2, [pc, #228]	; (401a34 <SystemCoreClockUpdate+0x158>)
  40194e:	6013      	str	r3, [r2, #0]
          break;
  401950:	e008      	b.n	401964 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401952:	4b38      	ldr	r3, [pc, #224]	; (401a34 <SystemCoreClockUpdate+0x158>)
  401954:	681a      	ldr	r2, [r3, #0]
  401956:	4613      	mov	r3, r2
  401958:	005b      	lsls	r3, r3, #1
  40195a:	4413      	add	r3, r2
  40195c:	4a35      	ldr	r2, [pc, #212]	; (401a34 <SystemCoreClockUpdate+0x158>)
  40195e:	6013      	str	r3, [r2, #0]
          break;
  401960:	e000      	b.n	401964 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  401962:	bf00      	nop

          default:
          break;
        }
      }
    break;
  401964:	e042      	b.n	4019ec <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401966:	4b31      	ldr	r3, [pc, #196]	; (401a2c <SystemCoreClockUpdate+0x150>)
  401968:	6a1b      	ldr	r3, [r3, #32]
  40196a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40196e:	2b00      	cmp	r3, #0
  401970:	d003      	beq.n	40197a <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401972:	4b30      	ldr	r3, [pc, #192]	; (401a34 <SystemCoreClockUpdate+0x158>)
  401974:	4a30      	ldr	r2, [pc, #192]	; (401a38 <SystemCoreClockUpdate+0x15c>)
  401976:	601a      	str	r2, [r3, #0]
  401978:	e01c      	b.n	4019b4 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40197a:	4b2e      	ldr	r3, [pc, #184]	; (401a34 <SystemCoreClockUpdate+0x158>)
  40197c:	4a2f      	ldr	r2, [pc, #188]	; (401a3c <SystemCoreClockUpdate+0x160>)
  40197e:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401980:	4b2a      	ldr	r3, [pc, #168]	; (401a2c <SystemCoreClockUpdate+0x150>)
  401982:	6a1b      	ldr	r3, [r3, #32]
  401984:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401988:	2b10      	cmp	r3, #16
  40198a:	d004      	beq.n	401996 <SystemCoreClockUpdate+0xba>
  40198c:	2b20      	cmp	r3, #32
  40198e:	d008      	beq.n	4019a2 <SystemCoreClockUpdate+0xc6>
  401990:	2b00      	cmp	r3, #0
  401992:	d00e      	beq.n	4019b2 <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401994:	e00e      	b.n	4019b4 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401996:	4b27      	ldr	r3, [pc, #156]	; (401a34 <SystemCoreClockUpdate+0x158>)
  401998:	681b      	ldr	r3, [r3, #0]
  40199a:	005b      	lsls	r3, r3, #1
  40199c:	4a25      	ldr	r2, [pc, #148]	; (401a34 <SystemCoreClockUpdate+0x158>)
  40199e:	6013      	str	r3, [r2, #0]
          break;
  4019a0:	e008      	b.n	4019b4 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4019a2:	4b24      	ldr	r3, [pc, #144]	; (401a34 <SystemCoreClockUpdate+0x158>)
  4019a4:	681a      	ldr	r2, [r3, #0]
  4019a6:	4613      	mov	r3, r2
  4019a8:	005b      	lsls	r3, r3, #1
  4019aa:	4413      	add	r3, r2
  4019ac:	4a21      	ldr	r2, [pc, #132]	; (401a34 <SystemCoreClockUpdate+0x158>)
  4019ae:	6013      	str	r3, [r2, #0]
          break;
  4019b0:	e000      	b.n	4019b4 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4019b2:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4019b4:	4b1d      	ldr	r3, [pc, #116]	; (401a2c <SystemCoreClockUpdate+0x150>)
  4019b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4019b8:	f003 0303 	and.w	r3, r3, #3
  4019bc:	2b02      	cmp	r3, #2
  4019be:	d114      	bne.n	4019ea <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4019c0:	4b1a      	ldr	r3, [pc, #104]	; (401a2c <SystemCoreClockUpdate+0x150>)
  4019c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4019c4:	4b1e      	ldr	r3, [pc, #120]	; (401a40 <SystemCoreClockUpdate+0x164>)
  4019c6:	4013      	ands	r3, r2
  4019c8:	0c1b      	lsrs	r3, r3, #16
  4019ca:	3301      	adds	r3, #1
  4019cc:	4a19      	ldr	r2, [pc, #100]	; (401a34 <SystemCoreClockUpdate+0x158>)
  4019ce:	6812      	ldr	r2, [r2, #0]
  4019d0:	fb02 f303 	mul.w	r3, r2, r3
  4019d4:	4a17      	ldr	r2, [pc, #92]	; (401a34 <SystemCoreClockUpdate+0x158>)
  4019d6:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4019d8:	4b14      	ldr	r3, [pc, #80]	; (401a2c <SystemCoreClockUpdate+0x150>)
  4019da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4019dc:	b2db      	uxtb	r3, r3
  4019de:	4a15      	ldr	r2, [pc, #84]	; (401a34 <SystemCoreClockUpdate+0x158>)
  4019e0:	6812      	ldr	r2, [r2, #0]
  4019e2:	fbb2 f3f3 	udiv	r3, r2, r3
  4019e6:	4a13      	ldr	r2, [pc, #76]	; (401a34 <SystemCoreClockUpdate+0x158>)
  4019e8:	6013      	str	r3, [r2, #0]
      }
    break;
  4019ea:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4019ec:	4b0f      	ldr	r3, [pc, #60]	; (401a2c <SystemCoreClockUpdate+0x150>)
  4019ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4019f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4019f4:	2b70      	cmp	r3, #112	; 0x70
  4019f6:	d108      	bne.n	401a0a <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4019f8:	4b0e      	ldr	r3, [pc, #56]	; (401a34 <SystemCoreClockUpdate+0x158>)
  4019fa:	681b      	ldr	r3, [r3, #0]
  4019fc:	4a11      	ldr	r2, [pc, #68]	; (401a44 <SystemCoreClockUpdate+0x168>)
  4019fe:	fba2 2303 	umull	r2, r3, r2, r3
  401a02:	085b      	lsrs	r3, r3, #1
  401a04:	4a0b      	ldr	r2, [pc, #44]	; (401a34 <SystemCoreClockUpdate+0x158>)
  401a06:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401a08:	e00a      	b.n	401a20 <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401a0a:	4b08      	ldr	r3, [pc, #32]	; (401a2c <SystemCoreClockUpdate+0x150>)
  401a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401a0e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401a12:	091b      	lsrs	r3, r3, #4
  401a14:	4a07      	ldr	r2, [pc, #28]	; (401a34 <SystemCoreClockUpdate+0x158>)
  401a16:	6812      	ldr	r2, [r2, #0]
  401a18:	fa22 f303 	lsr.w	r3, r2, r3
  401a1c:	4a05      	ldr	r2, [pc, #20]	; (401a34 <SystemCoreClockUpdate+0x158>)
  401a1e:	6013      	str	r3, [r2, #0]
  }
}
  401a20:	bf00      	nop
  401a22:	46bd      	mov	sp, r7
  401a24:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a28:	4770      	bx	lr
  401a2a:	bf00      	nop
  401a2c:	400e0600 	.word	0x400e0600
  401a30:	400e1810 	.word	0x400e1810
  401a34:	20400004 	.word	0x20400004
  401a38:	00b71b00 	.word	0x00b71b00
  401a3c:	003d0900 	.word	0x003d0900
  401a40:	07ff0000 	.word	0x07ff0000
  401a44:	aaaaaaab 	.word	0xaaaaaaab

00401a48 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401a48:	b480      	push	{r7}
  401a4a:	b083      	sub	sp, #12
  401a4c:	af00      	add	r7, sp, #0
  401a4e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401a50:	687b      	ldr	r3, [r7, #4]
  401a52:	4a19      	ldr	r2, [pc, #100]	; (401ab8 <system_init_flash+0x70>)
  401a54:	4293      	cmp	r3, r2
  401a56:	d804      	bhi.n	401a62 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401a58:	4b18      	ldr	r3, [pc, #96]	; (401abc <system_init_flash+0x74>)
  401a5a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401a5e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401a60:	e023      	b.n	401aaa <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401a62:	687b      	ldr	r3, [r7, #4]
  401a64:	4a16      	ldr	r2, [pc, #88]	; (401ac0 <system_init_flash+0x78>)
  401a66:	4293      	cmp	r3, r2
  401a68:	d803      	bhi.n	401a72 <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401a6a:	4b14      	ldr	r3, [pc, #80]	; (401abc <system_init_flash+0x74>)
  401a6c:	4a15      	ldr	r2, [pc, #84]	; (401ac4 <system_init_flash+0x7c>)
  401a6e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401a70:	e01b      	b.n	401aaa <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401a72:	687b      	ldr	r3, [r7, #4]
  401a74:	4a14      	ldr	r2, [pc, #80]	; (401ac8 <system_init_flash+0x80>)
  401a76:	4293      	cmp	r3, r2
  401a78:	d803      	bhi.n	401a82 <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401a7a:	4b10      	ldr	r3, [pc, #64]	; (401abc <system_init_flash+0x74>)
  401a7c:	4a13      	ldr	r2, [pc, #76]	; (401acc <system_init_flash+0x84>)
  401a7e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401a80:	e013      	b.n	401aaa <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401a82:	687b      	ldr	r3, [r7, #4]
  401a84:	4a12      	ldr	r2, [pc, #72]	; (401ad0 <system_init_flash+0x88>)
  401a86:	4293      	cmp	r3, r2
  401a88:	d803      	bhi.n	401a92 <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401a8a:	4b0c      	ldr	r3, [pc, #48]	; (401abc <system_init_flash+0x74>)
  401a8c:	4a11      	ldr	r2, [pc, #68]	; (401ad4 <system_init_flash+0x8c>)
  401a8e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401a90:	e00b      	b.n	401aaa <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401a92:	687b      	ldr	r3, [r7, #4]
  401a94:	4a10      	ldr	r2, [pc, #64]	; (401ad8 <system_init_flash+0x90>)
  401a96:	4293      	cmp	r3, r2
  401a98:	d804      	bhi.n	401aa4 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401a9a:	4b08      	ldr	r3, [pc, #32]	; (401abc <system_init_flash+0x74>)
  401a9c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401aa0:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401aa2:	e002      	b.n	401aaa <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401aa4:	4b05      	ldr	r3, [pc, #20]	; (401abc <system_init_flash+0x74>)
  401aa6:	4a0d      	ldr	r2, [pc, #52]	; (401adc <system_init_flash+0x94>)
  401aa8:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401aaa:	bf00      	nop
  401aac:	370c      	adds	r7, #12
  401aae:	46bd      	mov	sp, r7
  401ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ab4:	4770      	bx	lr
  401ab6:	bf00      	nop
  401ab8:	01312cff 	.word	0x01312cff
  401abc:	400e0c00 	.word	0x400e0c00
  401ac0:	026259ff 	.word	0x026259ff
  401ac4:	04000100 	.word	0x04000100
  401ac8:	039386ff 	.word	0x039386ff
  401acc:	04000200 	.word	0x04000200
  401ad0:	04c4b3ff 	.word	0x04c4b3ff
  401ad4:	04000300 	.word	0x04000300
  401ad8:	05f5e0ff 	.word	0x05f5e0ff
  401adc:	04000500 	.word	0x04000500

00401ae0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401ae0:	b480      	push	{r7}
  401ae2:	b083      	sub	sp, #12
  401ae4:	af00      	add	r7, sp, #0
  401ae6:	4603      	mov	r3, r0
  401ae8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401aea:	4909      	ldr	r1, [pc, #36]	; (401b10 <NVIC_EnableIRQ+0x30>)
  401aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401af0:	095b      	lsrs	r3, r3, #5
  401af2:	79fa      	ldrb	r2, [r7, #7]
  401af4:	f002 021f 	and.w	r2, r2, #31
  401af8:	2001      	movs	r0, #1
  401afa:	fa00 f202 	lsl.w	r2, r0, r2
  401afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401b02:	bf00      	nop
  401b04:	370c      	adds	r7, #12
  401b06:	46bd      	mov	sp, r7
  401b08:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b0c:	4770      	bx	lr
  401b0e:	bf00      	nop
  401b10:	e000e100 	.word	0xe000e100

00401b14 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401b14:	b480      	push	{r7}
  401b16:	b083      	sub	sp, #12
  401b18:	af00      	add	r7, sp, #0
  401b1a:	4603      	mov	r3, r0
  401b1c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401b1e:	4909      	ldr	r1, [pc, #36]	; (401b44 <NVIC_ClearPendingIRQ+0x30>)
  401b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401b24:	095b      	lsrs	r3, r3, #5
  401b26:	79fa      	ldrb	r2, [r7, #7]
  401b28:	f002 021f 	and.w	r2, r2, #31
  401b2c:	2001      	movs	r0, #1
  401b2e:	fa00 f202 	lsl.w	r2, r0, r2
  401b32:	3360      	adds	r3, #96	; 0x60
  401b34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401b38:	bf00      	nop
  401b3a:	370c      	adds	r7, #12
  401b3c:	46bd      	mov	sp, r7
  401b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b42:	4770      	bx	lr
  401b44:	e000e100 	.word	0xe000e100

00401b48 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401b48:	b480      	push	{r7}
  401b4a:	b083      	sub	sp, #12
  401b4c:	af00      	add	r7, sp, #0
  401b4e:	4603      	mov	r3, r0
  401b50:	6039      	str	r1, [r7, #0]
  401b52:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401b58:	2b00      	cmp	r3, #0
  401b5a:	da0b      	bge.n	401b74 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401b5c:	490d      	ldr	r1, [pc, #52]	; (401b94 <NVIC_SetPriority+0x4c>)
  401b5e:	79fb      	ldrb	r3, [r7, #7]
  401b60:	f003 030f 	and.w	r3, r3, #15
  401b64:	3b04      	subs	r3, #4
  401b66:	683a      	ldr	r2, [r7, #0]
  401b68:	b2d2      	uxtb	r2, r2
  401b6a:	0152      	lsls	r2, r2, #5
  401b6c:	b2d2      	uxtb	r2, r2
  401b6e:	440b      	add	r3, r1
  401b70:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401b72:	e009      	b.n	401b88 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401b74:	4908      	ldr	r1, [pc, #32]	; (401b98 <NVIC_SetPriority+0x50>)
  401b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401b7a:	683a      	ldr	r2, [r7, #0]
  401b7c:	b2d2      	uxtb	r2, r2
  401b7e:	0152      	lsls	r2, r2, #5
  401b80:	b2d2      	uxtb	r2, r2
  401b82:	440b      	add	r3, r1
  401b84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401b88:	bf00      	nop
  401b8a:	370c      	adds	r7, #12
  401b8c:	46bd      	mov	sp, r7
  401b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b92:	4770      	bx	lr
  401b94:	e000ed00 	.word	0xe000ed00
  401b98:	e000e100 	.word	0xe000e100

00401b9c <SCB_CleanInvalidateDCache>:
/** \brief Clean & Invalidate D-Cache

    The function cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache(void)
{
  401b9c:	b480      	push	{r7}
  401b9e:	b08b      	sub	sp, #44	; 0x2c
  401ba0:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401ba2:	4b22      	ldr	r3, [pc, #136]	; (401c2c <SCB_CleanInvalidateDCache+0x90>)
  401ba4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401ba8:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  401baa:	69fb      	ldr	r3, [r7, #28]
  401bac:	0b5b      	lsrs	r3, r3, #13
  401bae:	f3c3 030e 	ubfx	r3, r3, #0, #15
  401bb2:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401bb4:	69fb      	ldr	r3, [r7, #28]
  401bb6:	f003 0307 	and.w	r3, r3, #7
  401bba:	3304      	adds	r3, #4
  401bbc:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  401bbe:	69fb      	ldr	r3, [r7, #28]
  401bc0:	08db      	lsrs	r3, r3, #3
  401bc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401bc6:	617b      	str	r3, [r7, #20]
  401bc8:	697b      	ldr	r3, [r7, #20]
  401bca:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401bcc:	68fb      	ldr	r3, [r7, #12]
  401bce:	fab3 f383 	clz	r3, r3
  401bd2:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401bd4:	687b      	ldr	r3, [r7, #4]
  401bd6:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401bd8:	f003 031f 	and.w	r3, r3, #31
  401bdc:	613b      	str	r3, [r7, #16]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401bde:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
  401be2:	697b      	ldr	r3, [r7, #20]
  401be4:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401be6:	6a3a      	ldr	r2, [r7, #32]
  401be8:	693b      	ldr	r3, [r7, #16]
  401bea:	fa02 f303 	lsl.w	r3, r2, r3
  401bee:	4619      	mov	r1, r3
  401bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401bf2:	69bb      	ldr	r3, [r7, #24]
  401bf4:	fa02 f303 	lsl.w	r3, r2, r3
  401bf8:	430b      	orrs	r3, r1
  401bfa:	60bb      	str	r3, [r7, #8]
              SCB->DCCISW = sw;
  401bfc:	4a0b      	ldr	r2, [pc, #44]	; (401c2c <SCB_CleanInvalidateDCache+0x90>)
  401bfe:	68bb      	ldr	r3, [r7, #8]
  401c00:	f8c2 3274 	str.w	r3, [r2, #628]	; 0x274
            } while(tmpways--);
  401c04:	6a3b      	ldr	r3, [r7, #32]
  401c06:	1e5a      	subs	r2, r3, #1
  401c08:	623a      	str	r2, [r7, #32]
  401c0a:	2b00      	cmp	r3, #0
  401c0c:	d1eb      	bne.n	401be6 <SCB_CleanInvalidateDCache+0x4a>
        } while(sets--);
  401c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c10:	1e5a      	subs	r2, r3, #1
  401c12:	627a      	str	r2, [r7, #36]	; 0x24
  401c14:	2b00      	cmp	r3, #0
  401c16:	d1e4      	bne.n	401be2 <SCB_CleanInvalidateDCache+0x46>
  401c18:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  401c1c:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
 #endif
}
  401c20:	bf00      	nop
  401c22:	372c      	adds	r7, #44	; 0x2c
  401c24:	46bd      	mov	sp, r7
  401c26:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c2a:	4770      	bx	lr
  401c2c:	e000ed00 	.word	0xe000ed00

00401c30 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401c30:	b480      	push	{r7}
  401c32:	b083      	sub	sp, #12
  401c34:	af00      	add	r7, sp, #0
  401c36:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401c38:	687b      	ldr	r3, [r7, #4]
  401c3a:	2b07      	cmp	r3, #7
  401c3c:	d825      	bhi.n	401c8a <osc_get_rate+0x5a>
  401c3e:	a201      	add	r2, pc, #4	; (adr r2, 401c44 <osc_get_rate+0x14>)
  401c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401c44:	00401c65 	.word	0x00401c65
  401c48:	00401c6b 	.word	0x00401c6b
  401c4c:	00401c71 	.word	0x00401c71
  401c50:	00401c77 	.word	0x00401c77
  401c54:	00401c7b 	.word	0x00401c7b
  401c58:	00401c7f 	.word	0x00401c7f
  401c5c:	00401c83 	.word	0x00401c83
  401c60:	00401c87 	.word	0x00401c87
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401c64:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401c68:	e010      	b.n	401c8c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401c6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401c6e:	e00d      	b.n	401c8c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401c70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401c74:	e00a      	b.n	401c8c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401c76:	4b08      	ldr	r3, [pc, #32]	; (401c98 <osc_get_rate+0x68>)
  401c78:	e008      	b.n	401c8c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401c7a:	4b08      	ldr	r3, [pc, #32]	; (401c9c <osc_get_rate+0x6c>)
  401c7c:	e006      	b.n	401c8c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401c7e:	4b08      	ldr	r3, [pc, #32]	; (401ca0 <osc_get_rate+0x70>)
  401c80:	e004      	b.n	401c8c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401c82:	4b07      	ldr	r3, [pc, #28]	; (401ca0 <osc_get_rate+0x70>)
  401c84:	e002      	b.n	401c8c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401c86:	4b06      	ldr	r3, [pc, #24]	; (401ca0 <osc_get_rate+0x70>)
  401c88:	e000      	b.n	401c8c <osc_get_rate+0x5c>
	}

	return 0;
  401c8a:	2300      	movs	r3, #0
}
  401c8c:	4618      	mov	r0, r3
  401c8e:	370c      	adds	r7, #12
  401c90:	46bd      	mov	sp, r7
  401c92:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c96:	4770      	bx	lr
  401c98:	003d0900 	.word	0x003d0900
  401c9c:	007a1200 	.word	0x007a1200
  401ca0:	00b71b00 	.word	0x00b71b00

00401ca4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401ca4:	b580      	push	{r7, lr}
  401ca6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401ca8:	2006      	movs	r0, #6
  401caa:	4b05      	ldr	r3, [pc, #20]	; (401cc0 <sysclk_get_main_hz+0x1c>)
  401cac:	4798      	blx	r3
  401cae:	4602      	mov	r2, r0
  401cb0:	4613      	mov	r3, r2
  401cb2:	009b      	lsls	r3, r3, #2
  401cb4:	4413      	add	r3, r2
  401cb6:	009a      	lsls	r2, r3, #2
  401cb8:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401cba:	4618      	mov	r0, r3
  401cbc:	bd80      	pop	{r7, pc}
  401cbe:	bf00      	nop
  401cc0:	00401c31 	.word	0x00401c31

00401cc4 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401cc4:	b580      	push	{r7, lr}
  401cc6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401cc8:	4b02      	ldr	r3, [pc, #8]	; (401cd4 <sysclk_get_peripheral_hz+0x10>)
  401cca:	4798      	blx	r3
  401ccc:	4603      	mov	r3, r0
  401cce:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401cd0:	4618      	mov	r0, r3
  401cd2:	bd80      	pop	{r7, pc}
  401cd4:	00401ca5 	.word	0x00401ca5

00401cd8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401cd8:	b580      	push	{r7, lr}
  401cda:	b082      	sub	sp, #8
  401cdc:	af00      	add	r7, sp, #0
  401cde:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401ce0:	6878      	ldr	r0, [r7, #4]
  401ce2:	4b03      	ldr	r3, [pc, #12]	; (401cf0 <sysclk_enable_peripheral_clock+0x18>)
  401ce4:	4798      	blx	r3
}
  401ce6:	bf00      	nop
  401ce8:	3708      	adds	r7, #8
  401cea:	46bd      	mov	sp, r7
  401cec:	bd80      	pop	{r7, pc}
  401cee:	bf00      	nop
  401cf0:	00401249 	.word	0x00401249

00401cf4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401cf4:	b580      	push	{r7, lr}
  401cf6:	b084      	sub	sp, #16
  401cf8:	af00      	add	r7, sp, #0
  401cfa:	6078      	str	r0, [r7, #4]
  401cfc:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401cfe:	2300      	movs	r3, #0
  401d00:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401d02:	687b      	ldr	r3, [r7, #4]
  401d04:	4a34      	ldr	r2, [pc, #208]	; (401dd8 <usart_serial_getchar+0xe4>)
  401d06:	4293      	cmp	r3, r2
  401d08:	d107      	bne.n	401d1a <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401d0a:	bf00      	nop
  401d0c:	6839      	ldr	r1, [r7, #0]
  401d0e:	6878      	ldr	r0, [r7, #4]
  401d10:	4b32      	ldr	r3, [pc, #200]	; (401ddc <usart_serial_getchar+0xe8>)
  401d12:	4798      	blx	r3
  401d14:	4603      	mov	r3, r0
  401d16:	2b00      	cmp	r3, #0
  401d18:	d1f8      	bne.n	401d0c <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401d1a:	687b      	ldr	r3, [r7, #4]
  401d1c:	4a30      	ldr	r2, [pc, #192]	; (401de0 <usart_serial_getchar+0xec>)
  401d1e:	4293      	cmp	r3, r2
  401d20:	d107      	bne.n	401d32 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401d22:	bf00      	nop
  401d24:	6839      	ldr	r1, [r7, #0]
  401d26:	6878      	ldr	r0, [r7, #4]
  401d28:	4b2c      	ldr	r3, [pc, #176]	; (401ddc <usart_serial_getchar+0xe8>)
  401d2a:	4798      	blx	r3
  401d2c:	4603      	mov	r3, r0
  401d2e:	2b00      	cmp	r3, #0
  401d30:	d1f8      	bne.n	401d24 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401d32:	687b      	ldr	r3, [r7, #4]
  401d34:	4a2b      	ldr	r2, [pc, #172]	; (401de4 <usart_serial_getchar+0xf0>)
  401d36:	4293      	cmp	r3, r2
  401d38:	d107      	bne.n	401d4a <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401d3a:	bf00      	nop
  401d3c:	6839      	ldr	r1, [r7, #0]
  401d3e:	6878      	ldr	r0, [r7, #4]
  401d40:	4b26      	ldr	r3, [pc, #152]	; (401ddc <usart_serial_getchar+0xe8>)
  401d42:	4798      	blx	r3
  401d44:	4603      	mov	r3, r0
  401d46:	2b00      	cmp	r3, #0
  401d48:	d1f8      	bne.n	401d3c <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401d4a:	687b      	ldr	r3, [r7, #4]
  401d4c:	4a26      	ldr	r2, [pc, #152]	; (401de8 <usart_serial_getchar+0xf4>)
  401d4e:	4293      	cmp	r3, r2
  401d50:	d107      	bne.n	401d62 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401d52:	bf00      	nop
  401d54:	6839      	ldr	r1, [r7, #0]
  401d56:	6878      	ldr	r0, [r7, #4]
  401d58:	4b20      	ldr	r3, [pc, #128]	; (401ddc <usart_serial_getchar+0xe8>)
  401d5a:	4798      	blx	r3
  401d5c:	4603      	mov	r3, r0
  401d5e:	2b00      	cmp	r3, #0
  401d60:	d1f8      	bne.n	401d54 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401d62:	687b      	ldr	r3, [r7, #4]
  401d64:	4a21      	ldr	r2, [pc, #132]	; (401dec <usart_serial_getchar+0xf8>)
  401d66:	4293      	cmp	r3, r2
  401d68:	d10d      	bne.n	401d86 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401d6a:	bf00      	nop
  401d6c:	f107 030c 	add.w	r3, r7, #12
  401d70:	4619      	mov	r1, r3
  401d72:	6878      	ldr	r0, [r7, #4]
  401d74:	4b1e      	ldr	r3, [pc, #120]	; (401df0 <usart_serial_getchar+0xfc>)
  401d76:	4798      	blx	r3
  401d78:	4603      	mov	r3, r0
  401d7a:	2b00      	cmp	r3, #0
  401d7c:	d1f6      	bne.n	401d6c <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401d7e:	68fb      	ldr	r3, [r7, #12]
  401d80:	b2da      	uxtb	r2, r3
  401d82:	683b      	ldr	r3, [r7, #0]
  401d84:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401d86:	687b      	ldr	r3, [r7, #4]
  401d88:	4a1a      	ldr	r2, [pc, #104]	; (401df4 <usart_serial_getchar+0x100>)
  401d8a:	4293      	cmp	r3, r2
  401d8c:	d10d      	bne.n	401daa <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401d8e:	bf00      	nop
  401d90:	f107 030c 	add.w	r3, r7, #12
  401d94:	4619      	mov	r1, r3
  401d96:	6878      	ldr	r0, [r7, #4]
  401d98:	4b15      	ldr	r3, [pc, #84]	; (401df0 <usart_serial_getchar+0xfc>)
  401d9a:	4798      	blx	r3
  401d9c:	4603      	mov	r3, r0
  401d9e:	2b00      	cmp	r3, #0
  401da0:	d1f6      	bne.n	401d90 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401da2:	68fb      	ldr	r3, [r7, #12]
  401da4:	b2da      	uxtb	r2, r3
  401da6:	683b      	ldr	r3, [r7, #0]
  401da8:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401daa:	687b      	ldr	r3, [r7, #4]
  401dac:	4a12      	ldr	r2, [pc, #72]	; (401df8 <usart_serial_getchar+0x104>)
  401dae:	4293      	cmp	r3, r2
  401db0:	d10d      	bne.n	401dce <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401db2:	bf00      	nop
  401db4:	f107 030c 	add.w	r3, r7, #12
  401db8:	4619      	mov	r1, r3
  401dba:	6878      	ldr	r0, [r7, #4]
  401dbc:	4b0c      	ldr	r3, [pc, #48]	; (401df0 <usart_serial_getchar+0xfc>)
  401dbe:	4798      	blx	r3
  401dc0:	4603      	mov	r3, r0
  401dc2:	2b00      	cmp	r3, #0
  401dc4:	d1f6      	bne.n	401db4 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401dc6:	68fb      	ldr	r3, [r7, #12]
  401dc8:	b2da      	uxtb	r2, r3
  401dca:	683b      	ldr	r3, [r7, #0]
  401dcc:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401dce:	bf00      	nop
  401dd0:	3710      	adds	r7, #16
  401dd2:	46bd      	mov	sp, r7
  401dd4:	bd80      	pop	{r7, pc}
  401dd6:	bf00      	nop
  401dd8:	400e0800 	.word	0x400e0800
  401ddc:	004012cd 	.word	0x004012cd
  401de0:	400e0a00 	.word	0x400e0a00
  401de4:	400e1a00 	.word	0x400e1a00
  401de8:	400e1c00 	.word	0x400e1c00
  401dec:	40024000 	.word	0x40024000
  401df0:	00401525 	.word	0x00401525
  401df4:	40028000 	.word	0x40028000
  401df8:	4002c000 	.word	0x4002c000

00401dfc <xdmac_enable_interrupt>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 */
static inline void xdmac_enable_interrupt(Xdmac *xdmac, uint32_t channel_num)
{
  401dfc:	b480      	push	{r7}
  401dfe:	b083      	sub	sp, #12
  401e00:	af00      	add	r7, sp, #0
  401e02:	6078      	str	r0, [r7, #4]
  401e04:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  401e06:	2201      	movs	r2, #1
  401e08:	683b      	ldr	r3, [r7, #0]
  401e0a:	409a      	lsls	r2, r3
  401e0c:	687b      	ldr	r3, [r7, #4]
  401e0e:	60da      	str	r2, [r3, #12]
}
  401e10:	bf00      	nop
  401e12:	370c      	adds	r7, #12
  401e14:	46bd      	mov	sp, r7
  401e16:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e1a:	4770      	bx	lr

00401e1c <xdmac_channel_enable>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in]  channel_num  XDMA Channel number (range 0 to 23)
 */
static inline void xdmac_channel_enable(Xdmac *xdmac, uint32_t channel_num)
{
  401e1c:	b580      	push	{r7, lr}
  401e1e:	b082      	sub	sp, #8
  401e20:	af00      	add	r7, sp, #0
  401e22:	6078      	str	r0, [r7, #4]
  401e24:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	
	/* Update DCache before DMA transmit */
	SCB_CleanInvalidateDCache();
  401e26:	4b05      	ldr	r3, [pc, #20]	; (401e3c <xdmac_channel_enable+0x20>)
  401e28:	4798      	blx	r3
	
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  401e2a:	2201      	movs	r2, #1
  401e2c:	683b      	ldr	r3, [r7, #0]
  401e2e:	409a      	lsls	r2, r3
  401e30:	687b      	ldr	r3, [r7, #4]
  401e32:	61da      	str	r2, [r3, #28]
}
  401e34:	bf00      	nop
  401e36:	3708      	adds	r7, #8
  401e38:	46bd      	mov	sp, r7
  401e3a:	bd80      	pop	{r7, pc}
  401e3c:	00401b9d 	.word	0x00401b9d

00401e40 <xdmac_channel_enable_interrupt>:
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 * \param[in] mask Interrupt mask.
 */
static inline void xdmac_channel_enable_interrupt(Xdmac *xdmac, uint32_t channel_num, uint32_t mask)
{
  401e40:	b480      	push	{r7}
  401e42:	b085      	sub	sp, #20
  401e44:	af00      	add	r7, sp, #0
  401e46:	60f8      	str	r0, [r7, #12]
  401e48:	60b9      	str	r1, [r7, #8]
  401e4a:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  401e4c:	68fa      	ldr	r2, [r7, #12]
  401e4e:	68bb      	ldr	r3, [r7, #8]
  401e50:	019b      	lsls	r3, r3, #6
  401e52:	4413      	add	r3, r2
  401e54:	3350      	adds	r3, #80	; 0x50
  401e56:	687a      	ldr	r2, [r7, #4]
  401e58:	601a      	str	r2, [r3, #0]
}
  401e5a:	bf00      	nop
  401e5c:	3714      	adds	r7, #20
  401e5e:	46bd      	mov	sp, r7
  401e60:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e64:	4770      	bx	lr
  401e66:	bf00      	nop

00401e68 <xdmac_channel_get_interrupt_status>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
  401e68:	b480      	push	{r7}
  401e6a:	b083      	sub	sp, #12
  401e6c:	af00      	add	r7, sp, #0
  401e6e:	6078      	str	r0, [r7, #4]
  401e70:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401e72:	687a      	ldr	r2, [r7, #4]
  401e74:	683b      	ldr	r3, [r7, #0]
  401e76:	019b      	lsls	r3, r3, #6
  401e78:	4413      	add	r3, r2
  401e7a:	335c      	adds	r3, #92	; 0x5c
  401e7c:	681b      	ldr	r3, [r3, #0]
}
  401e7e:	4618      	mov	r0, r3
  401e80:	370c      	adds	r7, #12
  401e82:	46bd      	mov	sp, r7
  401e84:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e88:	4770      	bx	lr
  401e8a:	bf00      	nop

00401e8c <xdmac_channel_set_descriptor_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] config Configuration of next descriptor.
 */
static inline void xdmac_channel_set_descriptor_control(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
  401e8c:	b480      	push	{r7}
  401e8e:	b085      	sub	sp, #20
  401e90:	af00      	add	r7, sp, #0
  401e92:	60f8      	str	r0, [r7, #12]
  401e94:	60b9      	str	r1, [r7, #8]
  401e96:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  401e98:	68fa      	ldr	r2, [r7, #12]
  401e9a:	68bb      	ldr	r3, [r7, #8]
  401e9c:	019b      	lsls	r3, r3, #6
  401e9e:	4413      	add	r3, r2
  401ea0:	336c      	adds	r3, #108	; 0x6c
  401ea2:	687a      	ldr	r2, [r7, #4]
  401ea4:	601a      	str	r2, [r3, #0]
}
  401ea6:	bf00      	nop
  401ea8:	3714      	adds	r7, #20
  401eaa:	46bd      	mov	sp, r7
  401eac:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eb0:	4770      	bx	lr
  401eb2:	bf00      	nop

00401eb4 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  401eb4:	b580      	push	{r7, lr}
  401eb6:	b082      	sub	sp, #8
  401eb8:	af00      	add	r7, sp, #0
  401eba:	6078      	str	r0, [r7, #4]
  401ebc:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  401ebe:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401ec2:	4806      	ldr	r0, [pc, #24]	; (401edc <Button1_Handler+0x28>)
  401ec4:	4b06      	ldr	r3, [pc, #24]	; (401ee0 <Button1_Handler+0x2c>)
  401ec6:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  401ec8:	f44f 7180 	mov.w	r1, #256	; 0x100
  401ecc:	4805      	ldr	r0, [pc, #20]	; (401ee4 <Button1_Handler+0x30>)
  401ece:	4b04      	ldr	r3, [pc, #16]	; (401ee0 <Button1_Handler+0x2c>)
  401ed0:	4798      	blx	r3
}
  401ed2:	bf00      	nop
  401ed4:	3708      	adds	r7, #8
  401ed6:	46bd      	mov	sp, r7
  401ed8:	bd80      	pop	{r7, pc}
  401eda:	bf00      	nop
  401edc:	400e1400 	.word	0x400e1400
  401ee0:	00401f6d 	.word	0x00401f6d
  401ee4:	400e1200 	.word	0x400e1200

00401ee8 <USART1_Handler>:

void USART1_Handler(void){
  401ee8:	b580      	push	{r7, lr}
  401eea:	b082      	sub	sp, #8
  401eec:	af00      	add	r7, sp, #0
  uint32_t ret = usart_get_status(USART_COM);
  401eee:	480a      	ldr	r0, [pc, #40]	; (401f18 <USART1_Handler+0x30>)
  401ef0:	4b0a      	ldr	r3, [pc, #40]	; (401f1c <USART1_Handler+0x34>)
  401ef2:	4798      	blx	r3
  401ef4:	6078      	str	r0, [r7, #4]
  uint8_t  c;
  
  // Verifica por qual motivo entrou na interrupcao
  if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  401ef6:	687b      	ldr	r3, [r7, #4]
  401ef8:	f003 0301 	and.w	r3, r3, #1
  401efc:	2b00      	cmp	r3, #0
  401efe:	d007      	beq.n	401f10 <USART1_Handler+0x28>
    usart_serial_getchar(USART_COM, &c);
  401f00:	1cfb      	adds	r3, r7, #3
  401f02:	4619      	mov	r1, r3
  401f04:	4804      	ldr	r0, [pc, #16]	; (401f18 <USART1_Handler+0x30>)
  401f06:	4b06      	ldr	r3, [pc, #24]	; (401f20 <USART1_Handler+0x38>)
  401f08:	4798      	blx	r3
    usart_puts(bufferTX);
  401f0a:	4806      	ldr	r0, [pc, #24]	; (401f24 <USART1_Handler+0x3c>)
  401f0c:	4b06      	ldr	r3, [pc, #24]	; (401f28 <USART1_Handler+0x40>)
  401f0e:	4798      	blx	r3
  } else if(ret & US_IER_TXRDY){              // Transmisso finalizada
    
  }
}
  401f10:	bf00      	nop
  401f12:	3708      	adds	r7, #8
  401f14:	46bd      	mov	sp, r7
  401f16:	bd80      	pop	{r7, pc}
  401f18:	40028000 	.word	0x40028000
  401f1c:	004014d5 	.word	0x004014d5
  401f20:	00401cf5 	.word	0x00401cf5
  401f24:	20400594 	.word	0x20400594
  401f28:	004020fd 	.word	0x004020fd

00401f2c <XDMAC_Handler>:

/**
* \brief XDMAC interrupt handler.
*/
void XDMAC_Handler(void)
{
  401f2c:	b580      	push	{r7, lr}
  401f2e:	b082      	sub	sp, #8
  401f30:	af00      	add	r7, sp, #0
	uint32_t dma_status_tx, dma_status_rx;
	
	dma_status_tx = xdmac_channel_get_interrupt_status(XDMAC, XDMAC_TX_CH);
  401f32:	2100      	movs	r1, #0
  401f34:	480a      	ldr	r0, [pc, #40]	; (401f60 <XDMAC_Handler+0x34>)
  401f36:	4b0b      	ldr	r3, [pc, #44]	; (401f64 <XDMAC_Handler+0x38>)
  401f38:	4798      	blx	r3
  401f3a:	6078      	str	r0, [r7, #4]
	dma_status_rx = xdmac_channel_get_interrupt_status(XDMAC, XDMAC_RX_CH);
  401f3c:	2101      	movs	r1, #1
  401f3e:	4808      	ldr	r0, [pc, #32]	; (401f60 <XDMAC_Handler+0x34>)
  401f40:	4b08      	ldr	r3, [pc, #32]	; (401f64 <XDMAC_Handler+0x38>)
  401f42:	4798      	blx	r3
  401f44:	6038      	str	r0, [r7, #0]
	
	UNUSED(dma_status_tx);
	UNUSED(dma_status_rx);
	
	// Verificamos se a transferncia foi completa
	if(dma_status_rx & (XDMAC_CIS_BIS | XDMAC_CIS_LIS)){
  401f46:	683b      	ldr	r3, [r7, #0]
  401f48:	f003 0303 	and.w	r3, r3, #3
  401f4c:	2b00      	cmp	r3, #0
  401f4e:	d002      	beq.n	401f56 <XDMAC_Handler+0x2a>
		flag_rx = 1;
  401f50:	4b05      	ldr	r3, [pc, #20]	; (401f68 <XDMAC_Handler+0x3c>)
  401f52:	2201      	movs	r2, #1
  401f54:	701a      	strb	r2, [r3, #0]
	}
}
  401f56:	bf00      	nop
  401f58:	3708      	adds	r7, #8
  401f5a:	46bd      	mov	sp, r7
  401f5c:	bd80      	pop	{r7, pc}
  401f5e:	bf00      	nop
  401f60:	40078000 	.word	0x40078000
  401f64:	00401e69 	.word	0x00401e69
  401f68:	2040052c 	.word	0x2040052c

00401f6c <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401f6c:	b580      	push	{r7, lr}
  401f6e:	b082      	sub	sp, #8
  401f70:	af00      	add	r7, sp, #0
  401f72:	6078      	str	r0, [r7, #4]
  401f74:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  401f76:	6839      	ldr	r1, [r7, #0]
  401f78:	6878      	ldr	r0, [r7, #4]
  401f7a:	4b09      	ldr	r3, [pc, #36]	; (401fa0 <pin_toggle+0x34>)
  401f7c:	4798      	blx	r3
  401f7e:	4603      	mov	r3, r0
  401f80:	2b00      	cmp	r3, #0
  401f82:	d004      	beq.n	401f8e <pin_toggle+0x22>
    pio_clear(pio, mask);
  401f84:	6839      	ldr	r1, [r7, #0]
  401f86:	6878      	ldr	r0, [r7, #4]
  401f88:	4b06      	ldr	r3, [pc, #24]	; (401fa4 <pin_toggle+0x38>)
  401f8a:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401f8c:	e003      	b.n	401f96 <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask))
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  401f8e:	6839      	ldr	r1, [r7, #0]
  401f90:	6878      	ldr	r0, [r7, #4]
  401f92:	4b05      	ldr	r3, [pc, #20]	; (401fa8 <pin_toggle+0x3c>)
  401f94:	4798      	blx	r3
}
  401f96:	bf00      	nop
  401f98:	3708      	adds	r7, #8
  401f9a:	46bd      	mov	sp, r7
  401f9c:	bd80      	pop	{r7, pc}
  401f9e:	bf00      	nop
  401fa0:	00400cbd 	.word	0x00400cbd
  401fa4:	00400aad 	.word	0x00400aad
  401fa8:	00400a91 	.word	0x00400a91

00401fac <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401fac:	b590      	push	{r4, r7, lr}
  401fae:	b083      	sub	sp, #12
  401fb0:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  401fb2:	200a      	movs	r0, #10
  401fb4:	4b10      	ldr	r3, [pc, #64]	; (401ff8 <BUT_init+0x4c>)
  401fb6:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401fb8:	2209      	movs	r2, #9
  401fba:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401fbe:	480f      	ldr	r0, [pc, #60]	; (401ffc <BUT_init+0x50>)
  401fc0:	4b0f      	ldr	r3, [pc, #60]	; (402000 <BUT_init+0x54>)
  401fc2:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401fc4:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401fc8:	480c      	ldr	r0, [pc, #48]	; (401ffc <BUT_init+0x50>)
  401fca:	4b0e      	ldr	r3, [pc, #56]	; (402004 <BUT_init+0x58>)
  401fcc:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  401fce:	4b0e      	ldr	r3, [pc, #56]	; (402008 <BUT_init+0x5c>)
  401fd0:	9300      	str	r3, [sp, #0]
  401fd2:	2350      	movs	r3, #80	; 0x50
  401fd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401fd8:	210a      	movs	r1, #10
  401fda:	4808      	ldr	r0, [pc, #32]	; (401ffc <BUT_init+0x50>)
  401fdc:	4c0b      	ldr	r4, [pc, #44]	; (40200c <BUT_init+0x60>)
  401fde:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  401fe0:	200a      	movs	r0, #10
  401fe2:	4b0b      	ldr	r3, [pc, #44]	; (402010 <BUT_init+0x64>)
  401fe4:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  401fe6:	2101      	movs	r1, #1
  401fe8:	200a      	movs	r0, #10
  401fea:	4b0a      	ldr	r3, [pc, #40]	; (402014 <BUT_init+0x68>)
  401fec:	4798      	blx	r3
};
  401fee:	bf00      	nop
  401ff0:	3704      	adds	r7, #4
  401ff2:	46bd      	mov	sp, r7
  401ff4:	bd90      	pop	{r4, r7, pc}
  401ff6:	bf00      	nop
  401ff8:	00401249 	.word	0x00401249
  401ffc:	400e0e00 	.word	0x400e0e00
  402000:	00400bd9 	.word	0x00400bd9
  402004:	00400d51 	.word	0x00400d51
  402008:	00401eb5 	.word	0x00401eb5
  40200c:	00400e6d 	.word	0x00400e6d
  402010:	00401ae1 	.word	0x00401ae1
  402014:	00401b49 	.word	0x00401b49

00402018 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  402018:	b590      	push	{r4, r7, lr}
  40201a:	b085      	sub	sp, #20
  40201c:	af02      	add	r7, sp, #8
  40201e:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  402020:	200c      	movs	r0, #12
  402022:	4b07      	ldr	r3, [pc, #28]	; (402040 <LED_init+0x28>)
  402024:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  402026:	687a      	ldr	r2, [r7, #4]
  402028:	2300      	movs	r3, #0
  40202a:	9300      	str	r3, [sp, #0]
  40202c:	2300      	movs	r3, #0
  40202e:	f44f 7180 	mov.w	r1, #256	; 0x100
  402032:	4804      	ldr	r0, [pc, #16]	; (402044 <LED_init+0x2c>)
  402034:	4c04      	ldr	r4, [pc, #16]	; (402048 <LED_init+0x30>)
  402036:	47a0      	blx	r4
};
  402038:	bf00      	nop
  40203a:	370c      	adds	r7, #12
  40203c:	46bd      	mov	sp, r7
  40203e:	bd90      	pop	{r4, r7, pc}
  402040:	00401249 	.word	0x00401249
  402044:	400e1200 	.word	0x400e1200
  402048:	00400c59 	.word	0x00400c59

0040204c <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  40204c:	b580      	push	{r7, lr}
  40204e:	b086      	sub	sp, #24
  402050:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  402052:	200b      	movs	r0, #11
  402054:	4b1f      	ldr	r3, [pc, #124]	; (4020d4 <USART1_init+0x88>)
  402056:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  402058:	200a      	movs	r0, #10
  40205a:	4b1e      	ldr	r3, [pc, #120]	; (4020d4 <USART1_init+0x88>)
  40205c:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  40205e:	2210      	movs	r2, #16
  402060:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402064:	481c      	ldr	r0, [pc, #112]	; (4020d8 <USART1_init+0x8c>)
  402066:	4b1d      	ldr	r3, [pc, #116]	; (4020dc <USART1_init+0x90>)
  402068:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  40206a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40206e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402072:	481b      	ldr	r0, [pc, #108]	; (4020e0 <USART1_init+0x94>)
  402074:	4b19      	ldr	r3, [pc, #100]	; (4020dc <USART1_init+0x90>)
  402076:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402078:	4a1a      	ldr	r2, [pc, #104]	; (4020e4 <USART1_init+0x98>)
  40207a:	4b1a      	ldr	r3, [pc, #104]	; (4020e4 <USART1_init+0x98>)
  40207c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  402080:	f043 0310 	orr.w	r3, r3, #16
  402084:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  402088:	463b      	mov	r3, r7
  40208a:	2200      	movs	r2, #0
  40208c:	601a      	str	r2, [r3, #0]
  40208e:	605a      	str	r2, [r3, #4]
  402090:	609a      	str	r2, [r3, #8]
  402092:	60da      	str	r2, [r3, #12]
  402094:	611a      	str	r2, [r3, #16]
  402096:	615a      	str	r2, [r3, #20]
  402098:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40209c:	603b      	str	r3, [r7, #0]
  40209e:	23c0      	movs	r3, #192	; 0xc0
  4020a0:	607b      	str	r3, [r7, #4]
  4020a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4020a6:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID);
  4020a8:	200e      	movs	r0, #14
  4020aa:	4b0a      	ldr	r3, [pc, #40]	; (4020d4 <USART1_init+0x88>)
  4020ac:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART_COM, &usart_settings, sysclk_get_peripheral_hz());
  4020ae:	4b0e      	ldr	r3, [pc, #56]	; (4020e8 <USART1_init+0x9c>)
  4020b0:	4798      	blx	r3
  4020b2:	4602      	mov	r2, r0
  4020b4:	463b      	mov	r3, r7
  4020b6:	4619      	mov	r1, r3
  4020b8:	480c      	ldr	r0, [pc, #48]	; (4020ec <USART1_init+0xa0>)
  4020ba:	4b0d      	ldr	r3, [pc, #52]	; (4020f0 <USART1_init+0xa4>)
  4020bc:	4798      	blx	r3
  
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART_COM);
  4020be:	480b      	ldr	r0, [pc, #44]	; (4020ec <USART1_init+0xa0>)
  4020c0:	4b0c      	ldr	r3, [pc, #48]	; (4020f4 <USART1_init+0xa8>)
  4020c2:	4798      	blx	r3
	usart_enable_rx(USART_COM);
  4020c4:	4809      	ldr	r0, [pc, #36]	; (4020ec <USART1_init+0xa0>)
  4020c6:	4b0c      	ldr	r3, [pc, #48]	; (4020f8 <USART1_init+0xac>)
  4020c8:	4798      	blx	r3
 }
  4020ca:	bf00      	nop
  4020cc:	3718      	adds	r7, #24
  4020ce:	46bd      	mov	sp, r7
  4020d0:	bd80      	pop	{r7, pc}
  4020d2:	bf00      	nop
  4020d4:	00401cd9 	.word	0x00401cd9
  4020d8:	400e1000 	.word	0x400e1000
  4020dc:	00400ac9 	.word	0x00400ac9
  4020e0:	400e0e00 	.word	0x400e0e00
  4020e4:	40088000 	.word	0x40088000
  4020e8:	00401cc5 	.word	0x00401cc5
  4020ec:	40028000 	.word	0x40028000
  4020f0:	004013e1 	.word	0x004013e1
  4020f4:	00401465 	.word	0x00401465
  4020f8:	0040149d 	.word	0x0040149d

004020fc <usart_puts>:
 * envia todos os dados do vetor at
 * encontrar o \NULL (0x00)
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
  4020fc:	b480      	push	{r7}
  4020fe:	b083      	sub	sp, #12
  402100:	af00      	add	r7, sp, #0
  402102:	6078      	str	r0, [r7, #4]
     
  return 0;
  402104:	2300      	movs	r3, #0
}
  402106:	4618      	mov	r0, r3
  402108:	370c      	adds	r7, #12
  40210a:	46bd      	mov	sp, r7
  40210c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402110:	4770      	bx	lr
  402112:	bf00      	nop

00402114 <uart_xdmac_configure>:
static void uart_xdmac_Rx(uint32_t *peripheral_address,
uint32_t *orgin_address,
uint32_t buffer_size);

static void uart_xdmac_configure()
{
  402114:	b580      	push	{r7, lr}
  402116:	b082      	sub	sp, #8
  402118:	af00      	add	r7, sp, #0
	uint32_t xdmaint;
	/* Initialize and enable DMA controller */
	pmc_enable_periph_clk(ID_XDMAC);
  40211a:	203a      	movs	r0, #58	; 0x3a
  40211c:	4b11      	ldr	r3, [pc, #68]	; (402164 <uart_xdmac_configure+0x50>)
  40211e:	4798      	blx	r3
	xdmaint = ( XDMAC_CIE_BIE |
  402120:	237d      	movs	r3, #125	; 0x7d
  402122:	607b      	str	r3, [r7, #4]
				XDMAC_CIE_FIE |
				XDMAC_CIE_RBIE |
				XDMAC_CIE_WBIE |
				XDMAC_CIE_ROIE);
				
	xdmac_channel_enable_interrupt(XDMAC, XDMAC_TX_CH, xdmaint);
  402124:	687a      	ldr	r2, [r7, #4]
  402126:	2100      	movs	r1, #0
  402128:	480f      	ldr	r0, [pc, #60]	; (402168 <uart_xdmac_configure+0x54>)
  40212a:	4b10      	ldr	r3, [pc, #64]	; (40216c <uart_xdmac_configure+0x58>)
  40212c:	4798      	blx	r3
	xdmac_enable_interrupt(XDMAC, XDMAC_TX_CH);
  40212e:	2100      	movs	r1, #0
  402130:	480d      	ldr	r0, [pc, #52]	; (402168 <uart_xdmac_configure+0x54>)
  402132:	4b0f      	ldr	r3, [pc, #60]	; (402170 <uart_xdmac_configure+0x5c>)
  402134:	4798      	blx	r3
	
	xdmac_channel_enable_interrupt(XDMAC, XDMAC_RX_CH, xdmaint);
  402136:	687a      	ldr	r2, [r7, #4]
  402138:	2101      	movs	r1, #1
  40213a:	480b      	ldr	r0, [pc, #44]	; (402168 <uart_xdmac_configure+0x54>)
  40213c:	4b0b      	ldr	r3, [pc, #44]	; (40216c <uart_xdmac_configure+0x58>)
  40213e:	4798      	blx	r3
	xdmac_enable_interrupt(XDMAC, XDMAC_RX_CH);
  402140:	2101      	movs	r1, #1
  402142:	4809      	ldr	r0, [pc, #36]	; (402168 <uart_xdmac_configure+0x54>)
  402144:	4b0a      	ldr	r3, [pc, #40]	; (402170 <uart_xdmac_configure+0x5c>)
  402146:	4798      	blx	r3
	
	/*Enable XDMAC interrupt */
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
  402148:	203a      	movs	r0, #58	; 0x3a
  40214a:	4b0a      	ldr	r3, [pc, #40]	; (402174 <uart_xdmac_configure+0x60>)
  40214c:	4798      	blx	r3
	NVIC_SetPriority( XDMAC_IRQn ,1);
  40214e:	2101      	movs	r1, #1
  402150:	203a      	movs	r0, #58	; 0x3a
  402152:	4b09      	ldr	r3, [pc, #36]	; (402178 <uart_xdmac_configure+0x64>)
  402154:	4798      	blx	r3
	NVIC_EnableIRQ(XDMAC_IRQn);
  402156:	203a      	movs	r0, #58	; 0x3a
  402158:	4b08      	ldr	r3, [pc, #32]	; (40217c <uart_xdmac_configure+0x68>)
  40215a:	4798      	blx	r3
}
  40215c:	bf00      	nop
  40215e:	3708      	adds	r7, #8
  402160:	46bd      	mov	sp, r7
  402162:	bd80      	pop	{r7, pc}
  402164:	00401249 	.word	0x00401249
  402168:	40078000 	.word	0x40078000
  40216c:	00401e41 	.word	0x00401e41
  402170:	00401dfd 	.word	0x00401dfd
  402174:	00401b15 	.word	0x00401b15
  402178:	00401b49 	.word	0x00401b49
  40217c:	00401ae1 	.word	0x00401ae1

00402180 <uart_xdmac_Tx>:
of the data written or read by the DMA in the USART is always a byte
*/
static void uart_xdmac_Tx(uint32_t *peripheral_address,
							uint32_t *orgin_address,
							uint32_t buffer_size)
{
  402180:	b580      	push	{r7, lr}
  402182:	b084      	sub	sp, #16
  402184:	af00      	add	r7, sp, #0
  402186:	60f8      	str	r0, [r7, #12]
  402188:	60b9      	str	r1, [r7, #8]
  40218a:	607a      	str	r2, [r7, #4]
	/* Initialize channel config for transmitter */
	g_xdmac_tx_cfg.mbr_ubc = buffer_size;
  40218c:	4a14      	ldr	r2, [pc, #80]	; (4021e0 <uart_xdmac_Tx+0x60>)
  40218e:	687b      	ldr	r3, [r7, #4]
  402190:	6013      	str	r3, [r2, #0]
	g_xdmac_tx_cfg.mbr_sa = (uint32_t)orgin_address;
  402192:	68bb      	ldr	r3, [r7, #8]
  402194:	4a12      	ldr	r2, [pc, #72]	; (4021e0 <uart_xdmac_Tx+0x60>)
  402196:	6053      	str	r3, [r2, #4]
	g_xdmac_tx_cfg.mbr_da = (uint32_t)peripheral_address;
  402198:	68fb      	ldr	r3, [r7, #12]
  40219a:	4a11      	ldr	r2, [pc, #68]	; (4021e0 <uart_xdmac_Tx+0x60>)
  40219c:	6093      	str	r3, [r2, #8]
	g_xdmac_tx_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN |
  40219e:	4b10      	ldr	r3, [pc, #64]	; (4021e0 <uart_xdmac_Tx+0x60>)
  4021a0:	4a10      	ldr	r2, [pc, #64]	; (4021e4 <uart_xdmac_Tx+0x64>)
  4021a2:	60da      	str	r2, [r3, #12]
								XDMAC_CC_DIF_AHB_IF1 |
								XDMAC_CC_SAM_INCREMENTED_AM |
								XDMAC_CC_DAM_FIXED_AM |
								XDMAC_CC_PERID(USART_XDMAC_TX_CH_NUM);
								
	g_xdmac_tx_cfg.mbr_bc = 0;
  4021a4:	4b0e      	ldr	r3, [pc, #56]	; (4021e0 <uart_xdmac_Tx+0x60>)
  4021a6:	2200      	movs	r2, #0
  4021a8:	611a      	str	r2, [r3, #16]
	g_xdmac_tx_cfg.mbr_ds = 0;
  4021aa:	4b0d      	ldr	r3, [pc, #52]	; (4021e0 <uart_xdmac_Tx+0x60>)
  4021ac:	2200      	movs	r2, #0
  4021ae:	615a      	str	r2, [r3, #20]
	g_xdmac_tx_cfg.mbr_sus = 0;
  4021b0:	4b0b      	ldr	r3, [pc, #44]	; (4021e0 <uart_xdmac_Tx+0x60>)
  4021b2:	2200      	movs	r2, #0
  4021b4:	619a      	str	r2, [r3, #24]
	g_xdmac_tx_cfg.mbr_dus = 0;
  4021b6:	4b0a      	ldr	r3, [pc, #40]	; (4021e0 <uart_xdmac_Tx+0x60>)
  4021b8:	2200      	movs	r2, #0
  4021ba:	61da      	str	r2, [r3, #28]
	
	xdmac_configure_transfer(XDMAC, XDMAC_TX_CH, &g_xdmac_tx_cfg);
  4021bc:	4a08      	ldr	r2, [pc, #32]	; (4021e0 <uart_xdmac_Tx+0x60>)
  4021be:	2100      	movs	r1, #0
  4021c0:	4809      	ldr	r0, [pc, #36]	; (4021e8 <uart_xdmac_Tx+0x68>)
  4021c2:	4b0a      	ldr	r3, [pc, #40]	; (4021ec <uart_xdmac_Tx+0x6c>)
  4021c4:	4798      	blx	r3
	xdmac_channel_set_descriptor_control(XDMAC, XDMAC_TX_CH, 0);
  4021c6:	2200      	movs	r2, #0
  4021c8:	2100      	movs	r1, #0
  4021ca:	4807      	ldr	r0, [pc, #28]	; (4021e8 <uart_xdmac_Tx+0x68>)
  4021cc:	4b08      	ldr	r3, [pc, #32]	; (4021f0 <uart_xdmac_Tx+0x70>)
  4021ce:	4798      	blx	r3
	xdmac_channel_enable(XDMAC, XDMAC_TX_CH);
  4021d0:	2100      	movs	r1, #0
  4021d2:	4805      	ldr	r0, [pc, #20]	; (4021e8 <uart_xdmac_Tx+0x68>)
  4021d4:	4b07      	ldr	r3, [pc, #28]	; (4021f4 <uart_xdmac_Tx+0x74>)
  4021d6:	4798      	blx	r3
}
  4021d8:	bf00      	nop
  4021da:	3710      	adds	r7, #16
  4021dc:	46bd      	mov	sp, r7
  4021de:	bd80      	pop	{r7, pc}
  4021e0:	2040050c 	.word	0x2040050c
  4021e4:	09014011 	.word	0x09014011
  4021e8:	40078000 	.word	0x40078000
  4021ec:	004016ed 	.word	0x004016ed
  4021f0:	00401e8d 	.word	0x00401e8d
  4021f4:	00401e1d 	.word	0x00401e1d

004021f8 <main>:
*/

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  4021f8:	b580      	push	{r7, lr}
  4021fa:	af00      	add	r7, sp, #0


  /* Initialize the SAM system */
  sysclk_init();
  4021fc:	4b10      	ldr	r3, [pc, #64]	; (402240 <main+0x48>)
  4021fe:	4798      	blx	r3
   
  board_init();
  402200:	4b10      	ldr	r3, [pc, #64]	; (402244 <main+0x4c>)
  402202:	4798      	blx	r3
  
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  402204:	4b10      	ldr	r3, [pc, #64]	; (402248 <main+0x50>)
  402206:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40220a:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(1);
  40220c:	2001      	movs	r0, #1
  40220e:	4b0f      	ldr	r3, [pc, #60]	; (40224c <main+0x54>)
  402210:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  402212:	4b0f      	ldr	r3, [pc, #60]	; (402250 <main+0x58>)
  402214:	4798      	blx	r3
  
  /* Inicializa com serial com PC*/
  USART1_init();
  402216:	4b0f      	ldr	r3, [pc, #60]	; (402254 <main+0x5c>)
  402218:	4798      	blx	r3
 
  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());
  
  /*Configura DMA */
  uart_xdmac_configure();
  40221a:	4b0f      	ldr	r3, [pc, #60]	; (402258 <main+0x60>)
  40221c:	4798      	blx	r3
  uart_xdmac_Tx(USART_XDMA_DEST_REG, (uint32_t) g_tx_buffer, g_buffer_size);
  40221e:	4b0f      	ldr	r3, [pc, #60]	; (40225c <main+0x64>)
  402220:	681b      	ldr	r3, [r3, #0]
  402222:	461a      	mov	r2, r3
  402224:	490e      	ldr	r1, [pc, #56]	; (402260 <main+0x68>)
  402226:	480f      	ldr	r0, [pc, #60]	; (402264 <main+0x6c>)
  402228:	4b0f      	ldr	r3, [pc, #60]	; (402268 <main+0x70>)
  40222a:	4798      	blx	r3
    //usart_puts(bufferTX);
   // usart_gets(bufferRX);
    delay_s(1);
	*/
		/*Entra em modo sleep */
		if (flag_rx)
  40222c:	4b0f      	ldr	r3, [pc, #60]	; (40226c <main+0x74>)
  40222e:	781b      	ldrb	r3, [r3, #0]
  402230:	b2db      	uxtb	r3, r3
  402232:	2b00      	cmp	r3, #0
  402234:	d0fa      	beq.n	40222c <main+0x34>
		{
			//printf("RX: %s", g_rx_buffer);
			flag_rx = 0;
  402236:	4b0d      	ldr	r3, [pc, #52]	; (40226c <main+0x74>)
  402238:	2200      	movs	r2, #0
  40223a:	701a      	strb	r2, [r3, #0]
		}
	}
  40223c:	e7f6      	b.n	40222c <main+0x34>
  40223e:	bf00      	nop
  402240:	0040049d 	.word	0x0040049d
  402244:	004009ad 	.word	0x004009ad
  402248:	400e1850 	.word	0x400e1850
  40224c:	00402019 	.word	0x00402019
  402250:	00401fad 	.word	0x00401fad
  402254:	0040204d 	.word	0x0040204d
  402258:	00402115 	.word	0x00402115
  40225c:	20400048 	.word	0x20400048
  402260:	20400008 	.word	0x20400008
  402264:	4002801c 	.word	0x4002801c
  402268:	00402181 	.word	0x00402181
  40226c:	2040052c 	.word	0x2040052c

00402270 <__libc_init_array>:
  402270:	b570      	push	{r4, r5, r6, lr}
  402272:	4e0f      	ldr	r6, [pc, #60]	; (4022b0 <__libc_init_array+0x40>)
  402274:	4d0f      	ldr	r5, [pc, #60]	; (4022b4 <__libc_init_array+0x44>)
  402276:	1b76      	subs	r6, r6, r5
  402278:	10b6      	asrs	r6, r6, #2
  40227a:	bf18      	it	ne
  40227c:	2400      	movne	r4, #0
  40227e:	d005      	beq.n	40228c <__libc_init_array+0x1c>
  402280:	3401      	adds	r4, #1
  402282:	f855 3b04 	ldr.w	r3, [r5], #4
  402286:	4798      	blx	r3
  402288:	42a6      	cmp	r6, r4
  40228a:	d1f9      	bne.n	402280 <__libc_init_array+0x10>
  40228c:	4e0a      	ldr	r6, [pc, #40]	; (4022b8 <__libc_init_array+0x48>)
  40228e:	4d0b      	ldr	r5, [pc, #44]	; (4022bc <__libc_init_array+0x4c>)
  402290:	1b76      	subs	r6, r6, r5
  402292:	f000 f88f 	bl	4023b4 <_init>
  402296:	10b6      	asrs	r6, r6, #2
  402298:	bf18      	it	ne
  40229a:	2400      	movne	r4, #0
  40229c:	d006      	beq.n	4022ac <__libc_init_array+0x3c>
  40229e:	3401      	adds	r4, #1
  4022a0:	f855 3b04 	ldr.w	r3, [r5], #4
  4022a4:	4798      	blx	r3
  4022a6:	42a6      	cmp	r6, r4
  4022a8:	d1f9      	bne.n	40229e <__libc_init_array+0x2e>
  4022aa:	bd70      	pop	{r4, r5, r6, pc}
  4022ac:	bd70      	pop	{r4, r5, r6, pc}
  4022ae:	bf00      	nop
  4022b0:	004023c0 	.word	0x004023c0
  4022b4:	004023c0 	.word	0x004023c0
  4022b8:	004023c8 	.word	0x004023c8
  4022bc:	004023c0 	.word	0x004023c0

004022c0 <register_fini>:
  4022c0:	4b02      	ldr	r3, [pc, #8]	; (4022cc <register_fini+0xc>)
  4022c2:	b113      	cbz	r3, 4022ca <register_fini+0xa>
  4022c4:	4802      	ldr	r0, [pc, #8]	; (4022d0 <register_fini+0x10>)
  4022c6:	f000 b805 	b.w	4022d4 <atexit>
  4022ca:	4770      	bx	lr
  4022cc:	00000000 	.word	0x00000000
  4022d0:	004022e1 	.word	0x004022e1

004022d4 <atexit>:
  4022d4:	2300      	movs	r3, #0
  4022d6:	4601      	mov	r1, r0
  4022d8:	461a      	mov	r2, r3
  4022da:	4618      	mov	r0, r3
  4022dc:	f000 b814 	b.w	402308 <__register_exitproc>

004022e0 <__libc_fini_array>:
  4022e0:	b538      	push	{r3, r4, r5, lr}
  4022e2:	4d07      	ldr	r5, [pc, #28]	; (402300 <__libc_fini_array+0x20>)
  4022e4:	4c07      	ldr	r4, [pc, #28]	; (402304 <__libc_fini_array+0x24>)
  4022e6:	1b2c      	subs	r4, r5, r4
  4022e8:	10a4      	asrs	r4, r4, #2
  4022ea:	d005      	beq.n	4022f8 <__libc_fini_array+0x18>
  4022ec:	3c01      	subs	r4, #1
  4022ee:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4022f2:	4798      	blx	r3
  4022f4:	2c00      	cmp	r4, #0
  4022f6:	d1f9      	bne.n	4022ec <__libc_fini_array+0xc>
  4022f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4022fc:	f000 b864 	b.w	4023c8 <_fini>
  402300:	004023d8 	.word	0x004023d8
  402304:	004023d4 	.word	0x004023d4

00402308 <__register_exitproc>:
  402308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40230c:	4c25      	ldr	r4, [pc, #148]	; (4023a4 <__register_exitproc+0x9c>)
  40230e:	6825      	ldr	r5, [r4, #0]
  402310:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  402314:	4606      	mov	r6, r0
  402316:	4688      	mov	r8, r1
  402318:	4692      	mov	sl, r2
  40231a:	4699      	mov	r9, r3
  40231c:	b3c4      	cbz	r4, 402390 <__register_exitproc+0x88>
  40231e:	6860      	ldr	r0, [r4, #4]
  402320:	281f      	cmp	r0, #31
  402322:	dc17      	bgt.n	402354 <__register_exitproc+0x4c>
  402324:	1c43      	adds	r3, r0, #1
  402326:	b176      	cbz	r6, 402346 <__register_exitproc+0x3e>
  402328:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40232c:	2201      	movs	r2, #1
  40232e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  402332:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  402336:	4082      	lsls	r2, r0
  402338:	4311      	orrs	r1, r2
  40233a:	2e02      	cmp	r6, #2
  40233c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  402340:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  402344:	d01e      	beq.n	402384 <__register_exitproc+0x7c>
  402346:	3002      	adds	r0, #2
  402348:	6063      	str	r3, [r4, #4]
  40234a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40234e:	2000      	movs	r0, #0
  402350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402354:	4b14      	ldr	r3, [pc, #80]	; (4023a8 <__register_exitproc+0xa0>)
  402356:	b303      	cbz	r3, 40239a <__register_exitproc+0x92>
  402358:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40235c:	f3af 8000 	nop.w
  402360:	4604      	mov	r4, r0
  402362:	b1d0      	cbz	r0, 40239a <__register_exitproc+0x92>
  402364:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  402368:	2700      	movs	r7, #0
  40236a:	e880 0088 	stmia.w	r0, {r3, r7}
  40236e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402372:	4638      	mov	r0, r7
  402374:	2301      	movs	r3, #1
  402376:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40237a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40237e:	2e00      	cmp	r6, #0
  402380:	d0e1      	beq.n	402346 <__register_exitproc+0x3e>
  402382:	e7d1      	b.n	402328 <__register_exitproc+0x20>
  402384:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  402388:	430a      	orrs	r2, r1
  40238a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40238e:	e7da      	b.n	402346 <__register_exitproc+0x3e>
  402390:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  402394:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402398:	e7c1      	b.n	40231e <__register_exitproc+0x16>
  40239a:	f04f 30ff 	mov.w	r0, #4294967295
  40239e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4023a2:	bf00      	nop
  4023a4:	004023b0 	.word	0x004023b0
  4023a8:	00000000 	.word	0x00000000
  4023ac:	00000043 	.word	0x00000043

004023b0 <_global_impure_ptr>:
  4023b0:	20400050                                P.@ 

004023b4 <_init>:
  4023b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4023b6:	bf00      	nop
  4023b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4023ba:	bc08      	pop	{r3}
  4023bc:	469e      	mov	lr, r3
  4023be:	4770      	bx	lr

004023c0 <__init_array_start>:
  4023c0:	004022c1 	.word	0x004022c1

004023c4 <__frame_dummy_init_array_entry>:
  4023c4:	00400165                                e.@.

004023c8 <_fini>:
  4023c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4023ca:	bf00      	nop
  4023cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4023ce:	bc08      	pop	{r3}
  4023d0:	469e      	mov	lr, r3
  4023d2:	4770      	bx	lr

004023d4 <__fini_array_start>:
  4023d4:	00400141 	.word	0x00400141
