Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,86
design__inferred_latch__count,0
design__instance__count,3264
design__instance__area,21358
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,34
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,5
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00031261472031474113
power__switching__total,0.0003786633023992181
power__leakage__total,2.2766744933733207E-8
power__total,0.0006913007819093764
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25445096749833107
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25534319825730506
timing__hold__ws__corner:nom_tt_025C_1v80,0.36686094089849686
timing__setup__ws__corner:nom_tt_025C_1v80,5.809870970986652
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.366861
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,17.489206
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,286
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,5
design__max_cap_violation__count__corner:nom_ss_100C_1v60,5
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2582415743229388
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.259087675313935
timing__hold__ws__corner:nom_ss_100C_1v60,0.9837252402217382
timing__setup__ws__corner:nom_ss_100C_1v60,-2.4641249738126136
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-14.081115338963867
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.4641249738126136
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.983725
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,12.463202
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,19
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,5
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25336403137090674
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25427327629821433
timing__hold__ws__corner:nom_ff_n40C_1v95,0.14030738079618313
timing__setup__ws__corner:nom_ff_n40C_1v95,8.27931879821907
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.140307
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.271828
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,366
design__max_fanout_violation__count,5
design__max_cap_violation__count,6
clock__skew__worst_hold,-0.25302319289270725
clock__skew__worst_setup,0.2535941250992678
timing__hold__ws,0.13481000031197268
timing__setup__ws,-2.9556784523135327
timing__hold__tns,0.0
timing__setup__tns,-16.83894848998007
timing__hold__wns,0
timing__setup__wns,-2.9556784523135327
timing__hold_vio__count,0
timing__hold_r2r__ws,0.134810
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,12.274515
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3264
design__instance__area__stdcell,21358
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.623493
design__instance__utilization__stdcell,0.623493
design__instance__count__class:buffer,2
design__instance__count__class:inverter,69
design__instance__count__class:sequential_cell,29
design__instance__count__class:multi_input_combinational_cell,2466
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2264
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,73530.1
design__violations,0
design__instance__count__class:timing_repair_buffer,190
design__instance__count__class:clock_buffer,3
design__instance__count__setup_buffer,10
design__instance__count__hold_buffer,1
antenna__violating__nets,10
antenna__violating__pins,11
route__antenna_violation__count,10
antenna_diodes_count,49
design__instance__count__class:antenna_cell,49
route__net,2778
route__net__special,2
route__drc_errors__iter:1,4121
route__wirelength__iter:1,102537
route__drc_errors__iter:2,2841
route__wirelength__iter:2,100110
route__drc_errors__iter:3,2630
route__wirelength__iter:3,98912
route__drc_errors__iter:4,1697
route__wirelength__iter:4,98986
route__drc_errors__iter:5,1081
route__wirelength__iter:5,98803
route__drc_errors__iter:6,748
route__wirelength__iter:6,98923
route__drc_errors__iter:7,563
route__wirelength__iter:7,98782
route__drc_errors__iter:8,505
route__wirelength__iter:8,98779
route__drc_errors__iter:9,433
route__wirelength__iter:9,98667
route__drc_errors__iter:10,359
route__wirelength__iter:10,98617
route__drc_errors__iter:11,246
route__wirelength__iter:11,98592
route__drc_errors__iter:12,246
route__wirelength__iter:12,98592
route__drc_errors__iter:13,188
route__wirelength__iter:13,98610
route__drc_errors__iter:14,97
route__wirelength__iter:14,98578
route__drc_errors__iter:15,86
route__wirelength__iter:15,98578
route__drc_errors__iter:16,82
route__wirelength__iter:16,98643
route__drc_errors__iter:17,80
route__wirelength__iter:17,98641
route__drc_errors__iter:18,136
route__wirelength__iter:18,98563
route__drc_errors__iter:19,46
route__wirelength__iter:19,98646
route__drc_errors__iter:20,28
route__wirelength__iter:20,98631
route__drc_errors__iter:21,21
route__wirelength__iter:21,98693
route__drc_errors__iter:22,17
route__wirelength__iter:22,98747
route__drc_errors__iter:23,10
route__wirelength__iter:23,98774
route__drc_errors__iter:24,10
route__wirelength__iter:24,98774
route__drc_errors__iter:25,10
route__wirelength__iter:25,98774
route__drc_errors__iter:26,10
route__wirelength__iter:26,98774
route__drc_errors__iter:27,10
route__wirelength__iter:27,98805
route__drc_errors__iter:28,1
route__wirelength__iter:28,98815
route__drc_errors__iter:29,1
route__wirelength__iter:29,98814
route__drc_errors__iter:30,1
route__wirelength__iter:30,98815
route__drc_errors__iter:31,1
route__wirelength__iter:31,98815
route__drc_errors__iter:32,1
route__wirelength__iter:32,98815
route__drc_errors__iter:33,1
route__wirelength__iter:33,98815
route__drc_errors__iter:34,1
route__wirelength__iter:34,98815
route__drc_errors__iter:35,1
route__wirelength__iter:35,98814
route__drc_errors__iter:36,1
route__wirelength__iter:36,98815
route__drc_errors__iter:37,1
route__wirelength__iter:37,98814
route__drc_errors__iter:38,1
route__wirelength__iter:38,98814
route__drc_errors__iter:39,1
route__wirelength__iter:39,98815
route__drc_errors__iter:40,1
route__wirelength__iter:40,98814
route__drc_errors__iter:41,1
route__wirelength__iter:41,98814
route__drc_errors__iter:42,1
route__wirelength__iter:42,98814
route__drc_errors__iter:43,1
route__wirelength__iter:43,98814
route__drc_errors__iter:44,1
route__wirelength__iter:44,98814
route__drc_errors__iter:45,1
route__wirelength__iter:45,98814
route__drc_errors__iter:46,1
route__wirelength__iter:46,98814
route__drc_errors__iter:47,1
route__wirelength__iter:47,98814
route__drc_errors__iter:48,0
route__wirelength__iter:48,98868
route__drc_errors,0
route__wirelength,98868
route__vias,24535
route__vias__singlecut,24535
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,665.15
timing__unannotated_net__count__corner:nom_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,29
design__max_fanout_violation__count__corner:min_tt_025C_1v80,5
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.253920530677739
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2544797222754821
timing__hold__ws__corner:min_tt_025C_1v80,0.35890058607564906
timing__setup__ws__corner:min_tt_025C_1v80,5.898716349000394
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.358901
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,17.583572
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,218
design__max_fanout_violation__count__corner:min_ss_100C_1v60,5
design__max_cap_violation__count__corner:min_ss_100C_1v60,3
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25727218306157107
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2578006492362387
timing__hold__ws__corner:min_ss_100C_1v60,0.96920096913591
timing__setup__ws__corner:min_ss_100C_1v60,-1.9599398214694712
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-11.173151609062929
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.9599398214694712
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.969201
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.623647
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,5
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25302319289270725
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2535941250992678
timing__hold__ws__corner:min_ff_n40C_1v95,0.13481000031197268
timing__setup__ws__corner:min_ff_n40C_1v95,8.310647516503188
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.134810
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.331631
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,54
design__max_fanout_violation__count__corner:max_tt_025C_1v80,5
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25514582835352034
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2571360974704789
timing__hold__ws__corner:max_tt_025C_1v80,0.37606535616677284
timing__setup__ws__corner:max_tt_025C_1v80,5.711151713201851
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.376065
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,17.397167
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,366
design__max_fanout_violation__count__corner:max_ss_100C_1v60,5
design__max_cap_violation__count__corner:max_ss_100C_1v60,6
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25945843430349436
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2613540291493504
timing__hold__ws__corner:max_ss_100C_1v60,1.0009741097093559
timing__setup__ws__corner:max_ss_100C_1v60,-2.9556784523135327
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-16.83894848998007
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.9556784523135327
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.000974
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.274515
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,19
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,5
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25386507503609057
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25588487608633936
timing__hold__ws__corner:max_ff_n40C_1v95,0.1468143981275422
timing__setup__ws__corner:max_ff_n40C_1v95,8.243149507410683
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.146814
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.212606
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,21
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000383994
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000048844
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000578871
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000048844
design_powergrid__voltage__worst,0.000048844
design_powergrid__voltage__worst__net:VPWR,1.79996
design_powergrid__drop__worst,0.000048844
design_powergrid__drop__worst__net:VPWR,0.0000383994
design_powergrid__voltage__worst__net:VGND,0.000048844
design_powergrid__drop__worst__net:VGND,0.000048844
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000562000000000000040213492258356353659110027365386486053466796875
ir__drop__worst,0.000038399999999999998262327494114032333527575246989727020263671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
