Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date              : Fri Dec 26 17:03:05 2025
| Host              : dan-alencar running 64-bit Linux Mint 22.2
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file fpga_unified_top_timing_summary_routed.rpt -pb fpga_unified_top_timing_summary_routed.pb -rpx fpga_unified_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga_unified_top
| Device            : xcau15p-ffvb676
| Speed File        : -1  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
TIMING-18  Warning   Missing input or output delay               4           
CLKC-56    Advisory  MMCME4 with global clock driver has no LOC  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.192        0.000                      0                  532        0.047        0.000                      0                  532        2.000        0.000                       0                   224  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_p             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {2.778 7.778}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out3_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               2.000        0.000                       0                     2  
  clk_out1_clk_wiz_0                                                                                                                                                    4.725        0.000                       0                     3  
  clk_out2_clk_wiz_0                                                                                                                                                    4.725        0.000                       0                     3  
  clk_out3_clk_wiz_0        1.192        0.000                      0                  345        0.047        0.000                      0                  345        3.400        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        1.957        0.000                      0                    1        6.922        0.000                      0                    1  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        2.112        0.000                      0                    1        6.786        0.000                      0                    1  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        1.196        0.000                      0                    1        2.899        0.000                      0                    1  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0        6.249        0.000                      0                    2        2.578        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        1.527        0.000                      0                    1        7.162        0.000                      0                    1  
**async_default**   clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        7.984        0.000                      0                    1        0.276        0.000                      0                    1  
**async_default**   clk_out3_clk_wiz_0  clk_out3_clk_wiz_0        8.001        0.000                      0                  182        0.158        0.000                      0                  182  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out3_clk_wiz_0                      
(none)                                  clk_out3_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         10.000      8.501      BUFGCE_X0Y21  clock_gen/inst/clkin1_bufg1/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 2.778 7.778 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y22   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X41Y151  sns/alarm_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y151  sns/alarm_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y151  sns/alarm_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y151  sns/alarm_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y151  sns/alarm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y16   clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X41Y151  sns/FF1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y151  sns/FF1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y151  sns/FF1/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y151  sns/FF1/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y151  sns/FF1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 dly/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 3.538ns (40.836%)  route 5.126ns (59.164%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.130ns = ( 14.130 - 10.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.786ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.715ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.030     3.870    dly/clk_out3
    SLICE_X41Y149        FDRE                                         r  dly/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y149        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.966 r  dly/start_reg/Q
                         net (fo=1, routed)           0.050     4.016    dly/start_reg_n_0
    SLICE_X41Y149        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.080 f  dly/lut_chain[0].INV/O
                         net (fo=1, routed)           0.110     4.190    dly/connection_1
    SLICE_X42Y149        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.231 r  dly/lut_chain[1].INV/O
                         net (fo=1, routed)           0.109     4.340    dly/connection_2
    SLICE_X41Y149        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.379 f  dly/lut_chain[2].INV/O
                         net (fo=1, routed)           0.101     4.480    dly/connection_3
    SLICE_X41Y149        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     4.598 r  dly/lut_chain[3].INV/O
                         net (fo=1, routed)           0.138     4.736    dly/connection_4
    SLICE_X42Y149        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     4.774 f  dly/lut_chain[4].INV/O
                         net (fo=1, routed)           0.048     4.822    dly/connection_5
    SLICE_X42Y149        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     4.861 r  dly/lut_chain[5].INV/O
                         net (fo=1, routed)           0.102     4.963    dly/connection_6
    SLICE_X42Y149        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     5.025 f  dly/lut_chain[6].INV/O
                         net (fo=1, routed)           0.107     5.132    dly/connection_7
    SLICE_X41Y149        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.085     5.217 r  dly/lut_chain[7].INV/O
                         net (fo=1, routed)           0.140     5.357    dly/connection_8
    SLICE_X41Y148        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.420 f  dly/lut_chain[8].INV/O
                         net (fo=1, routed)           0.097     5.517    dly/connection_9
    SLICE_X41Y148        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     5.615 r  dly/lut_chain[9].INV/O
                         net (fo=1, routed)           0.046     5.661    dly/connection_10
    SLICE_X41Y148        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     5.701 f  dly/lut_chain[10].INV/O
                         net (fo=1, routed)           0.096     5.797    dly/connection_11
    SLICE_X41Y148        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     5.860 r  dly/lut_chain[11].INV/O
                         net (fo=1, routed)           0.047     5.907    dly/connection_12
    SLICE_X41Y148        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     5.946 f  dly/lut_chain[12].INV/O
                         net (fo=1, routed)           0.108     6.054    dly/connection_13
    SLICE_X42Y148        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     6.092 r  dly/lut_chain[13].INV/O
                         net (fo=1, routed)           0.104     6.196    dly/connection_14
    SLICE_X41Y148        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     6.235 f  dly/lut_chain[14].INV/O
                         net (fo=1, routed)           0.164     6.399    dly/connection_15
    SLICE_X41Y149        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.437 r  dly/lut_chain[15].INV/O
                         net (fo=1, routed)           0.101     6.538    dly/connection_16
    SLICE_X41Y149        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.601 f  dly/lut_chain[16].INV/O
                         net (fo=1, routed)           0.098     6.699    dly/connection_17
    SLICE_X41Y149        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     6.762 r  dly/lut_chain[17].INV/O
                         net (fo=1, routed)           0.049     6.811    dly/connection_18
    SLICE_X41Y149        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     6.911 f  dly/lut_chain[18].INV/O
                         net (fo=1, routed)           0.190     7.101    dly/connection_19
    SLICE_X42Y150        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     7.139 r  dly/lut_chain[19].INV/O
                         net (fo=1, routed)           0.048     7.187    dly/connection_20
    SLICE_X42Y150        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     7.226 f  dly/lut_chain[20].INV/O
                         net (fo=1, routed)           0.110     7.336    dly/connection_21
    SLICE_X41Y150        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     7.400 r  dly/lut_chain[21].INV/O
                         net (fo=1, routed)           0.046     7.446    dly/connection_22
    SLICE_X41Y150        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     7.484 f  dly/lut_chain[22].INV/O
                         net (fo=1, routed)           0.103     7.587    dly/connection_23
    SLICE_X41Y150        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     7.626 r  dly/lut_chain[23].INV/O
                         net (fo=1, routed)           0.047     7.673    dly/connection_24
    SLICE_X41Y150        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     7.773 f  dly/lut_chain[24].INV/O
                         net (fo=1, routed)           0.048     7.821    dly/connection_25
    SLICE_X41Y150        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.920 r  dly/lut_chain[25].INV/O
                         net (fo=1, routed)           0.098     8.018    dly/connection_26
    SLICE_X41Y150        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     8.081 f  dly/lut_chain[26].INV/O
                         net (fo=1, routed)           0.049     8.130    dly/connection_27
    SLICE_X41Y150        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     8.230 r  dly/lut_chain[27].INV/O
                         net (fo=1, routed)           0.049     8.279    dly/connection_28
    SLICE_X41Y150        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     8.343 f  dly/lut_chain[28].INV/O
                         net (fo=1, routed)           0.155     8.498    dly/connection_29
    SLICE_X41Y150        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     8.578 r  dly/lut_chain[29].INV/O
                         net (fo=1, routed)           0.138     8.716    dly/connection_30
    SLICE_X41Y151        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     8.854 f  dly/lut_chain[30].INV/O
                         net (fo=1, routed)           0.185     9.039    dly/connection_31
    SLICE_X41Y151        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     9.103 r  dly/lut_chain[31].INV/O
                         net (fo=1, routed)           0.046     9.149    dly/connection_32
    SLICE_X41Y151        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     9.187 f  dly/lut_chain[32].INV/O
                         net (fo=1, routed)           0.051     9.238    dly/connection_33
    SLICE_X41Y151        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     9.372 r  dly/lut_chain[33].INV/O
                         net (fo=1, routed)           0.190     9.562    dly/connection_34
    SLICE_X41Y151        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     9.662 f  dly/lut_chain[34].INV/O
                         net (fo=1, routed)           0.101     9.763    dly/connection_35
    SLICE_X41Y151        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     9.802 r  dly/lut_chain[35].INV/O
                         net (fo=1, routed)           0.099     9.901    dly/connection_36
    SLICE_X41Y152        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     9.940 f  dly/lut_chain[36].INV/O
                         net (fo=1, routed)           0.051     9.991    dly/connection_37
    SLICE_X41Y152        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.085    10.076 r  dly/lut_chain[37].INV/O
                         net (fo=1, routed)           0.135    10.211    dly/connection_38
    SLICE_X41Y151        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063    10.274 f  dly/lut_chain[38].INV/O
                         net (fo=1, routed)           0.098    10.372    dly/connection_39
    SLICE_X41Y151        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    10.485 r  dly/lut_chain[39].INV/O
                         net (fo=1, routed)           0.049    10.534    dly/connection_40
    SLICE_X41Y151        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    10.634 f  dly/lut_chain[40].INV/O
                         net (fo=1, routed)           0.049    10.683    dly/connection_41
    SLICE_X41Y151        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    10.747 r  dly/lut_chain[41].INV/O
                         net (fo=1, routed)           0.109    10.856    dly/connection_42
    SLICE_X42Y151        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039    10.895 f  dly/lut_chain[42].INV/O
                         net (fo=1, routed)           0.054    10.949    dly/connection_43
    SLICE_X42Y151        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    11.013 r  dly/lut_chain[43].INV/O
                         net (fo=1, routed)           0.106    11.119    dly/connection_44
    SLICE_X42Y151        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  dly/lut_chain[44].INV/O
                         net (fo=1, routed)           0.053    11.272    dly/connection_45
    SLICE_X42Y151        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113    11.385 r  dly/lut_chain[45].INV/O
                         net (fo=1, routed)           0.099    11.484    dly/connection_46
    SLICE_X42Y152        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    11.523 f  dly/lut_chain[46].INV/O
                         net (fo=1, routed)           0.179    11.702    dly/connection_47
    SLICE_X42Y151        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.084    11.786 r  dly/lut_chain[47].INV/O
                         net (fo=1, routed)           0.200    11.986    dly/connection_48
    SLICE_X42Y151        LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.087    12.073 f  dly/lut_chain[48].INV/O
                         net (fo=1, routed)           0.150    12.223    dly/connection_49
    SLICE_X41Y151        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.085    12.308 r  dly/lut_chain[49].INV/O
                         net (fo=2, routed)           0.226    12.534    sns/delayed_sig
    SLICE_X42Y151        FDCE                                         r  sns/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.796    14.130    sns/clk_out3
    SLICE_X42Y151        FDCE                                         r  sns/FF2/C
                         clock pessimism             -0.353    13.777    
                         clock uncertainty           -0.077    13.699    
    SLICE_X42Y151        FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.027    13.726    sns/FF2
  -------------------------------------------------------------------
                         required time                         13.726    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 2.229ns (61.243%)  route 1.411ns (38.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.715ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=4, routed)           0.652     6.741    u_mon/drdy
    SLICE_X43Y154        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.839 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          0.758     7.597    u_mon/reg_temp[0]
    SLICE_X40Y155        FDCE                                         r  u_mon/reg_temp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.779    14.113    u_mon/clk_out3
    SLICE_X40Y155        FDCE                                         r  u_mon/reg_temp_reg[10]/C
                         clock pessimism             -0.354    13.760    
                         clock uncertainty           -0.077    13.682    
    SLICE_X40Y155        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    13.640    u_mon/reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 2.229ns (61.243%)  route 1.411ns (38.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.715ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=4, routed)           0.652     6.741    u_mon/drdy
    SLICE_X43Y154        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.839 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          0.758     7.597    u_mon/reg_temp[0]
    SLICE_X40Y155        FDCE                                         r  u_mon/reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.779    14.113    u_mon/clk_out3
    SLICE_X40Y155        FDCE                                         r  u_mon/reg_temp_reg[1]/C
                         clock pessimism             -0.354    13.760    
                         clock uncertainty           -0.077    13.682    
    SLICE_X40Y155        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    13.640    u_mon/reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 2.229ns (61.243%)  route 1.411ns (38.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.715ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=4, routed)           0.652     6.741    u_mon/drdy
    SLICE_X43Y154        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.839 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          0.758     7.597    u_mon/reg_temp[0]
    SLICE_X40Y155        FDCE                                         r  u_mon/reg_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.779    14.113    u_mon/clk_out3
    SLICE_X40Y155        FDCE                                         r  u_mon/reg_temp_reg[2]/C
                         clock pessimism             -0.354    13.760    
                         clock uncertainty           -0.077    13.682    
    SLICE_X40Y155        FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042    13.640    u_mon/reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 2.229ns (61.243%)  route 1.411ns (38.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.715ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=4, routed)           0.652     6.741    u_mon/drdy
    SLICE_X43Y154        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.839 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          0.758     7.597    u_mon/reg_temp[0]
    SLICE_X40Y155        FDCE                                         r  u_mon/reg_temp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.779    14.113    u_mon/clk_out3
    SLICE_X40Y155        FDCE                                         r  u_mon/reg_temp_reg[9]/C
                         clock pessimism             -0.354    13.760    
                         clock uncertainty           -0.077    13.682    
    SLICE_X40Y155        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042    13.640    u_mon/reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 2.229ns (60.479%)  route 1.457ns (39.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 14.135 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.715ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=4, routed)           0.652     6.741    u_mon/drdy
    SLICE_X43Y154        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.839 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          0.804     7.643    u_mon/reg_temp[0]
    SLICE_X42Y154        FDCE                                         r  u_mon/reg_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.801    14.135    u_mon/clk_out3
    SLICE_X42Y154        FDCE                                         r  u_mon/reg_temp_reg[0]/C
                         clock pessimism             -0.295    13.840    
                         clock uncertainty           -0.077    13.763    
    SLICE_X42Y154        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    13.720    u_mon/reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 2.229ns (60.479%)  route 1.457ns (39.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 14.135 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.715ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=4, routed)           0.652     6.741    u_mon/drdy
    SLICE_X43Y154        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.839 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          0.804     7.643    u_mon/reg_temp[0]
    SLICE_X42Y154        FDCE                                         r  u_mon/reg_temp_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.801    14.135    u_mon/clk_out3
    SLICE_X42Y154        FDCE                                         r  u_mon/reg_temp_reg[14]/C
                         clock pessimism             -0.295    13.840    
                         clock uncertainty           -0.077    13.763    
    SLICE_X42Y154        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    13.720    u_mon/reg_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 2.229ns (60.479%)  route 1.457ns (39.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 14.135 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.715ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=4, routed)           0.652     6.741    u_mon/drdy
    SLICE_X43Y154        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.839 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          0.804     7.643    u_mon/reg_temp[0]
    SLICE_X42Y154        FDCE                                         r  u_mon/reg_temp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.801    14.135    u_mon/clk_out3
    SLICE_X42Y154        FDCE                                         r  u_mon/reg_temp_reg[6]/C
                         clock pessimism             -0.295    13.840    
                         clock uncertainty           -0.077    13.763    
    SLICE_X42Y154        FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043    13.720    u_mon/reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 2.229ns (60.479%)  route 1.457ns (39.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 14.135 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.715ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=4, routed)           0.652     6.741    u_mon/drdy
    SLICE_X43Y154        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.839 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          0.804     7.643    u_mon/reg_temp[0]
    SLICE_X42Y154        FDCE                                         r  u_mon/reg_temp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.801    14.135    u_mon/clk_out3
    SLICE_X42Y154        FDCE                                         r  u_mon/reg_temp_reg[8]/C
                         clock pessimism             -0.295    13.840    
                         clock uncertainty           -0.077    13.763    
    SLICE_X42Y154        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043    13.720    u_mon/reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 2.229ns (60.819%)  route 1.436ns (39.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.715ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=4, routed)           0.652     6.741    u_mon/drdy
    SLICE_X43Y154        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.839 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          0.784     7.622    u_mon/reg_temp[0]
    SLICE_X42Y157        FDCE                                         r  u_mon/reg_temp_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.805    14.139    u_mon/clk_out3
    SLICE_X42Y157        FDCE                                         r  u_mon/reg_temp_reg[13]/C
                         clock pessimism             -0.295    13.844    
                         clock uncertainty           -0.077    13.767    
    SLICE_X42Y157        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    13.724    u_mon/reg_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  6.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_arb/croc_idle_timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.790%)  route 0.046ns (46.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.028ns (routing 0.397ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.442ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.028     2.290    u_arb/clk_out3
    SLICE_X43Y153        FDCE                                         r  u_arb/croc_idle_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y153        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.329 r  u_arb/croc_idle_timer_reg[1]/Q
                         net (fo=6, routed)           0.029     2.357    u_arb/croc_idle_timer[1]
    SLICE_X43Y153        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.371 r  u_arb/croc_idle_timer[3]_i_1/O
                         net (fo=1, routed)           0.017     2.388    u_arb/croc_idle_timer[3]_i_1_n_0
    SLICE_X43Y153        FDCE                                         r  u_arb/croc_idle_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.157     2.120    u_arb/clk_out3
    SLICE_X43Y153        FDCE                                         r  u_arb/croc_idle_timer_reg[3]/C
                         clock pessimism              0.176     2.296    
    SLICE_X43Y153        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.342    u_arb/croc_idle_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.015ns (routing 0.397ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.442ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.015     2.277    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.315 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.063     2.378    reset_sync_reg_n_0_[0]
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.143     2.106    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[1]/C
                         clock pessimism              0.177     2.283    
    SLICE_X42Y154        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.330    reset_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mgr/inc_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/display_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.686%)  route 0.088ns (69.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.013ns (routing 0.397ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.442ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.013     2.275    mgr/clk_out3
    SLICE_X41Y154        FDCE                                         r  mgr/inc_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.314 r  mgr/inc_count_reg[6]/Q
                         net (fo=2, routed)           0.088     2.402    mgr/inc_count_reg[6]
    SLICE_X40Y154        FDCE                                         r  mgr/display_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.130     2.092    mgr/clk_out3
    SLICE_X40Y154        FDCE                                         r  mgr/display_value_reg[6]/C
                         clock pessimism              0.215     2.308    
    SLICE_X40Y154        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.354    mgr/display_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mgr/inc_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/display_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.525%)  route 0.093ns (70.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.010ns (routing 0.397ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.442ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.010     2.272    mgr/clk_out3
    SLICE_X41Y154        FDCE                                         r  mgr/inc_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.311 r  mgr/inc_count_reg[1]/Q
                         net (fo=2, routed)           0.093     2.404    mgr/inc_count_reg[1]
    SLICE_X40Y154        FDCE                                         r  mgr/display_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.130     2.092    mgr/clk_out3
    SLICE_X40Y154        FDCE                                         r  mgr/display_value_reg[1]/C
                         clock pessimism              0.215     2.308    
    SLICE_X40Y154        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.354    mgr/display_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_router/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.052ns (47.252%)  route 0.058ns (52.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.038ns (routing 0.397ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.442ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.038     2.300    u_router/clk_out3
    SLICE_X44Y153        FDCE                                         r  u_router/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.338 f  u_router/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=34, routed)          0.037     2.375    u_arb/tx_state[0]
    SLICE_X44Y154        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     2.389 r  u_arb/croc_idle_timer[9]_i_1/O
                         net (fo=1, routed)           0.021     2.410    u_arb/croc_idle_timer[9]_i_1_n_0
    SLICE_X44Y154        FDCE                                         r  u_arb/croc_idle_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.163     2.126    u_arb/clk_out3
    SLICE_X44Y154        FDCE                                         r  u_arb/croc_idle_timer_reg[9]/C
                         clock pessimism              0.188     2.313    
    SLICE_X44Y154        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.359    u_arb/croc_idle_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_arb/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.431%)  route 0.035ns (32.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.029ns (routing 0.397ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.442ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.029     2.291    u_arb/clk_out3
    SLICE_X46Y155        FDCE                                         r  u_arb/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y155        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.330 r  u_arb/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.029     2.359    u_arb/state[0]
    SLICE_X46Y155        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     2.392 r  u_arb/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.006     2.398    u_arb/state__0[1]
    SLICE_X46Y155        FDCE                                         r  u_arb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.158     2.120    u_arb/clk_out3
    SLICE_X46Y155        FDCE                                         r  u_arb/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.177     2.297    
    SLICE_X46Y155        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.344    u_arb/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 heartbeat_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.337%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      1.038ns (routing 0.397ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.442ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.038     2.300    clk_sys
    SLICE_X45Y156        FDCE                                         r  heartbeat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.339 r  heartbeat_reg[11]/Q
                         net (fo=1, routed)           0.044     2.383    heartbeat_reg_n_0_[11]
    SLICE_X45Y156        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.400 r  heartbeat_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.407    heartbeat_reg[8]_i_1_n_12
    SLICE_X45Y156        FDCE                                         r  heartbeat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.169     2.131    clk_sys
    SLICE_X45Y156        FDCE                                         r  heartbeat_reg[11]/C
                         clock pessimism              0.175     2.306    
    SLICE_X45Y156        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.352    heartbeat_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 heartbeat_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.337%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      1.039ns (routing 0.397ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.442ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.039     2.301    clk_sys
    SLICE_X45Y157        FDCE                                         r  heartbeat_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y157        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.340 r  heartbeat_reg[19]/Q
                         net (fo=1, routed)           0.044     2.384    heartbeat_reg_n_0_[19]
    SLICE_X45Y157        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.401 r  heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.408    heartbeat_reg[16]_i_1_n_12
    SLICE_X45Y157        FDCE                                         r  heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.170     2.132    clk_sys
    SLICE_X45Y157        FDCE                                         r  heartbeat_reg[19]/C
                         clock pessimism              0.175     2.307    
    SLICE_X45Y157        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.353    heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 heartbeat_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.337%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.038ns (routing 0.397ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.442ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.038     2.300    clk_sys
    SLICE_X45Y155        FDCE                                         r  heartbeat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.339 r  heartbeat_reg[3]/Q
                         net (fo=1, routed)           0.044     2.383    heartbeat_reg_n_0_[3]
    SLICE_X45Y155        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.400 r  heartbeat_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.407    heartbeat_reg[0]_i_1_n_12
    SLICE_X45Y155        FDCE                                         r  heartbeat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.168     2.130    clk_sys
    SLICE_X45Y155        FDCE                                         r  heartbeat_reg[3]/C
                         clock pessimism              0.176     2.306    
    SLICE_X45Y155        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.352    heartbeat_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_mon/byte_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/byte_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.442%)  route 0.036ns (33.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.011ns (routing 0.397ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.442ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.011     2.273    u_mon/clk_out3
    SLICE_X41Y156        FDCE                                         r  u_mon/byte_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.312 r  u_mon/byte_idx_reg[1]/Q
                         net (fo=20, routed)          0.030     2.342    u_mon/byte_idx_reg[1]
    SLICE_X41Y156        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     2.375 r  u_mon/byte_idx[2]_i_1/O
                         net (fo=1, routed)           0.006     2.381    u_mon/p_0_in[2]
    SLICE_X41Y156        FDCE                                         r  u_mon/byte_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.139     2.102    u_mon/clk_out3
    SLICE_X41Y156        FDCE                                         r  u_mon/byte_idx_reg[2]/C
                         clock pessimism              0.177     2.279    
    SLICE_X41Y156        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.326    u_mon/byte_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK       n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
Min Period        n/a     MMCME4_ADV/PSCLK    n/a            2.222         10.000      7.778      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y14   clock_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X45Y155  heartbeat_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X45Y156  heartbeat_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X45Y156  heartbeat_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X45Y156  heartbeat_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X45Y156  heartbeat_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X45Y156  heartbeat_reg[14]/C
Low Pulse Width   Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
Low Pulse Width   Slow    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y155  heartbeat_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y155  heartbeat_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y156  heartbeat_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y156  heartbeat_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y156  heartbeat_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y156  heartbeat_reg[11]/C
High Pulse Width  Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
High Pulse Width  Slow    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Fast    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y155  heartbeat_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y155  heartbeat_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y156  heartbeat_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y156  heartbeat_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y156  heartbeat_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X45Y156  heartbeat_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 sns/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.260ns (65.000%)  route 0.140ns (35.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 7.033 - 2.778 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.134ns (routing 1.250ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.150ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.816    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.844 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.134     3.978    sns/clk_out2
    SLICE_X41Y151        FDCE                                         r  sns/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.074 r  sns/FF1/Q
                         net (fo=1, routed)           0.118     4.192    sns/ff1
    SLICE_X41Y151        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     4.356 r  sns/alarm_i_1/O
                         net (fo=1, routed)           0.022     4.378    sns/xor_out
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     3.297 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.337    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.337 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.633    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.657 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     4.215    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     4.859 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.087    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.111 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.922     7.033    sns/clk_out1
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism             -0.527     6.506    
                         clock uncertainty           -0.197     6.309    
    SLICE_X41Y151        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.336    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  1.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.922ns  (arrival time - required time)
  Source:                 sns/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.222ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.247ns  (logic 0.165ns (66.802%)  route 0.082ns (33.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 6.779 - 2.778 ) 
    Source Clock Delay      (SCD):    4.233ns = ( 14.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.895ns (routing 1.142ns, distribution 0.753ns)
  Clock Net Delay (Destination): 2.163ns (routing 1.259ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.314    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.338 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.895    14.233    sns/clk_out2
    SLICE_X41Y151        FDCE                                         r  sns/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070    14.303 r  sns/FF1/Q
                         net (fo=1, routed)           0.071    14.374    sns/ff1
    SLICE_X41Y151        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.095    14.469 r  sns/alarm_i_1/O
                         net (fo=1, routed)           0.011    14.480    sns/xor_out
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     3.399 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.449    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.449 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     3.784    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.812 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     4.438    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     4.332 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.588    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.616 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.163     6.779    sns/clk_out1
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism              0.527     7.306    
                         clock uncertainty            0.197     7.503    
    SLICE_X41Y151        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     7.558    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                         -7.558    
                         arrival time                          14.480    
  -------------------------------------------------------------------
                         slack                                  6.922    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 sns/FF2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.216ns (61.364%)  route 0.136ns (38.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 7.033 - 2.778 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.032ns (routing 0.786ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.150ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.032     3.872    sns/clk_out3
    SLICE_X42Y151        FDCE                                         r  sns/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y151        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.970 r  sns/FF2/Q
                         net (fo=1, routed)           0.114     4.084    sns/FF2_n_0
    SLICE_X41Y151        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     4.202 r  sns/alarm_i_1/O
                         net (fo=1, routed)           0.022     4.224    sns/xor_out
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     3.297 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.337    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.337 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.633    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.657 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     4.215    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     4.859 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.087    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.111 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.922     7.033    sns/clk_out1
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism             -0.527     6.506    
                         clock uncertainty           -0.197     6.309    
    SLICE_X41Y151        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.336    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  2.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.786ns  (arrival time - required time)
  Source:                 sns/FF2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.222ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.214ns  (logic 0.137ns (64.019%)  route 0.077ns (35.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 6.779 - 2.778 ) 
    Source Clock Delay      (SCD):    4.130ns = ( 14.130 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.796ns (routing 0.715ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.163ns (routing 1.259ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.796    14.130    sns/clk_out3
    SLICE_X42Y151        FDCE                                         r  sns/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y151        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072    14.202 r  sns/FF2/Q
                         net (fo=1, routed)           0.066    14.268    sns/FF2_n_0
    SLICE_X41Y151        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.065    14.333 r  sns/alarm_i_1/O
                         net (fo=1, routed)           0.011    14.344    sns/xor_out
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     3.399 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.449    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.449 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     3.784    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.812 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     4.438    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     4.332 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.588    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.616 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.163     6.779    sns/clk_out1
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism              0.527     7.306    
                         clock uncertainty            0.197     7.503    
    SLICE_X41Y151        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     7.558    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                         -7.558    
                         arrival time                          14.344    
  -------------------------------------------------------------------
                         slack                                  6.786    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.899ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 dly/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 3.538ns (41.771%)  route 4.932ns (58.229%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.030ns (routing 0.786ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.895ns (routing 1.142ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.030     3.870    dly/clk_out3
    SLICE_X41Y149        FDRE                                         r  dly/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y149        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.966 r  dly/start_reg/Q
                         net (fo=1, routed)           0.050     4.016    dly/start_reg_n_0
    SLICE_X41Y149        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.080 f  dly/lut_chain[0].INV/O
                         net (fo=1, routed)           0.110     4.190    dly/connection_1
    SLICE_X42Y149        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.231 r  dly/lut_chain[1].INV/O
                         net (fo=1, routed)           0.109     4.340    dly/connection_2
    SLICE_X41Y149        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.379 f  dly/lut_chain[2].INV/O
                         net (fo=1, routed)           0.101     4.480    dly/connection_3
    SLICE_X41Y149        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     4.598 r  dly/lut_chain[3].INV/O
                         net (fo=1, routed)           0.138     4.736    dly/connection_4
    SLICE_X42Y149        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     4.774 f  dly/lut_chain[4].INV/O
                         net (fo=1, routed)           0.048     4.822    dly/connection_5
    SLICE_X42Y149        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     4.861 r  dly/lut_chain[5].INV/O
                         net (fo=1, routed)           0.102     4.963    dly/connection_6
    SLICE_X42Y149        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     5.025 f  dly/lut_chain[6].INV/O
                         net (fo=1, routed)           0.107     5.132    dly/connection_7
    SLICE_X41Y149        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.085     5.217 r  dly/lut_chain[7].INV/O
                         net (fo=1, routed)           0.140     5.357    dly/connection_8
    SLICE_X41Y148        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.420 f  dly/lut_chain[8].INV/O
                         net (fo=1, routed)           0.097     5.517    dly/connection_9
    SLICE_X41Y148        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     5.615 r  dly/lut_chain[9].INV/O
                         net (fo=1, routed)           0.046     5.661    dly/connection_10
    SLICE_X41Y148        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     5.701 f  dly/lut_chain[10].INV/O
                         net (fo=1, routed)           0.096     5.797    dly/connection_11
    SLICE_X41Y148        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     5.860 r  dly/lut_chain[11].INV/O
                         net (fo=1, routed)           0.047     5.907    dly/connection_12
    SLICE_X41Y148        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     5.946 f  dly/lut_chain[12].INV/O
                         net (fo=1, routed)           0.108     6.054    dly/connection_13
    SLICE_X42Y148        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     6.092 r  dly/lut_chain[13].INV/O
                         net (fo=1, routed)           0.104     6.196    dly/connection_14
    SLICE_X41Y148        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     6.235 f  dly/lut_chain[14].INV/O
                         net (fo=1, routed)           0.164     6.399    dly/connection_15
    SLICE_X41Y149        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.437 r  dly/lut_chain[15].INV/O
                         net (fo=1, routed)           0.101     6.538    dly/connection_16
    SLICE_X41Y149        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.601 f  dly/lut_chain[16].INV/O
                         net (fo=1, routed)           0.098     6.699    dly/connection_17
    SLICE_X41Y149        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     6.762 r  dly/lut_chain[17].INV/O
                         net (fo=1, routed)           0.049     6.811    dly/connection_18
    SLICE_X41Y149        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     6.911 f  dly/lut_chain[18].INV/O
                         net (fo=1, routed)           0.190     7.101    dly/connection_19
    SLICE_X42Y150        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     7.139 r  dly/lut_chain[19].INV/O
                         net (fo=1, routed)           0.048     7.187    dly/connection_20
    SLICE_X42Y150        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     7.226 f  dly/lut_chain[20].INV/O
                         net (fo=1, routed)           0.110     7.336    dly/connection_21
    SLICE_X41Y150        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     7.400 r  dly/lut_chain[21].INV/O
                         net (fo=1, routed)           0.046     7.446    dly/connection_22
    SLICE_X41Y150        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     7.484 f  dly/lut_chain[22].INV/O
                         net (fo=1, routed)           0.103     7.587    dly/connection_23
    SLICE_X41Y150        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     7.626 r  dly/lut_chain[23].INV/O
                         net (fo=1, routed)           0.047     7.673    dly/connection_24
    SLICE_X41Y150        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     7.773 f  dly/lut_chain[24].INV/O
                         net (fo=1, routed)           0.048     7.821    dly/connection_25
    SLICE_X41Y150        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.920 r  dly/lut_chain[25].INV/O
                         net (fo=1, routed)           0.098     8.018    dly/connection_26
    SLICE_X41Y150        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     8.081 f  dly/lut_chain[26].INV/O
                         net (fo=1, routed)           0.049     8.130    dly/connection_27
    SLICE_X41Y150        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     8.230 r  dly/lut_chain[27].INV/O
                         net (fo=1, routed)           0.049     8.279    dly/connection_28
    SLICE_X41Y150        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     8.343 f  dly/lut_chain[28].INV/O
                         net (fo=1, routed)           0.155     8.498    dly/connection_29
    SLICE_X41Y150        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     8.578 r  dly/lut_chain[29].INV/O
                         net (fo=1, routed)           0.138     8.716    dly/connection_30
    SLICE_X41Y151        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     8.854 f  dly/lut_chain[30].INV/O
                         net (fo=1, routed)           0.185     9.039    dly/connection_31
    SLICE_X41Y151        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     9.103 r  dly/lut_chain[31].INV/O
                         net (fo=1, routed)           0.046     9.149    dly/connection_32
    SLICE_X41Y151        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     9.187 f  dly/lut_chain[32].INV/O
                         net (fo=1, routed)           0.051     9.238    dly/connection_33
    SLICE_X41Y151        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     9.372 r  dly/lut_chain[33].INV/O
                         net (fo=1, routed)           0.190     9.562    dly/connection_34
    SLICE_X41Y151        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     9.662 f  dly/lut_chain[34].INV/O
                         net (fo=1, routed)           0.101     9.763    dly/connection_35
    SLICE_X41Y151        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     9.802 r  dly/lut_chain[35].INV/O
                         net (fo=1, routed)           0.099     9.901    dly/connection_36
    SLICE_X41Y152        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     9.940 f  dly/lut_chain[36].INV/O
                         net (fo=1, routed)           0.051     9.991    dly/connection_37
    SLICE_X41Y152        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.085    10.076 r  dly/lut_chain[37].INV/O
                         net (fo=1, routed)           0.135    10.211    dly/connection_38
    SLICE_X41Y151        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063    10.274 f  dly/lut_chain[38].INV/O
                         net (fo=1, routed)           0.098    10.372    dly/connection_39
    SLICE_X41Y151        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    10.485 r  dly/lut_chain[39].INV/O
                         net (fo=1, routed)           0.049    10.534    dly/connection_40
    SLICE_X41Y151        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    10.634 f  dly/lut_chain[40].INV/O
                         net (fo=1, routed)           0.049    10.683    dly/connection_41
    SLICE_X41Y151        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    10.747 r  dly/lut_chain[41].INV/O
                         net (fo=1, routed)           0.109    10.856    dly/connection_42
    SLICE_X42Y151        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039    10.895 f  dly/lut_chain[42].INV/O
                         net (fo=1, routed)           0.054    10.949    dly/connection_43
    SLICE_X42Y151        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    11.013 r  dly/lut_chain[43].INV/O
                         net (fo=1, routed)           0.106    11.119    dly/connection_44
    SLICE_X42Y151        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100    11.219 f  dly/lut_chain[44].INV/O
                         net (fo=1, routed)           0.053    11.272    dly/connection_45
    SLICE_X42Y151        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113    11.385 r  dly/lut_chain[45].INV/O
                         net (fo=1, routed)           0.099    11.484    dly/connection_46
    SLICE_X42Y152        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039    11.523 f  dly/lut_chain[46].INV/O
                         net (fo=1, routed)           0.179    11.702    dly/connection_47
    SLICE_X42Y151        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.084    11.786 r  dly/lut_chain[47].INV/O
                         net (fo=1, routed)           0.200    11.986    dly/connection_48
    SLICE_X42Y151        LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.087    12.073 f  dly/lut_chain[48].INV/O
                         net (fo=1, routed)           0.150    12.223    dly/connection_49
    SLICE_X41Y151        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.085    12.308 r  dly/lut_chain[49].INV/O
                         net (fo=2, routed)           0.032    12.340    sns/delayed_sig
    SLICE_X41Y151        FDCE                                         r  sns/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.314    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.338 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.895    14.233    sns/clk_out2
    SLICE_X41Y151        FDCE                                         r  sns/FF1/C
                         clock pessimism             -0.527    13.706    
                         clock uncertainty           -0.197    13.509    
    SLICE_X41Y151        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    13.536    sns/FF1
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                  1.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.899ns  (arrival time - required time)
  Source:                 dly/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.179ns (34.975%)  route 2.192ns (65.025%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.012ns (routing 0.397ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.703ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.012     2.274    dly/clk_out3
    SLICE_X41Y149        FDRE                                         r  dly/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y149        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.313 r  dly/start_reg/Q
                         net (fo=1, routed)           0.023     2.336    dly/start_reg_n_0
    SLICE_X41Y149        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.359 f  dly/lut_chain[0].INV/O
                         net (fo=1, routed)           0.050     2.409    dly/connection_1
    SLICE_X42Y149        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     2.424 r  dly/lut_chain[1].INV/O
                         net (fo=1, routed)           0.049     2.473    dly/connection_2
    SLICE_X41Y149        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.487 f  dly/lut_chain[2].INV/O
                         net (fo=1, routed)           0.042     2.529    dly/connection_3
    SLICE_X41Y149        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     2.561 r  dly/lut_chain[3].INV/O
                         net (fo=1, routed)           0.063     2.624    dly/connection_4
    SLICE_X42Y149        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.638 f  dly/lut_chain[4].INV/O
                         net (fo=1, routed)           0.023     2.661    dly/connection_5
    SLICE_X42Y149        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     2.675 r  dly/lut_chain[5].INV/O
                         net (fo=1, routed)           0.044     2.719    dly/connection_6
    SLICE_X42Y149        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     2.741 f  dly/lut_chain[6].INV/O
                         net (fo=1, routed)           0.048     2.789    dly/connection_7
    SLICE_X41Y149        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.020     2.809 r  dly/lut_chain[7].INV/O
                         net (fo=1, routed)           0.064     2.873    dly/connection_8
    SLICE_X41Y148        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.895 f  dly/lut_chain[8].INV/O
                         net (fo=1, routed)           0.042     2.937    dly/connection_9
    SLICE_X41Y148        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     2.972 r  dly/lut_chain[9].INV/O
                         net (fo=1, routed)           0.021     2.993    dly/connection_10
    SLICE_X41Y148        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     3.008 f  dly/lut_chain[10].INV/O
                         net (fo=1, routed)           0.040     3.048    dly/connection_11
    SLICE_X41Y148        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     3.070 r  dly/lut_chain[11].INV/O
                         net (fo=1, routed)           0.022     3.092    dly/connection_12
    SLICE_X41Y148        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     3.106 f  dly/lut_chain[12].INV/O
                         net (fo=1, routed)           0.049     3.155    dly/connection_13
    SLICE_X42Y148        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     3.169 r  dly/lut_chain[13].INV/O
                         net (fo=1, routed)           0.047     3.216    dly/connection_14
    SLICE_X41Y148        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     3.230 f  dly/lut_chain[14].INV/O
                         net (fo=1, routed)           0.075     3.305    dly/connection_15
    SLICE_X41Y149        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     3.319 r  dly/lut_chain[15].INV/O
                         net (fo=1, routed)           0.043     3.362    dly/connection_16
    SLICE_X41Y149        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     3.384 f  dly/lut_chain[16].INV/O
                         net (fo=1, routed)           0.042     3.426    dly/connection_17
    SLICE_X41Y149        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     3.448 r  dly/lut_chain[17].INV/O
                         net (fo=1, routed)           0.022     3.470    dly/connection_18
    SLICE_X41Y149        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.506 f  dly/lut_chain[18].INV/O
                         net (fo=1, routed)           0.086     3.592    dly/connection_19
    SLICE_X42Y150        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     3.606 r  dly/lut_chain[19].INV/O
                         net (fo=1, routed)           0.023     3.629    dly/connection_20
    SLICE_X42Y150        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     3.643 f  dly/lut_chain[20].INV/O
                         net (fo=1, routed)           0.049     3.692    dly/connection_21
    SLICE_X41Y150        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     3.715 r  dly/lut_chain[21].INV/O
                         net (fo=1, routed)           0.021     3.736    dly/connection_22
    SLICE_X41Y150        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     3.750 f  dly/lut_chain[22].INV/O
                         net (fo=1, routed)           0.043     3.793    dly/connection_23
    SLICE_X41Y150        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     3.807 r  dly/lut_chain[23].INV/O
                         net (fo=1, routed)           0.023     3.830    dly/connection_24
    SLICE_X41Y150        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     3.865 f  dly/lut_chain[24].INV/O
                         net (fo=1, routed)           0.023     3.888    dly/connection_25
    SLICE_X41Y150        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     3.923 r  dly/lut_chain[25].INV/O
                         net (fo=1, routed)           0.042     3.965    dly/connection_26
    SLICE_X41Y150        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     3.987 f  dly/lut_chain[26].INV/O
                         net (fo=1, routed)           0.022     4.009    dly/connection_27
    SLICE_X41Y150        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     4.045 r  dly/lut_chain[27].INV/O
                         net (fo=1, routed)           0.023     4.068    dly/connection_28
    SLICE_X41Y150        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     4.090 f  dly/lut_chain[28].INV/O
                         net (fo=1, routed)           0.065     4.155    dly/connection_29
    SLICE_X41Y150        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     4.175 r  dly/lut_chain[29].INV/O
                         net (fo=1, routed)           0.063     4.238    dly/connection_30
    SLICE_X41Y151        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.038     4.276 f  dly/lut_chain[30].INV/O
                         net (fo=1, routed)           0.083     4.359    dly/connection_31
    SLICE_X41Y151        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.382 r  dly/lut_chain[31].INV/O
                         net (fo=1, routed)           0.021     4.403    dly/connection_32
    SLICE_X41Y151        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     4.417 f  dly/lut_chain[32].INV/O
                         net (fo=1, routed)           0.024     4.441    dly/connection_33
    SLICE_X41Y151        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.038     4.479 r  dly/lut_chain[33].INV/O
                         net (fo=1, routed)           0.085     4.564    dly/connection_34
    SLICE_X41Y151        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.599 f  dly/lut_chain[34].INV/O
                         net (fo=1, routed)           0.042     4.641    dly/connection_35
    SLICE_X41Y151        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     4.655 r  dly/lut_chain[35].INV/O
                         net (fo=1, routed)           0.046     4.701    dly/connection_36
    SLICE_X41Y152        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     4.715 f  dly/lut_chain[36].INV/O
                         net (fo=1, routed)           0.024     4.739    dly/connection_37
    SLICE_X41Y152        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.020     4.759 r  dly/lut_chain[37].INV/O
                         net (fo=1, routed)           0.063     4.822    dly/connection_38
    SLICE_X41Y151        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     4.844 f  dly/lut_chain[38].INV/O
                         net (fo=1, routed)           0.042     4.886    dly/connection_39
    SLICE_X41Y151        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     4.926 r  dly/lut_chain[39].INV/O
                         net (fo=1, routed)           0.022     4.948    dly/connection_40
    SLICE_X41Y151        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     4.984 f  dly/lut_chain[40].INV/O
                         net (fo=1, routed)           0.023     5.007    dly/connection_41
    SLICE_X41Y151        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     5.029 r  dly/lut_chain[41].INV/O
                         net (fo=1, routed)           0.047     5.076    dly/connection_42
    SLICE_X42Y151        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     5.090 f  dly/lut_chain[42].INV/O
                         net (fo=1, routed)           0.025     5.115    dly/connection_43
    SLICE_X42Y151        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     5.138 r  dly/lut_chain[43].INV/O
                         net (fo=1, routed)           0.046     5.184    dly/connection_44
    SLICE_X42Y151        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     5.219 f  dly/lut_chain[44].INV/O
                         net (fo=1, routed)           0.025     5.244    dly/connection_45
    SLICE_X42Y151        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     5.284 r  dly/lut_chain[45].INV/O
                         net (fo=1, routed)           0.046     5.330    dly/connection_46
    SLICE_X42Y152        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     5.344 f  dly/lut_chain[46].INV/O
                         net (fo=1, routed)           0.076     5.420    dly/connection_47
    SLICE_X42Y151        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     5.443 r  dly/lut_chain[47].INV/O
                         net (fo=1, routed)           0.088     5.531    dly/connection_48
    SLICE_X42Y151        LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.022     5.553 f  dly/lut_chain[48].INV/O
                         net (fo=1, routed)           0.065     5.618    dly/connection_49
    SLICE_X41Y151        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.020     5.638 r  dly/lut_chain[49].INV/O
                         net (fo=2, routed)           0.007     5.645    sns/delayed_sig
    SLICE_X41Y151        FDCE                                         r  sns/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.947    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.966 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.214     2.180    sns/clk_out2
    SLICE_X41Y151        FDCE                                         r  sns/FF1/C
                         clock pessimism              0.322     2.502    
                         clock uncertainty            0.197     2.700    
    SLICE_X41Y151        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.746    sns/FF1
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           5.645    
  -------------------------------------------------------------------
                         slack                                  2.899    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 sns/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            hld/held_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.222ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.779%)  route 0.136ns (34.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 6.779 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.163ns (routing 1.259ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.715ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     3.399 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.449    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.449 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     3.784    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.812 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     4.438    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     4.332 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.588    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.616 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.163     6.779    sns/clk_out1
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     6.877 r  sns/alarm_reg/Q
                         net (fo=2, routed)           0.114     6.991    hld/raw_alarm
    SLICE_X41Y152        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     7.155 r  hld/held_i_1/O
                         net (fo=1, routed)           0.022     7.177    hld/held_i_1_n_0
    SLICE_X41Y152        FDCE                                         r  hld/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.789    14.123    hld/clk_out3
    SLICE_X41Y152        FDCE                                         r  hld/held_reg/C
                         clock pessimism             -0.527    13.596    
                         clock uncertainty           -0.197    13.399    
    SLICE_X41Y152        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    13.426    hld/held_reg
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 sns/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            hld/alarm_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.222ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.346ns  (logic 0.098ns (28.299%)  route 0.248ns (71.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    4.001ns = ( 6.779 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.163ns (routing 1.259ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.715ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     3.399 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.449    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.449 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     3.784    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.812 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     4.438    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     4.332 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.588    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.616 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.163     6.779    sns/clk_out1
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     6.877 r  sns/alarm_reg/Q
                         net (fo=2, routed)           0.248     7.125    hld/raw_alarm
    SLICE_X41Y153        FDRE                                         r  hld/alarm_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.789    14.123    hld/clk_out3
    SLICE_X41Y153        FDRE                                         r  hld/alarm_prev_reg/C
                         clock pessimism             -0.527    13.596    
                         clock uncertainty           -0.197    13.399    
    SLICE_X41Y153        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    13.426    hld/alarm_prev_reg
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  6.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.578ns  (arrival time - required time)
  Source:                 sns/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            hld/alarm_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.778ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.181ns  (logic 0.073ns (40.310%)  route 0.108ns (59.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    4.255ns = ( 7.033 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.922ns (routing 1.150ns, distribution 0.772ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.786ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     3.297 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.337    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.337 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.633    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.657 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     4.215    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     4.859 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.087    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.111 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.922     7.033    sns/clk_out1
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     7.106 r  sns/alarm_reg/Q
                         net (fo=2, routed)           0.108     7.214    hld/raw_alarm
    SLICE_X41Y153        FDRE                                         r  hld/alarm_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.018     3.858    hld/clk_out3
    SLICE_X41Y153        FDRE                                         r  hld/alarm_prev_reg/C
                         clock pessimism              0.527     4.385    
                         clock uncertainty            0.197     4.583    
    SLICE_X41Y153        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     4.636    hld/alarm_prev_reg
  -------------------------------------------------------------------
                         required time                         -4.636    
                         arrival time                           7.214    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.618ns  (arrival time - required time)
  Source:                 sns/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            hld/held_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.778ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.147ns  (logic 0.089ns (60.385%)  route 0.058ns (39.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    2.357ns = ( 5.135 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.095ns (routing 0.642ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.442ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     3.129 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.169    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.169 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     3.313    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.330 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     3.647    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     3.877 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     4.023    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.040 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.095     5.135    sns/clk_out1
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.176 r  sns/alarm_reg/Q
                         net (fo=2, routed)           0.052     5.228    hld/raw_alarm
    SLICE_X41Y152        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.048     5.276 r  hld/held_i_1/O
                         net (fo=1, routed)           0.006     5.282    hld/held_i_1_n_0
    SLICE_X41Y152        FDCE                                         r  hld/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.136     2.099    hld/clk_out3
    SLICE_X41Y152        FDCE                                         r  hld/held_reg/C
                         clock pessimism              0.322     2.420    
                         clock uncertainty            0.197     2.618    
    SLICE_X41Y152        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.665    hld/held_reg
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           5.282    
  -------------------------------------------------------------------
                         slack                                  2.618    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.096ns (11.921%)  route 0.709ns (88.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 7.033 - 2.778 ) 
    Source Clock Delay      (SCD):    3.904ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.064ns (routing 0.786ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.150ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.064     3.904    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.000 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.709     4.709    sns/FF1_0
    SLICE_X41Y151        FDCE                                         f  sns/alarm_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     3.297 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.337    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.337 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.633    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.657 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     4.215    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     4.859 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.087    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.111 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.922     7.033    sns/clk_out1
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism             -0.527     6.506    
                         clock uncertainty           -0.197     6.309    
    SLICE_X41Y151        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     6.237    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                          6.237    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  1.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.162ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/alarm_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -7.222ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.039ns (11.453%)  route 0.302ns (88.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns = ( 4.971 - 2.778 ) 
    Source Clock Delay      (SCD):    2.292ns = ( 12.292 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.712ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272    10.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317    10.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230    11.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    11.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    11.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030    12.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    12.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.302    12.632    sns/FF1_0
    SLICE_X41Y151        FDCE                                         f  sns/alarm_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     3.248 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.298    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.298 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     3.479    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.498 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     3.850    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     3.555 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     3.721    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.740 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.231     4.971    sns/clk_out1
    SLICE_X41Y151        FDCE                                         r  sns/alarm_reg/C
                         clock pessimism              0.322     5.293    
                         clock uncertainty            0.197     5.490    
    SLICE_X41Y151        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     5.470    sns/alarm_reg
  -------------------------------------------------------------------
                         required time                         -5.470    
                         arrival time                          12.632    
  -------------------------------------------------------------------
                         slack                                  7.162    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.096ns (6.197%)  route 1.453ns (93.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    3.904ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.064ns (routing 0.786ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.895ns (routing 1.142ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.064     3.904    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.000 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          1.453     5.453    sns/FF1_0
    SLICE_X41Y151        FDCE                                         f  sns/FF1/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.314    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.338 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.895    14.233    sns/clk_out2
    SLICE_X41Y151        FDCE                                         r  sns/FF1/C
                         clock pessimism             -0.527    13.706    
                         clock uncertainty           -0.197    13.509    
    SLICE_X41Y151        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    13.437    sns/FF1
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                  7.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.039ns (5.871%)  route 0.625ns (94.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.703ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030     2.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.625     2.956    sns/FF1_0
    SLICE_X41Y151        FDCE                                         f  sns/FF1/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.947    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.966 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.214     2.180    sns/clk_out2
    SLICE_X41Y151        FDCE                                         r  sns/FF1/C
                         clock pessimism              0.322     2.502    
                         clock uncertainty            0.197     2.700    
    SLICE_X41Y151        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.680    sns/FF1
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.156ns (8.581%)  route 1.662ns (91.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.786ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.715ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.037     3.877    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.971 r  reset_sync_reg[2]/Q
                         net (fo=4, routed)           0.539     4.510    u_mon/Q[0]
    SLICE_X44Y156        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.572 f  u_mon/sysmon_inst_i_1/O
                         net (fo=136, routed)         1.123     5.695    u_mon/reset_sync_reg[2]
    SLICE_X42Y157        FDCE                                         f  u_mon/reg_temp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.805    14.139    u_mon/clk_out3
    SLICE_X42Y157        FDCE                                         r  u_mon/reg_temp_reg[13]/C
                         clock pessimism             -0.294    13.845    
                         clock uncertainty           -0.077    13.768    
    SLICE_X42Y157        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    13.696    u_mon/reg_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.156ns (8.581%)  route 1.662ns (91.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.786ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.715ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.037     3.877    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.971 r  reset_sync_reg[2]/Q
                         net (fo=4, routed)           0.539     4.510    u_mon/Q[0]
    SLICE_X44Y156        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.572 f  u_mon/sysmon_inst_i_1/O
                         net (fo=136, routed)         1.123     5.695    u_mon/reset_sync_reg[2]
    SLICE_X42Y157        FDCE                                         f  u_mon/reg_temp_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.805    14.139    u_mon/clk_out3
    SLICE_X42Y157        FDCE                                         r  u_mon/reg_temp_reg[15]/C
                         clock pessimism             -0.294    13.845    
                         clock uncertainty           -0.077    13.768    
    SLICE_X42Y157        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    13.696    u_mon/reg_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.156ns (8.581%)  route 1.662ns (91.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.786ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.715ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.037     3.877    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.971 r  reset_sync_reg[2]/Q
                         net (fo=4, routed)           0.539     4.510    u_mon/Q[0]
    SLICE_X44Y156        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.572 f  u_mon/sysmon_inst_i_1/O
                         net (fo=136, routed)         1.123     5.695    u_mon/reset_sync_reg[2]
    SLICE_X42Y157        FDCE                                         f  u_mon/reg_temp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.805    14.139    u_mon/clk_out3
    SLICE_X42Y157        FDCE                                         r  u_mon/reg_temp_reg[5]/C
                         clock pessimism             -0.294    13.845    
                         clock uncertainty           -0.077    13.768    
    SLICE_X42Y157        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    13.696    u_mon/reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.156ns (8.581%)  route 1.662ns (91.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.786ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.715ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.037     3.877    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.971 r  reset_sync_reg[2]/Q
                         net (fo=4, routed)           0.539     4.510    u_mon/Q[0]
    SLICE_X44Y156        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.572 f  u_mon/sysmon_inst_i_1/O
                         net (fo=136, routed)         1.123     5.695    u_mon/reset_sync_reg[2]
    SLICE_X42Y157        FDCE                                         f  u_mon/reg_temp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.805    14.139    u_mon/clk_out3
    SLICE_X42Y157        FDCE                                         r  u_mon/reg_temp_reg[7]/C
                         clock pessimism             -0.294    13.845    
                         clock uncertainty           -0.077    13.768    
    SLICE_X42Y157        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    13.696    u_mon/reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_vcc_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.156ns (8.581%)  route 1.662ns (91.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.786ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.715ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.037     3.877    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.971 r  reset_sync_reg[2]/Q
                         net (fo=4, routed)           0.539     4.510    u_mon/Q[0]
    SLICE_X44Y156        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.572 f  u_mon/sysmon_inst_i_1/O
                         net (fo=136, routed)         1.123     5.695    u_mon/reset_sync_reg[2]
    SLICE_X42Y157        FDCE                                         f  u_mon/reg_vcc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.805    14.139    u_mon/clk_out3
    SLICE_X42Y157        FDCE                                         r  u_mon/reg_vcc_reg[13]/C
                         clock pessimism             -0.294    13.845    
                         clock uncertainty           -0.077    13.768    
    SLICE_X42Y157        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    13.696    u_mon/reg_vcc_reg[13]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_vcc_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.156ns (8.581%)  route 1.662ns (91.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.786ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.715ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.037     3.877    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.971 r  reset_sync_reg[2]/Q
                         net (fo=4, routed)           0.539     4.510    u_mon/Q[0]
    SLICE_X44Y156        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.572 f  u_mon/sysmon_inst_i_1/O
                         net (fo=136, routed)         1.123     5.695    u_mon/reset_sync_reg[2]
    SLICE_X42Y157        FDCE                                         f  u_mon/reg_vcc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.805    14.139    u_mon/clk_out3
    SLICE_X42Y157        FDCE                                         r  u_mon/reg_vcc_reg[15]/C
                         clock pessimism             -0.294    13.845    
                         clock uncertainty           -0.077    13.768    
    SLICE_X42Y157        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    13.696    u_mon/reg_vcc_reg[15]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_vcc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.156ns (8.581%)  route 1.662ns (91.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.786ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.715ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.037     3.877    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.971 r  reset_sync_reg[2]/Q
                         net (fo=4, routed)           0.539     4.510    u_mon/Q[0]
    SLICE_X44Y156        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.572 f  u_mon/sysmon_inst_i_1/O
                         net (fo=136, routed)         1.123     5.695    u_mon/reset_sync_reg[2]
    SLICE_X42Y157        FDCE                                         f  u_mon/reg_vcc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.805    14.139    u_mon/clk_out3
    SLICE_X42Y157        FDCE                                         r  u_mon/reg_vcc_reg[5]/C
                         clock pessimism             -0.294    13.845    
                         clock uncertainty           -0.077    13.768    
    SLICE_X42Y157        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    13.696    u_mon/reg_vcc_reg[5]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_vcc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.156ns (8.581%)  route 1.662ns (91.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.139ns = ( 14.139 - 10.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.786ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.715ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.037     3.877    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.971 r  reset_sync_reg[2]/Q
                         net (fo=4, routed)           0.539     4.510    u_mon/Q[0]
    SLICE_X44Y156        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.572 f  u_mon/sysmon_inst_i_1/O
                         net (fo=136, routed)         1.123     5.695    u_mon/reset_sync_reg[2]
    SLICE_X42Y157        FDCE                                         f  u_mon/reg_vcc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.805    14.139    u_mon/clk_out3
    SLICE_X42Y157        FDCE                                         r  u_mon/reg_vcc_reg[7]/C
                         clock pessimism             -0.294    13.845    
                         clock uncertainty           -0.077    13.768    
    SLICE_X42Y157        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    13.696    u_mon/reg_vcc_reg[7]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.156ns (9.090%)  route 1.560ns (90.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.786ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.715ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.037     3.877    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.971 r  reset_sync_reg[2]/Q
                         net (fo=4, routed)           0.539     4.510    u_mon/Q[0]
    SLICE_X44Y156        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.572 f  u_mon/sysmon_inst_i_1/O
                         net (fo=136, routed)         1.021     5.593    u_mon/reset_sync_reg[2]
    SLICE_X40Y155        FDCE                                         f  u_mon/reg_temp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.779    14.113    u_mon/clk_out3
    SLICE_X40Y155        FDCE                                         r  u_mon/reg_temp_reg[10]/C
                         clock pessimism             -0.353    13.760    
                         clock uncertainty           -0.077    13.682    
    SLICE_X40Y155        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    13.610    u_mon/reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.156ns (9.090%)  route 1.560ns (90.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.786ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.715ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.037     3.877    clk_sys
    SLICE_X42Y154        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.971 r  reset_sync_reg[2]/Q
                         net (fo=4, routed)           0.539     4.510    u_mon/Q[0]
    SLICE_X44Y156        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.572 f  u_mon/sysmon_inst_i_1/O
                         net (fo=136, routed)         1.021     5.593    u_mon/reset_sync_reg[2]
    SLICE_X40Y155        FDCE                                         f  u_mon/reg_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.779    14.113    u_mon/clk_out3
    SLICE_X40Y155        FDCE                                         r  u_mon/reg_temp_reg[1]/C
                         clock pessimism             -0.353    13.760    
                         clock uncertainty           -0.077    13.682    
    SLICE_X40Y155        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    13.610    u_mon/reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                  8.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/sig_ant_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.583%)  route 0.113ns (74.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.442ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030     2.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.113     2.444    mgr/sweep_rst_n
    SLICE_X43Y152        FDCE                                         f  mgr/sig_ant_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.156     2.119    mgr/clk_out3
    SLICE_X43Y152        FDCE                                         r  mgr/sig_ant_reg/C
                         clock pessimism              0.188     2.306    
    SLICE_X43Y152        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.286    mgr/sig_ant_reg
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.039ns (12.214%)  route 0.280ns (87.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.442ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030     2.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.280     2.611    mgr/sweep_rst_n
    SLICE_X42Y151        FDCE                                         f  mgr/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.143     2.106    mgr/clk_out3
    SLICE_X42Y151        FDCE                                         r  mgr/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.216     2.321    
    SLICE_X42Y151        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.301    mgr/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/stab_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.039ns (12.214%)  route 0.280ns (87.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.442ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030     2.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.280     2.611    mgr/sweep_rst_n
    SLICE_X42Y151        FDCE                                         f  mgr/stab_count_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.143     2.106    mgr/clk_out3
    SLICE_X42Y151        FDCE                                         r  mgr/stab_count_reg[0]/C
                         clock pessimism              0.216     2.321    
    SLICE_X42Y151        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.301    mgr/stab_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/psen_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.039ns (12.253%)  route 0.279ns (87.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.442ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030     2.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.279     2.610    mgr/sweep_rst_n
    SLICE_X42Y151        FDCE                                         f  mgr/psen_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.141     2.104    mgr/clk_out3
    SLICE_X42Y151        FDCE                                         r  mgr/psen_reg/C
                         clock pessimism              0.216     2.319    
    SLICE_X42Y151        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     2.299    mgr/psen_reg
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/signal_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.039ns (12.253%)  route 0.279ns (87.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.442ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030     2.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.279     2.610    mgr/sweep_rst_n
    SLICE_X42Y151        FDCE                                         f  mgr/signal_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.141     2.104    mgr/clk_out3
    SLICE_X42Y151        FDCE                                         r  mgr/signal_reg/C
                         clock pessimism              0.216     2.319    
    SLICE_X42Y151        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.299    mgr/signal_reg
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF2/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.039ns (12.253%)  route 0.279ns (87.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.442ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030     2.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.279     2.610    sns/FF1_0
    SLICE_X42Y151        FDCE                                         f  sns/FF2/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.141     2.104    sns/clk_out3
    SLICE_X42Y151        FDCE                                         r  sns/FF2/C
                         clock pessimism              0.216     2.319    
    SLICE_X42Y151        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.299    sns/FF2
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/stab_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.039ns (11.468%)  route 0.301ns (88.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.442ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030     2.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.301     2.632    mgr/sweep_rst_n
    SLICE_X42Y152        FDCE                                         f  mgr/stab_count_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.140     2.102    mgr/clk_out3
    SLICE_X42Y152        FDCE                                         r  mgr/stab_count_reg[1]/C
                         clock pessimism              0.216     2.318    
    SLICE_X42Y152        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.298    mgr/stab_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/stab_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.039ns (11.468%)  route 0.301ns (88.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.442ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030     2.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.301     2.632    mgr/sweep_rst_n
    SLICE_X42Y152        FDCE                                         f  mgr/stab_count_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.140     2.102    mgr/clk_out3
    SLICE_X42Y152        FDCE                                         r  mgr/stab_count_reg[2]/C
                         clock pessimism              0.216     2.318    
    SLICE_X42Y152        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     2.298    mgr/stab_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/stab_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.039ns (11.468%)  route 0.301ns (88.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.442ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030     2.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.301     2.632    mgr/sweep_rst_n
    SLICE_X42Y152        FDCE                                         f  mgr/stab_count_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.140     2.102    mgr/clk_out3
    SLICE_X42Y152        FDCE                                         r  mgr/stab_count_reg[3]/C
                         clock pessimism              0.216     2.318    
    SLICE_X42Y152        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.298    mgr/stab_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/stab_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.039ns (11.468%)  route 0.301ns (88.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.442ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.030     2.292    clk_sys
    SLICE_X43Y151        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.331 r  sweep_rst_n_reg/Q
                         net (fo=49, routed)          0.301     2.632    mgr/sweep_rst_n
    SLICE_X42Y152        FDCE                                         f  mgr/stab_count_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.140     2.102    mgr/clk_out3
    SLICE_X42Y152        FDCE                                         r  mgr/stab_count_reg[4]/C
                         clock pessimism              0.216     2.318    
    SLICE_X42Y152        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.298    mgr/stab_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.334    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_uart_rx
                            (input port)
  Destination:            mcu_usart1_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.730ns  (logic 3.787ns (66.092%)  route 1.943ns (33.908%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  fpga_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    fpga_uart_rx_IBUF_inst/I
    W26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.663     0.663 r  fpga_uart_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.663    fpga_uart_rx_IBUF_inst/OUT
    W26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.663 r  fpga_uart_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.943     2.606    mcu_usart1_rx_OBUF
    W12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.125     5.730 r  mcu_usart1_rx_OBUF_inst/O
                         net (fo=0)                   0.000     5.730    mcu_usart1_rx
    W12                                                               r  mcu_usart1_rx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_uart_rx
                            (input port)
  Destination:            mcu_usart1_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.610ns (67.200%)  route 0.786ns (32.800%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  fpga_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    fpga_uart_rx_IBUF_inst/I
    W26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.171     0.171 r  fpga_uart_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    fpga_uart_rx_IBUF_inst/OUT
    W26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.171 r  fpga_uart_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.786     0.957    mcu_usart1_rx_OBUF
    W12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.439     2.396 r  mcu_usart1_rx_OBUF_inst/O
                         net (fo=0)                   0.000     2.396    mcu_usart1_rx
    W12                                                               r  mcu_usart1_rx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hld/held_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 3.443ns (50.914%)  route 3.319ns (49.086%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.023ns (routing 0.786ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.023     3.863    hld/clk_out3
    SLICE_X41Y152        FDCE                                         r  hld/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y152        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.961 r  hld/held_reg/Q
                         net (fo=6, routed)           0.601     4.562    hld/alarm_latched
    SLICE_X43Y156        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.199     4.761 r  hld/status_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.718     7.479    status_o_OBUF
    AF14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.146    10.625 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.625    status_o
    AF14                                                              r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_router/stm_tx_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.299ns  (logic 1.149ns (26.728%)  route 3.150ns (73.272%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.014ns (routing 0.786ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         2.014     3.854    u_router/clk_out3
    SLICE_X41Y150        FDRE                                         r  u_router/stm_tx_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.950 r  u_router/stm_tx_sync_reg/Q
                         net (fo=34, routed)          0.654     4.605    u_arb/stm_tx_sync
    SLICE_X44Y155        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     4.787 r  u_arb/fpga_uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.496     7.283    fpga_uart_tx_OBUF
    Y26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.871     8.154 r  fpga_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.154    fpga_uart_tx
    Y26                                                               r  fpga_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mon/tx_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.630ns  (logic 0.456ns (27.986%)  route 1.174ns (72.014%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.041ns (routing 0.397ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.041     2.303    u_mon/clk_out3
    SLICE_X44Y155        FDPE                                         r  u_mon/tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y155        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.344 r  u_mon/tx_out_reg/Q
                         net (fo=3, routed)           0.075     2.418    u_arb/mon_tx
    SLICE_X44Y155        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.441 r  u_arb/fpga_uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.099     3.540    fpga_uart_tx_OBUF
    Y26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.392     3.932 r  fpga_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.932    fpga_uart_tx
    Y26                                                               r  fpga_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 heartbeat_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.884ns  (logic 1.519ns (52.667%)  route 1.365ns (47.333%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.033ns (routing 0.397ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.033     2.295    clk_sys
    SLICE_X45Y158        FDCE                                         r  heartbeat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y158        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.334 r  heartbeat_reg[25]/Q
                         net (fo=2, routed)           0.079     2.413    hld/heartbeat_reg[1]
    SLICE_X43Y156        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     2.433 r  hld/status_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.286     3.719    status_o_OBUF
    AF14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.460     5.179 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.179    status_o
    AF14                                                              r  status_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mcu_usart1_tx
                            (input port)
  Destination:            u_router/stm_tx_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 1.311ns (32.005%)  route 2.786ns (67.995%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.785ns (routing 0.715ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  mcu_usart1_tx (IN)
                         net (fo=0)                   0.000     0.000    mcu_usart1_tx_IBUF_inst/I
    AB16                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.311     1.311 r  mcu_usart1_tx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.311    mcu_usart1_tx_IBUF_inst/OUT
    AB16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.311 r  mcu_usart1_tx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.786     4.097    u_router/mcu_usart1_tx_IBUF
    SLICE_X41Y150        FDRE                                         r  u_router/stm_tx_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.785     4.119    u_router/clk_out3
    SLICE_X41Y150        FDRE                                         r  u_router/stm_tx_sync_reg/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.247ns (6.373%)  route 3.628ns (93.627%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.802ns (routing 0.715ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           2.838     2.838    u_mon/locked
    SLICE_X43Y156        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     2.938 r  u_mon/shifter[7]_i_5/O
                         net (fo=1, routed)           0.117     3.055    u_mon/global_rst_n
    SLICE_X43Y157        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     3.202 r  u_mon/shifter[7]_i_1/O
                         net (fo=8, routed)           0.673     3.875    u_mon/shifter[7]_i_1_n_0
    SLICE_X42Y155        FDRE                                         r  u_mon/shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.802     4.136    u_mon/clk_out3
    SLICE_X42Y155        FDRE                                         r  u_mon/shifter_reg[1]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.247ns (6.373%)  route 3.628ns (93.627%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.802ns (routing 0.715ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           2.838     2.838    u_mon/locked
    SLICE_X43Y156        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     2.938 r  u_mon/shifter[7]_i_5/O
                         net (fo=1, routed)           0.117     3.055    u_mon/global_rst_n
    SLICE_X43Y157        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     3.202 r  u_mon/shifter[7]_i_1/O
                         net (fo=8, routed)           0.673     3.875    u_mon/shifter[7]_i_1_n_0
    SLICE_X42Y155        FDRE                                         r  u_mon/shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.802     4.136    u_mon/clk_out3
    SLICE_X42Y155        FDRE                                         r  u_mon/shifter_reg[2]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.247ns (6.373%)  route 3.628ns (93.627%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.802ns (routing 0.715ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           2.838     2.838    u_mon/locked
    SLICE_X43Y156        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     2.938 r  u_mon/shifter[7]_i_5/O
                         net (fo=1, routed)           0.117     3.055    u_mon/global_rst_n
    SLICE_X43Y157        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     3.202 r  u_mon/shifter[7]_i_1/O
                         net (fo=8, routed)           0.673     3.875    u_mon/shifter[7]_i_1_n_0
    SLICE_X42Y155        FDRE                                         r  u_mon/shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.802     4.136    u_mon/clk_out3
    SLICE_X42Y155        FDRE                                         r  u_mon/shifter_reg[3]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.787ns  (logic 0.247ns (6.522%)  route 3.540ns (93.478%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.803ns (routing 0.715ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           2.838     2.838    u_mon/locked
    SLICE_X43Y156        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     2.938 r  u_mon/shifter[7]_i_5/O
                         net (fo=1, routed)           0.117     3.055    u_mon/global_rst_n
    SLICE_X43Y157        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     3.202 r  u_mon/shifter[7]_i_1/O
                         net (fo=8, routed)           0.585     3.787    u_mon/shifter[7]_i_1_n_0
    SLICE_X42Y156        FDRE                                         r  u_mon/shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.803     4.137    u_mon/clk_out3
    SLICE_X42Y156        FDRE                                         r  u_mon/shifter_reg[4]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.787ns  (logic 0.247ns (6.522%)  route 3.540ns (93.478%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.803ns (routing 0.715ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           2.838     2.838    u_mon/locked
    SLICE_X43Y156        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     2.938 r  u_mon/shifter[7]_i_5/O
                         net (fo=1, routed)           0.117     3.055    u_mon/global_rst_n
    SLICE_X43Y157        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     3.202 r  u_mon/shifter[7]_i_1/O
                         net (fo=8, routed)           0.585     3.787    u_mon/shifter[7]_i_1_n_0
    SLICE_X42Y156        FDRE                                         r  u_mon/shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.803     4.137    u_mon/clk_out3
    SLICE_X42Y156        FDRE                                         r  u_mon/shifter_reg[5]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/shifter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.406ns  (logic 0.287ns (8.426%)  route 3.119ns (91.574%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.835ns (routing 0.715ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           2.838     2.838    u_mon/locked
    SLICE_X43Y156        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     2.938 r  u_mon/shifter[7]_i_5/O
                         net (fo=1, routed)           0.117     3.055    u_mon/global_rst_n
    SLICE_X43Y157        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     3.202 r  u_mon/shifter[7]_i_1/O
                         net (fo=8, routed)           0.104     3.306    u_mon/shifter[7]_i_1_n_0
    SLICE_X43Y157        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     3.346 r  u_mon/shifter[8]_i_1/O
                         net (fo=1, routed)           0.060     3.406    u_mon/shifter[8]_i_1_n_0
    SLICE_X43Y157        FDRE                                         r  u_mon/shifter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.835     4.169    u_mon/clk_out3
    SLICE_X43Y157        FDRE                                         r  u_mon/shifter_reg[8]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.366ns  (logic 0.247ns (7.338%)  route 3.119ns (92.662%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.831ns (routing 0.715ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           2.838     2.838    u_mon/locked
    SLICE_X43Y156        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     2.938 r  u_mon/shifter[7]_i_5/O
                         net (fo=1, routed)           0.117     3.055    u_mon/global_rst_n
    SLICE_X43Y157        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     3.202 r  u_mon/shifter[7]_i_1/O
                         net (fo=8, routed)           0.164     3.366    u_mon/shifter[7]_i_1_n_0
    SLICE_X43Y157        FDRE                                         r  u_mon/shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.831     4.165    u_mon/clk_out3
    SLICE_X43Y157        FDRE                                         r  u_mon/shifter_reg[6]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/shifter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.366ns  (logic 0.247ns (7.338%)  route 3.119ns (92.662%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.831ns (routing 0.715ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           2.838     2.838    u_mon/locked
    SLICE_X43Y156        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     2.938 r  u_mon/shifter[7]_i_5/O
                         net (fo=1, routed)           0.117     3.055    u_mon/global_rst_n
    SLICE_X43Y157        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     3.202 r  u_mon/shifter[7]_i_1/O
                         net (fo=8, routed)           0.164     3.366    u_mon/shifter[7]_i_1_n_0
    SLICE_X43Y157        FDRE                                         r  u_mon/shifter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.831     4.165    u_mon/clk_out3
    SLICE_X43Y157        FDRE                                         r  u_mon/shifter_reg[7]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/baud_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 0.098ns (3.086%)  route 3.078ns (96.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.839ns (routing 0.715ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           2.668     2.668    u_mon/locked
    SLICE_X43Y156        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     2.766 r  u_mon/baud_cnt[9]_i_1/O
                         net (fo=10, routed)          0.410     3.176    u_mon/baud_cnt[9]_i_1_n_0
    SLICE_X44Y158        FDRE                                         r  u_mon/baud_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.839     4.173    u_mon/clk_out3
    SLICE_X44Y158        FDRE                                         r  u_mon/baud_cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.050ns (4.140%)  route 1.158ns (95.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.175ns (routing 0.442ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           0.963     0.963    u_mon/locked
    SLICE_X44Y156        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.050     1.013 r  u_mon/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.195     1.208    u_mon/bit_cnt[3]_i_1_n_0
    SLICE_X44Y157        FDRE                                         r  u_mon/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.175     2.137    u_mon/clk_out3
    SLICE_X44Y157        FDRE                                         r  u_mon/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.050ns (4.140%)  route 1.158ns (95.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.175ns (routing 0.442ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           0.963     0.963    u_mon/locked
    SLICE_X44Y156        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.050     1.013 r  u_mon/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.195     1.208    u_mon/bit_cnt[3]_i_1_n_0
    SLICE_X44Y157        FDRE                                         r  u_mon/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.175     2.137    u_mon/clk_out3
    SLICE_X44Y157        FDRE                                         r  u_mon/bit_cnt_reg[3]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.050ns (3.992%)  route 1.202ns (96.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.164ns (routing 0.442ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           0.963     0.963    u_mon/locked
    SLICE_X44Y156        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.050     1.013 r  u_mon/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.239     1.252    u_mon/bit_cnt[3]_i_1_n_0
    SLICE_X43Y157        FDRE                                         r  u_mon/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.164     2.127    u_mon/clk_out3
    SLICE_X43Y157        FDRE                                         r  u_mon/bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.050ns (3.992%)  route 1.202ns (96.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.164ns (routing 0.442ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           0.963     0.963    u_mon/locked
    SLICE_X44Y156        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.050     1.013 r  u_mon/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.239     1.252    u_mon/bit_cnt[3]_i_1_n_0
    SLICE_X43Y157        FDRE                                         r  u_mon/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.164     2.127    u_mon/clk_out3
    SLICE_X43Y157        FDRE                                         r  u_mon/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/baud_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.035ns (2.594%)  route 1.314ns (97.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.172ns (routing 0.442ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           1.227     1.227    u_mon/locked
    SLICE_X43Y156        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.262 r  u_mon/baud_cnt[9]_i_1/O
                         net (fo=10, routed)          0.088     1.349    u_mon/baud_cnt[9]_i_1_n_0
    SLICE_X44Y156        FDRE                                         r  u_mon/baud_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.172     2.134    u_mon/clk_out3
    SLICE_X44Y156        FDRE                                         r  u_mon/baud_cnt_reg[0]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/baud_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.035ns (2.594%)  route 1.314ns (97.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.172ns (routing 0.442ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           1.227     1.227    u_mon/locked
    SLICE_X43Y156        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.262 r  u_mon/baud_cnt[9]_i_1/O
                         net (fo=10, routed)          0.088     1.349    u_mon/baud_cnt[9]_i_1_n_0
    SLICE_X44Y156        FDRE                                         r  u_mon/baud_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.172     2.134    u_mon/clk_out3
    SLICE_X44Y156        FDRE                                         r  u_mon/baud_cnt_reg[1]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/baud_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.035ns (2.594%)  route 1.314ns (97.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.172ns (routing 0.442ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           1.227     1.227    u_mon/locked
    SLICE_X43Y156        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.262 r  u_mon/baud_cnt[9]_i_1/O
                         net (fo=10, routed)          0.088     1.349    u_mon/baud_cnt[9]_i_1_n_0
    SLICE_X44Y156        FDRE                                         r  u_mon/baud_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.172     2.134    u_mon/clk_out3
    SLICE_X44Y156        FDRE                                         r  u_mon/baud_cnt_reg[2]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/baud_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.035ns (2.594%)  route 1.314ns (97.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.172ns (routing 0.442ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           1.227     1.227    u_mon/locked
    SLICE_X43Y156        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.262 r  u_mon/baud_cnt[9]_i_1/O
                         net (fo=10, routed)          0.088     1.349    u_mon/baud_cnt[9]_i_1_n_0
    SLICE_X44Y156        FDRE                                         r  u_mon/baud_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.172     2.134    u_mon/clk_out3
    SLICE_X44Y156        FDRE                                         r  u_mon/baud_cnt_reg[3]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/baud_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.035ns (2.594%)  route 1.314ns (97.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.172ns (routing 0.442ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           1.227     1.227    u_mon/locked
    SLICE_X43Y156        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.262 r  u_mon/baud_cnt[9]_i_1/O
                         net (fo=10, routed)          0.088     1.349    u_mon/baud_cnt[9]_i_1_n_0
    SLICE_X44Y156        FDRE                                         r  u_mon/baud_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.172     2.134    u_mon/clk_out3
    SLICE_X44Y156        FDRE                                         r  u_mon/baud_cnt_reg[4]/C

Slack:                    inf
  Source:                 clock_gen/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mon/baud_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.399ns  (logic 0.035ns (2.502%)  route 1.364ns (97.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.173ns (routing 0.442ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  clock_gen/inst/mmcme4_adv_inst/LOCKED
                         net (fo=5, routed)           1.227     1.227    u_mon/locked
    SLICE_X43Y156        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.262 r  u_mon/baud_cnt[9]_i_1/O
                         net (fo=10, routed)          0.137     1.399    u_mon/baud_cnt[9]_i_1_n_0
    SLICE_X44Y157        FDRE                                         r  u_mon/baud_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=214, routed)         1.173     2.135    u_mon/clk_out3
    SLICE_X44Y157        FDRE                                         r  u_mon/baud_cnt_reg[6]/C





