comp_strong not_strong not buf nand not sr_bit buf nand buf not sr_bit not slatch_inv not_strong slatch_inv or not_strong slatch_inv or slatch_inv not_strong slatch_inv cell38 not_strong slatch_inv or not_strong slatch_inv or not slatch_inv cell68 nor slatch_inv comp_weak comp_weak comp_weak comp_weak cell37 not cell37 not cell37 not cell37 not cell37 not cell37 not cell37 not cell37 not cell37 not cell37 not cell37 not cell37 not cell37 not cell37 not cell37 not cell37 not cell41 slatch_inv not_strong cell38 slatch_inv not_strong or slatch_inv not_strong
cell61 cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv cell54 dlatch xor dlatch xor dlatch xor dlatch xor dlatch xor dlatch xor dlatch slatch_inv buf cell33 comp_weak comp_weak comp_weak and3 and3 and3 and3 and3 and3 and3 and3
cell61 cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv cell54 not not_strong not_strong not_strong not_strong not_strong not_strong and sr_bit and sr_bit and sr_bit and sr_bit and sr_bit and sr_bit and sr_bit xor xor xor or or cell41 or3 cell41 or cell41 cell41 or comp_weak cell41
cell61 cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv nand sr_bit xor ha ha ha ha ha ha ha cell54 not_strong cell44 not_strong cell43 not_strong nand not_strong or
cell61 cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 and sr_bit xor and3 and3 and3 and3 cell67 and3 and3 and3 and3 comp_weak comp_weak comp_weak and3 and3 and3 and3 or and comp_weak comp_weak comp_weak
cell61 cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon22 sr_bit xor and3 and cell42 cell47 cell42 cell40 cell40 cell40 not not and3 and3 cell60 cell60 cell60
cell61 cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 cell53 sr_bit xor and sr_bit and sr_bit and sr_bit and sr_bit and sr_bit and sr_bit and sr_bit nor not
cell61 cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon2222 sr_bit xor not slatch_inv ha ha ha ha ha ha ha or sr_bit cell45
cell61 cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon2222 not slatch_inv fa slatch_inv xnor cell53 fa slatch_inv slatch_inv cell43 cell43
cell61 cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon2222 buf not not slatch_inv fa sr_bit slatch_inv xnor cell53 fa slatch_inv slatch_inv cell43 cell43
cell61 cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon2222 not buf not slatch_inv fa sr_bit slatch_inv xnor cell53 fa slatch_inv slatch_inv cell43 cell43
comp_strong cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon2222 not slatch_inv fa sr_bit slatch_inv xnor cell53 fa slatch_inv slatch_inv cell43 cell43
comp_strong cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon2222 not buf not slatch_inv fa sr_bit slatch_inv xnor cell53 fa slatch_inv slatch_inv cell43 cell43 not slatch_inv fa sr_bit
comp_strong cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon2222 not buf not slatch_inv fa sr_bit slatch_inv xnor cell53 fa slatch_inv slatch_inv cell43 cell43 not slatch_inv fa sr_bit
comp_strong cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon2222 not slatch_inv fa sr_bit slatch_inv xnor cell53 fa slatch_inv slatch_inv cell43 cell43 not slatch_inv fa sr_bit
comp_strong cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon2222 not slatch_inv fa sr_bit slatch_inv xnor cell53 not slatch_inv not slatch_inv fa sr_bit
comp_strong cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon2222 fa fa fa fa nand3 sr_bit sr_bit sr_bit sr_bit sr_bit sr_bit sr_bit sr_bit sr_bit sr_bit
comp_strong cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit not slatch_inv cell65 slatch_inv slatch_inv cell54 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon2222
comp_strong cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit cell65 slatch_inv slatch_inv cell44 not cell66 not_strong slatch_inv fa slatch_inv cell43 aon22 and and comp_weak comp_weak comp_weak and3 and3 and3 or3 and3 and3 or3 and3 cell41 and3 or3 and3 comp_strong sr_bit comp_strong sr_bit
comp_strong cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit cell65 slatch_inv slatch_inv cell66 cell66 not_strong slatch_inv fa slatch_inv cell43 aon22 sr_bit slatch_inv not cell83 aon2222 cell53 aon22 and not not sr_bit or or sr_bit
comp_strong cell34g and fa not slatch_inv fa slatch_inv nand slatch_inv nand sr_bit cell65 slatch_inv slatch_inv cell43 cell66 not_strong not_strong not not slatch_inv sr_bit comp_strong and comp_strong and comp_strong and comp_strong and comp_weak comp_weak not slatch_inv sr_bit comp_weak comp_weak comp_weak comp_weak comp_weak not cell63 not cell63 not cell63 cell63 not
