

================================================================
== Vivado HLS Report for 'match_511_s'
================================================================
* Date:           Wed Dec  5 18:31:12 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.691|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    2|  34207875|    2|  34207875|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+----------+-----------+-----------+-----------+---------+----------+
        |                 |     Latency    | Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |    max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+----------+-----------+-----------+-----------+---------+----------+
        |- Loop 1         |    0|  34207873| 2 ~ 66943 |          -|          -| 0 ~ 511 |    no    |
        | + Loop 1.1      |    0|     66941|        131|          -|          -| 0 ~ 511 |    no    |
        |  ++ Loop 1.1.1  |  128|       128|          2|          1|          1|      128|    yes   |
        |- Loop 2         |    0|  34207873| 2 ~ 66943 |          -|          -| 0 ~ 511 |    no    |
        | + Loop 2.1      |    0|     66941|        131|          -|          -| 0 ~ 511 |    no    |
        |  ++ Loop 2.1.1  |  128|       128|          2|          1|          1|      128|    yes   |
        +-----------------+-----+----------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	7  / (tmp)
2 --> 
	3  / (tmp_119)
	12  / (!tmp_119)
3 --> 
	4  / (tmp_121)
	2  / (!tmp_121)
4 --> 
	6  / (exitcond7)
	5  / (!exitcond7)
5 --> 
	4  / true
6 --> 
	3  / true
7 --> 
	8  / (tmp_s)
	12  / (!tmp_s)
8 --> 
	9  / (tmp_120)
	7  / (!tmp_120)
9 --> 
	11  / (exitcond)
	10  / (!exitcond)
10 --> 
	9  / true
11 --> 
	8  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%matches_length_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %matches_length_read)"   --->   Operation 13 'read' 'matches_length_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%thresh_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %thresh_V)"   --->   Operation 14 'read' 'thresh_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%descriptors1_length_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %descriptors1_length_read)"   --->   Operation 15 'read' 'descriptors1_length_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%descriptors0_length_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %descriptors0_length_read)"   --->   Operation 16 'read' 'descriptors0_length_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%matches_length_read_s = zext i1 %matches_length_read_1 to i32"   --->   Operation 17 'zext' 'matches_length_read_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.31ns)   --->   "%tmp = icmp sgt i32 %descriptors0_length_s, %descriptors1_length_s" [./sift.h:626]   --->   Operation 18 'icmp' 'tmp' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %thresh_V_read to i64" [./sift.h:698]   --->   Operation 19 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vector_length_read_a_1 = alloca i32"   --->   Operation 20 'alloca' 'vector_length_read_a_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "store i32 %matches_length_read_s, i32* %vector_length_read_a_1"   --->   Operation 21 'store' <Predicate = true> <Delay = 1.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge73.preheader, label %._crit_edge.preheader" [./sift.h:626]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.97ns)   --->   "br label %._crit_edge" [./type.h:117->./sift.h:662]   --->   Operation 23 'br' <Predicate = (!tmp)> <Delay = 0.97>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "br label %._crit_edge73" [./type.h:117->./sift.h:702]   --->   Operation 24 'br' <Predicate = (tmp)> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i31 [ %i_3, %._crit_edge.backedge ], [ 0, %._crit_edge.preheader ]"   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%vector_length_read_a = load i32* %vector_length_read_a_1" [./type.h:117->./sift.h:662]   --->   Operation 26 'load' 'vector_length_read_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [./sift.h:633]   --->   Operation 27 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.31ns)   --->   "%tmp_119 = icmp slt i32 %i_cast, %descriptors0_length_s" [./sift.h:633]   --->   Operation 28 'icmp' 'tmp_119' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)"   --->   Operation 29 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.55ns)   --->   "%i_3 = add i31 %i, 1" [./sift.h:633]   --->   Operation 30 'add' 'i_3' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_119, label %1, label %.loopexit.loopexit6" [./sift.h:633]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i31 %i to i10" [./sift.h:633]   --->   Operation 32 'trunc' 'tmp_155' <Predicate = (tmp_119)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_126_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_155, i7 0)" [./sift.h:638]   --->   Operation 33 'bitconcatenate' 'tmp_126_cast' <Predicate = (tmp_119)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "br label %2" [./sift.h:638]   --->   Operation 34 'br' <Predicate = (tmp_119)> <Delay = 0.97>
ST_2 : Operation 35 [1/1] (0.97ns)   --->   "br label %.loopexit"   --->   Operation 35 'br' <Predicate = (!tmp_119)> <Delay = 0.97>

State 3 <SV = 2> <Delay = 6.35>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%min_dist1 = phi i32 [ 2147483647, %1 ], [ %min_dist0_1, %_ifconv ]" [./sift.h:648]   --->   Operation 36 'phi' 'min_dist1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i32 [ 2147483647, %1 ], [ %min_dist1_2, %_ifconv ]" [./sift.h:648]   --->   Operation 37 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%min_idx1 = phi i32 [ 0, %1 ], [ %min_idx_1, %_ifconv ]" [./sift.h:648]   --->   Operation 38 'phi' 'min_idx1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%min_idx_2 = phi i31 [ 0, %1 ], [ %j_1, %_ifconv ]"   --->   Operation 39 'phi' 'min_idx_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%min_idx_2_cast = zext i31 %min_idx_2 to i32" [./sift.h:651]   --->   Operation 40 'zext' 'min_idx_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.31ns)   --->   "%tmp_121 = icmp slt i32 %min_idx_2_cast, %descriptors1_length_s" [./sift.h:638]   --->   Operation 41 'icmp' 'tmp_121' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)"   --->   Operation 42 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.55ns)   --->   "%j_1 = add i31 %min_idx_2, 1" [./sift.h:638]   --->   Operation 43 'add' 'j_1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_121, label %3, label %6" [./sift.h:638]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_157 = trunc i31 %min_idx_2 to i10" [./sift.h:638]   --->   Operation 45 'trunc' 'tmp_157' <Predicate = (tmp_121)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_134_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_157, i7 0)" [./sift.h:642]   --->   Operation 46 'bitconcatenate' 'tmp_134_cast' <Predicate = (tmp_121)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.97ns)   --->   "br label %4" [./sift.h:642]   --->   Operation 47 'br' <Predicate = (tmp_121)> <Delay = 0.97>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i32 %i_op_assign_2 to i64" [./sift.h:658]   --->   Operation 48 'sext' 'OP2_V_6' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (5.02ns)   --->   "%r_V_2 = mul nsw i64 %OP1_V, %OP2_V_6" [./sift.h:658]   --->   Operation 49 'mul' 'r_V_2' <Predicate = (!tmp_121)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_125 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %min_dist1, i16 0)" [./sift.h:658]   --->   Operation 50 'bitconcatenate' 'tmp_125' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_126 = sext i48 %tmp_125 to i64" [./sift.h:658]   --->   Operation 51 'sext' 'tmp_126' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.33ns)   --->   "%tmp_127 = icmp slt i64 %tmp_126, %r_V_2" [./sift.h:658]   --->   Operation 52 'icmp' 'tmp_127' <Predicate = (!tmp_121)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_127, label %7, label %._crit_edge.backedge" [./sift.h:658]   --->   Operation 53 'br' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_match_idx0_1 = trunc i31 %i to i16" [./sift.h:660]   --->   Operation 54 'trunc' 'p_match_idx0_1' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_match_idx1_1 = trunc i32 %min_idx1 to i16" [./sift.h:661]   --->   Operation 55 'trunc' 'p_match_idx1_1' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.57ns)   --->   "%vector_length_write_s = add nsw i32 1, %vector_length_read_a" [./type.h:117->./sift.h:662]   --->   Operation 56 'add' 'vector_length_write_s' <Predicate = (!tmp_121 & tmp_127)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_i = sext i32 %vector_length_read_a to i64" [./type.h:117->./sift.h:662]   --->   Operation 57 'sext' 'tmp_i' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%matches_val_idx0_add = getelementptr [511 x i16]* %matches_val_idx0, i64 0, i64 %tmp_i" [./type.h:117->./sift.h:662]   --->   Operation 58 'getelementptr' 'matches_val_idx0_add' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.99ns)   --->   "store i16 %p_match_idx0_1, i16* %matches_val_idx0_add, align 2" [./type.h:117->./sift.h:662]   --->   Operation 59 'store' <Predicate = (!tmp_121 & tmp_127)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%matches_val_idx1_add = getelementptr [511 x i16]* %matches_val_idx1, i64 0, i64 %tmp_i" [./type.h:117->./sift.h:662]   --->   Operation 60 'getelementptr' 'matches_val_idx1_add' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.99ns)   --->   "store i16 %p_match_idx1_1, i16* %matches_val_idx1_add, align 2" [./type.h:117->./sift.h:662]   --->   Operation 61 'store' <Predicate = (!tmp_121 & tmp_127)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_3 : Operation 62 [1/1] (1.00ns)   --->   "store i32 %vector_length_write_s, i32* %vector_length_read_a_1" [./type.h:91->./sift.h:662]   --->   Operation 62 'store' <Predicate = (!tmp_121 & tmp_127)> <Delay = 1.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [./sift.h:663]   --->   Operation 63 'br' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 64 'br' <Predicate = (!tmp_121)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%min_dist1_3 = phi i24 [ 0, %3 ], [ %dist_1, %5 ]"   --->   Operation 65 'phi' 'min_dist1_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%k = phi i8 [ 0, %3 ], [ %k_3, %5 ]"   --->   Operation 66 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.98ns)   --->   "%exitcond7 = icmp eq i8 %k, -128" [./sift.h:642]   --->   Operation 67 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 68 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.28ns)   --->   "%k_3 = add i8 %k, 1" [./sift.h:642]   --->   Operation 69 'add' 'k_3' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %_ifconv, label %5" [./sift.h:642]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_148_cast = zext i8 %k to i17" [./sift.h:645]   --->   Operation 71 'zext' 'tmp_148_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.26ns)   --->   "%tmp_137 = add i17 %tmp_126_cast, %tmp_148_cast" [./sift.h:645]   --->   Operation 72 'add' 'tmp_137' <Predicate = (!exitcond7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_149_cast = zext i17 %tmp_137 to i64" [./sift.h:645]   --->   Operation 73 'zext' 'tmp_149_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%descriptors0_val_val_1 = getelementptr [65408 x i8]* %descriptors0_val_val, i64 0, i64 %tmp_149_cast" [./sift.h:645]   --->   Operation 74 'getelementptr' 'descriptors0_val_val_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.26ns)   --->   "%tmp_138 = add i17 %tmp_134_cast, %tmp_148_cast" [./sift.h:645]   --->   Operation 75 'add' 'tmp_138' <Predicate = (!exitcond7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_150_cast = zext i17 %tmp_138 to i64" [./sift.h:645]   --->   Operation 76 'zext' 'tmp_150_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%descriptors1_val_val_1 = getelementptr [65408 x i8]* %descriptors1_val_val, i64 0, i64 %tmp_150_cast" [./sift.h:645]   --->   Operation 77 'getelementptr' 'descriptors1_val_val_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (1.99ns)   --->   "%descriptors0_val_val_2 = load i8* %descriptors0_val_val_1, align 1" [./sift.h:645]   --->   Operation 78 'load' 'descriptors0_val_val_2' <Predicate = (!exitcond7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_4 : Operation 79 [2/2] (1.99ns)   --->   "%descriptors1_val_val_2 = load i8* %descriptors1_val_val_1, align 1" [./sift.h:645]   --->   Operation 79 'load' 'descriptors1_val_val_2' <Predicate = (!exitcond7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>

State 5 <SV = 4> <Delay = 7.69>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_136 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [./sift.h:642]   --->   Operation 80 'specregionbegin' 'tmp_136' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:644]   --->   Operation 81 'specpipeline' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (1.99ns)   --->   "%descriptors0_val_val_2 = load i8* %descriptors0_val_val_1, align 1" [./sift.h:645]   --->   Operation 82 'load' 'descriptors0_val_val_2' <Predicate = (!exitcond7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_250_cast = zext i8 %descriptors0_val_val_2 to i9" [./sift.h:645]   --->   Operation 83 'zext' 'tmp_250_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 84 [1/2] (1.99ns)   --->   "%descriptors1_val_val_2 = load i8* %descriptors1_val_val_1, align 1" [./sift.h:645]   --->   Operation 84 'load' 'descriptors1_val_val_2' <Predicate = (!exitcond7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_251_cast = zext i8 %descriptors1_val_val_2 to i9" [./sift.h:645]   --->   Operation 85 'zext' 'tmp_251_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.28ns)   --->   "%delta_1 = sub i9 %tmp_250_cast, %tmp_251_cast" [./sift.h:645]   --->   Operation 86 'sub' 'delta_1' <Predicate = (!exitcond7)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%delta_1_cast = sext i9 %delta_1 to i18" [./sift.h:645]   --->   Operation 87 'sext' 'delta_1_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.08ns)   --->   "%tmp_139 = mul i18 %delta_1_cast, %delta_1_cast" [./sift.h:646]   --->   Operation 88 'mul' 'tmp_139' <Predicate = (!exitcond7)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_252_cast = sext i18 %tmp_139 to i24" [./sift.h:646]   --->   Operation 89 'sext' 'tmp_252_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.33ns)   --->   "%dist_1 = add i24 %min_dist1_3, %tmp_252_cast" [./sift.h:646]   --->   Operation 90 'add' 'dist_1' <Predicate = (!exitcond7)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_136)" [./sift.h:647]   --->   Operation 91 'specregionend' 'empty' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %4" [./sift.h:642]   --->   Operation 92 'br' <Predicate = (!exitcond7)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%min_dist1_3_cast = sext i24 %min_dist1_3 to i32" [./sift.h:654]   --->   Operation 93 'sext' 'min_dist1_3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.31ns)   --->   "%tmp_134 = icmp slt i32 %min_dist1_3_cast, %min_dist1" [./sift.h:648]   --->   Operation 94 'icmp' 'tmp_134' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.31ns)   --->   "%tmp_135 = icmp slt i32 %min_dist1_3_cast, %i_op_assign_2" [./sift.h:653]   --->   Operation 95 'icmp' 'tmp_135' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node min_dist1_2)   --->   "%dist_0_s = select i1 %tmp_135, i32 %min_dist1_3_cast, i32 %i_op_assign_2" [./sift.h:653]   --->   Operation 96 'select' 'dist_0_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.45ns)   --->   "%min_dist0_1 = select i1 %tmp_134, i32 %min_dist1_3_cast, i32 %min_dist1" [./sift.h:648]   --->   Operation 97 'select' 'min_dist0_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.45ns) (out node of the LUT)   --->   "%min_dist1_2 = select i1 %tmp_134, i32 %min_dist1, i32 %dist_0_s" [./sift.h:648]   --->   Operation 98 'select' 'min_dist1_2' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.45ns)   --->   "%min_idx_1 = select i1 %tmp_134, i32 %min_idx_2_cast, i32 %min_idx1" [./sift.h:648]   --->   Operation 99 'select' 'min_idx_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br label %2" [./sift.h:638]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 1> <Delay = 1.55>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%i5 = phi i31 [ %i_2, %._crit_edge73.backedge ], [ 0, %._crit_edge73.preheader ]"   --->   Operation 101 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%vector_length_read_a_2 = load i32* %vector_length_read_a_1" [./type.h:117->./sift.h:702]   --->   Operation 102 'load' 'vector_length_read_a_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%i5_cast = zext i31 %i5 to i32" [./sift.h:673]   --->   Operation 103 'zext' 'i5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.31ns)   --->   "%tmp_s = icmp slt i32 %i5_cast, %descriptors1_length_s" [./sift.h:673]   --->   Operation 104 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)"   --->   Operation 105 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.55ns)   --->   "%i_2 = add i31 %i5, 1" [./sift.h:673]   --->   Operation 106 'add' 'i_2' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %8, label %.loopexit.loopexit" [./sift.h:673]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i31 %i5 to i10" [./sift.h:673]   --->   Operation 108 'trunc' 'tmp_154' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_124_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_154, i7 0)" [./sift.h:678]   --->   Operation 109 'bitconcatenate' 'tmp_124_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.97ns)   --->   "br label %9" [./sift.h:678]   --->   Operation 110 'br' <Predicate = (tmp_s)> <Delay = 0.97>
ST_7 : Operation 111 [1/1] (0.97ns)   --->   "br label %.loopexit"   --->   Operation 111 'br' <Predicate = (!tmp_s)> <Delay = 0.97>

State 8 <SV = 2> <Delay = 6.35>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%min_dist1_4 = phi i32 [ 2147483647, %8 ], [ %min_dist07_1, %_ifconv1 ]" [./sift.h:688]   --->   Operation 112 'phi' 'min_dist1_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ 2147483647, %8 ], [ %min_dist18_2, %_ifconv1 ]" [./sift.h:688]   --->   Operation 113 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%min_idx9 = phi i32 [ 0, %8 ], [ %min_idx9_1, %_ifconv1 ]" [./sift.h:688]   --->   Operation 114 'phi' 'min_idx9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%min_idx = phi i31 [ 0, %8 ], [ %j, %_ifconv1 ]"   --->   Operation 115 'phi' 'min_idx' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%min_idx_cast = zext i31 %min_idx to i32" [./sift.h:691]   --->   Operation 116 'zext' 'min_idx_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.31ns)   --->   "%tmp_120 = icmp slt i32 %min_idx_cast, %descriptors0_length_s" [./sift.h:678]   --->   Operation 117 'icmp' 'tmp_120' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)"   --->   Operation 118 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.55ns)   --->   "%j = add i31 %min_idx, 1" [./sift.h:678]   --->   Operation 119 'add' 'j' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %tmp_120, label %10, label %13" [./sift.h:678]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_156 = trunc i31 %min_idx to i10" [./sift.h:678]   --->   Operation 121 'trunc' 'tmp_156' <Predicate = (tmp_120)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_129_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_156, i7 0)" [./sift.h:682]   --->   Operation 122 'bitconcatenate' 'tmp_129_cast' <Predicate = (tmp_120)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.97ns)   --->   "br label %11" [./sift.h:682]   --->   Operation 123 'br' <Predicate = (tmp_120)> <Delay = 0.97>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %i_op_assign to i64" [./sift.h:698]   --->   Operation 124 'sext' 'OP2_V' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (5.02ns)   --->   "%r_V = mul nsw i64 %OP1_V, %OP2_V" [./sift.h:698]   --->   Operation 125 'mul' 'r_V' <Predicate = (!tmp_120)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_122 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %min_dist1_4, i16 0)" [./sift.h:698]   --->   Operation 126 'bitconcatenate' 'tmp_122' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_123 = sext i48 %tmp_122 to i64" [./sift.h:698]   --->   Operation 127 'sext' 'tmp_123' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.33ns)   --->   "%tmp_124 = icmp slt i64 %tmp_123, %r_V" [./sift.h:698]   --->   Operation 128 'icmp' 'tmp_124' <Predicate = (!tmp_120)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_124, label %14, label %._crit_edge73.backedge" [./sift.h:698]   --->   Operation 129 'br' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%p_match_idx1 = trunc i31 %i5 to i16" [./sift.h:700]   --->   Operation 130 'trunc' 'p_match_idx1' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%p_match_idx0 = trunc i32 %min_idx9 to i16" [./sift.h:701]   --->   Operation 131 'trunc' 'p_match_idx0' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (1.57ns)   --->   "%vector_length_write_1 = add nsw i32 1, %vector_length_read_a_2" [./type.h:117->./sift.h:702]   --->   Operation 132 'add' 'vector_length_write_1' <Predicate = (!tmp_120 & tmp_124)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_i8 = sext i32 %vector_length_read_a_2 to i64" [./type.h:117->./sift.h:702]   --->   Operation 133 'sext' 'tmp_i8' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%matches_val_idx0_add_1 = getelementptr [511 x i16]* %matches_val_idx0, i64 0, i64 %tmp_i8" [./type.h:117->./sift.h:702]   --->   Operation 134 'getelementptr' 'matches_val_idx0_add_1' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (1.99ns)   --->   "store i16 %p_match_idx0, i16* %matches_val_idx0_add_1, align 2" [./type.h:117->./sift.h:702]   --->   Operation 135 'store' <Predicate = (!tmp_120 & tmp_124)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%matches_val_idx1_add_1 = getelementptr [511 x i16]* %matches_val_idx1, i64 0, i64 %tmp_i8" [./type.h:117->./sift.h:702]   --->   Operation 136 'getelementptr' 'matches_val_idx1_add_1' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (1.99ns)   --->   "store i16 %p_match_idx1, i16* %matches_val_idx1_add_1, align 2" [./type.h:117->./sift.h:702]   --->   Operation 137 'store' <Predicate = (!tmp_120 & tmp_124)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_8 : Operation 138 [1/1] (1.00ns)   --->   "store i32 %vector_length_write_1, i32* %vector_length_read_a_1" [./type.h:91->./sift.h:702]   --->   Operation 138 'store' <Predicate = (!tmp_120 & tmp_124)> <Delay = 1.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "br label %._crit_edge73.backedge" [./sift.h:703]   --->   Operation 139 'br' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "br label %._crit_edge73"   --->   Operation 140 'br' <Predicate = (!tmp_120)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 3.26>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%min_dist1_5 = phi i24 [ 0, %10 ], [ %dist, %12 ]"   --->   Operation 141 'phi' 'min_dist1_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%k2 = phi i8 [ 0, %10 ], [ %k_2, %12 ]"   --->   Operation 142 'phi' 'k2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.98ns)   --->   "%exitcond = icmp eq i8 %k2, -128" [./sift.h:682]   --->   Operation 143 'icmp' 'exitcond' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 144 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.28ns)   --->   "%k_2 = add i8 %k2, 1" [./sift.h:682]   --->   Operation 145 'add' 'k_2' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ifconv1, label %12" [./sift.h:682]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_141_cast = zext i8 %k2 to i17" [./sift.h:685]   --->   Operation 147 'zext' 'tmp_141_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (1.26ns)   --->   "%tmp_131 = add i17 %tmp_129_cast, %tmp_141_cast" [./sift.h:685]   --->   Operation 148 'add' 'tmp_131' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_142_cast = zext i17 %tmp_131 to i64" [./sift.h:685]   --->   Operation 149 'zext' 'tmp_142_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%descriptors0_val_val_3 = getelementptr [65408 x i8]* %descriptors0_val_val, i64 0, i64 %tmp_142_cast" [./sift.h:685]   --->   Operation 150 'getelementptr' 'descriptors0_val_val_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (1.26ns)   --->   "%tmp_132 = add i17 %tmp_124_cast, %tmp_141_cast" [./sift.h:685]   --->   Operation 151 'add' 'tmp_132' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_143_cast = zext i17 %tmp_132 to i64" [./sift.h:685]   --->   Operation 152 'zext' 'tmp_143_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%descriptors1_val_val_3 = getelementptr [65408 x i8]* %descriptors1_val_val, i64 0, i64 %tmp_143_cast" [./sift.h:685]   --->   Operation 153 'getelementptr' 'descriptors1_val_val_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 154 [2/2] (1.99ns)   --->   "%descriptors1_val_val_4 = load i8* %descriptors1_val_val_3, align 1" [./sift.h:685]   --->   Operation 154 'load' 'descriptors1_val_val_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_9 : Operation 155 [2/2] (1.99ns)   --->   "%descriptors0_val_val_4 = load i8* %descriptors0_val_val_3, align 1" [./sift.h:685]   --->   Operation 155 'load' 'descriptors0_val_val_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>

State 10 <SV = 4> <Delay = 7.69>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [./sift.h:682]   --->   Operation 156 'specregionbegin' 'tmp_130' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:684]   --->   Operation 157 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 158 [1/2] (1.99ns)   --->   "%descriptors1_val_val_4 = load i8* %descriptors1_val_val_3, align 1" [./sift.h:685]   --->   Operation 158 'load' 'descriptors1_val_val_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_245_cast = zext i8 %descriptors1_val_val_4 to i9" [./sift.h:685]   --->   Operation 159 'zext' 'tmp_245_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 160 [1/2] (1.99ns)   --->   "%descriptors0_val_val_4 = load i8* %descriptors0_val_val_3, align 1" [./sift.h:685]   --->   Operation 160 'load' 'descriptors0_val_val_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_246_cast = zext i8 %descriptors0_val_val_4 to i9" [./sift.h:685]   --->   Operation 161 'zext' 'tmp_246_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (1.28ns)   --->   "%delta = sub i9 %tmp_245_cast, %tmp_246_cast" [./sift.h:685]   --->   Operation 162 'sub' 'delta' <Predicate = (!exitcond)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%delta_cast = sext i9 %delta to i18" [./sift.h:685]   --->   Operation 163 'sext' 'delta_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (2.08ns)   --->   "%tmp_133 = mul i18 %delta_cast, %delta_cast" [./sift.h:686]   --->   Operation 164 'mul' 'tmp_133' <Predicate = (!exitcond)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_247_cast = sext i18 %tmp_133 to i24" [./sift.h:686]   --->   Operation 165 'sext' 'tmp_247_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (2.33ns)   --->   "%dist = add i24 %min_dist1_5, %tmp_247_cast" [./sift.h:686]   --->   Operation 166 'add' 'dist' <Predicate = (!exitcond)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_130)" [./sift.h:687]   --->   Operation 167 'specregionend' 'empty_197' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "br label %11" [./sift.h:682]   --->   Operation 168 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 1.76>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%min_dist1_5_cast = sext i24 %min_dist1_5 to i32" [./sift.h:694]   --->   Operation 169 'sext' 'min_dist1_5_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (1.31ns)   --->   "%tmp_128 = icmp slt i32 %min_dist1_5_cast, %min_dist1_4" [./sift.h:688]   --->   Operation 170 'icmp' 'tmp_128' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (1.31ns)   --->   "%tmp_129 = icmp slt i32 %min_dist1_5_cast, %i_op_assign" [./sift.h:693]   --->   Operation 171 'icmp' 'tmp_129' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node min_dist18_2)   --->   "%dist12_0_s = select i1 %tmp_129, i32 %min_dist1_5_cast, i32 %i_op_assign" [./sift.h:693]   --->   Operation 172 'select' 'dist12_0_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.45ns)   --->   "%min_dist07_1 = select i1 %tmp_128, i32 %min_dist1_5_cast, i32 %min_dist1_4" [./sift.h:688]   --->   Operation 173 'select' 'min_dist07_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.45ns) (out node of the LUT)   --->   "%min_dist18_2 = select i1 %tmp_128, i32 %min_dist1_4, i32 %dist12_0_s" [./sift.h:688]   --->   Operation 174 'select' 'min_dist18_2' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.45ns)   --->   "%min_idx9_1 = select i1 %tmp_128, i32 %min_idx_cast, i32 %min_idx9" [./sift.h:688]   --->   Operation 175 'select' 'min_idx9_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "br label %9" [./sift.h:678]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%matches_length_4 = phi i32 [ %vector_length_read_a_2, %.loopexit.loopexit ], [ %vector_length_read_a, %.loopexit.loopexit6 ]" [./type.h:117->./sift.h:702]   --->   Operation 177 'phi' 'matches_length_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "ret i32 %matches_length_4" [./sift.h:706]   --->   Operation 178 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.31ns
The critical path consists of the following:
	wire read on port 'descriptors1_length_read' [11]  (0 ns)
	'icmp' operation ('tmp', ./sift.h:626) [14]  (1.31 ns)

 <State 2>: 1.56ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./sift.h:633) [22]  (0 ns)
	'add' operation ('i', ./sift.h:633) [27]  (1.56 ns)

 <State 3>: 6.35ns
The critical path consists of the following:
	'phi' operation ('i_op', ./sift.h:648) with incoming values : ('min_dist1_2', ./sift.h:648) [35]  (0 ns)
	'mul' operation ('r.V', ./sift.h:658) [86]  (5.02 ns)
	'icmp' operation ('tmp_127', ./sift.h:658) [89]  (1.33 ns)

 <State 4>: 3.27ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ./sift.h:642) [49]  (0 ns)
	'add' operation ('tmp_138', ./sift.h:645) [61]  (1.27 ns)
	'getelementptr' operation ('descriptors1_val_val_1', ./sift.h:645) [63]  (0 ns)
	'load' operation ('descriptors1_val_val_2', ./sift.h:645) on array 'descriptors1_val_val' [66]  (2 ns)

 <State 5>: 7.69ns
The critical path consists of the following:
	'load' operation ('descriptors0_val_val_2', ./sift.h:645) on array 'descriptors0_val_val' [64]  (2 ns)
	'sub' operation ('delta', ./sift.h:645) [68]  (1.28 ns)
	'mul' operation ('tmp_139', ./sift.h:646) [70]  (2.08 ns)
	'add' operation ('dist', ./sift.h:646) [72]  (2.33 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_134', ./sift.h:648) [77]  (1.31 ns)
	'select' operation ('min_idx_1', ./sift.h:648) [82]  (0.457 ns)

 <State 7>: 1.56ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./sift.h:673) [109]  (0 ns)
	'add' operation ('i', ./sift.h:673) [114]  (1.56 ns)

 <State 8>: 6.35ns
The critical path consists of the following:
	'phi' operation ('i_op', ./sift.h:688) with incoming values : ('min_dist18_2', ./sift.h:688) [122]  (0 ns)
	'mul' operation ('r.V', ./sift.h:698) [173]  (5.02 ns)
	'icmp' operation ('tmp_124', ./sift.h:698) [176]  (1.33 ns)

 <State 9>: 3.27ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ./sift.h:682) [136]  (0 ns)
	'add' operation ('tmp_131', ./sift.h:685) [145]  (1.27 ns)
	'getelementptr' operation ('descriptors0_val_val_3', ./sift.h:685) [147]  (0 ns)
	'load' operation ('descriptors0_val_val_4', ./sift.h:685) on array 'descriptors0_val_val' [153]  (2 ns)

 <State 10>: 7.69ns
The critical path consists of the following:
	'load' operation ('descriptors1_val_val_4', ./sift.h:685) on array 'descriptors1_val_val' [151]  (2 ns)
	'sub' operation ('delta', ./sift.h:685) [155]  (1.28 ns)
	'mul' operation ('tmp_133', ./sift.h:686) [157]  (2.08 ns)
	'add' operation ('dist', ./sift.h:686) [159]  (2.33 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_128', ./sift.h:688) [164]  (1.31 ns)
	'select' operation ('min_idx9_1', ./sift.h:688) [169]  (0.457 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
