<stg><name>dut_knn_vote</name>


<trans_list>

<trans id="195" from="1" to="2">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="2" to="2">
<condition id="38">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="3">
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="3" to="7">
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="3" to="4">
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="4" to="5">
<condition id="46">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="4" to="3">
<condition id="54">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="5" to="6">
<condition id="47">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="5" to="4">
<condition id="52">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="6" to="5">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="7" to="8">
<condition id="56">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="7" to="7">
<condition id="58">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="8" to="9">
<condition id="59">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="8" to="10">
<condition id="64">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="9" to="8">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="10" to="11">
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="11" to="10">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="6" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %min_distances_0_V = alloca i6

]]></node>
<StgValue><ssdm name="min_distances_0_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="6" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %min_distances_1_V = alloca i6

]]></node>
<StgValue><ssdm name="min_distances_1_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="6" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  %min_distances_2_V = alloca i6

]]></node>
<StgValue><ssdm name="min_distances_2_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="4" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:3  %votes_V = alloca [10 x i4], align 1

]]></node>
<StgValue><ssdm name="votes_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  br label %.preheader163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader163:0  %k = phi i2 [ 0, %arrayctor.loop1.preheader ], [ %k_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader163:1  %exitcond1 = icmp eq i2 %k, -1

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader163:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader163:3  %k_1 = add i2 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader163:4  br i1 %exitcond1, label %.preheader162.preheader, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="6" op_0_bw="6">
<![CDATA[
_ifconv:0  %min_distances_0_V_load_1 = load i6* %min_distances_0_V

]]></node>
<StgValue><ssdm name="min_distances_0_V_load_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="6">
<![CDATA[
_ifconv:1  %min_distances_1_V_load_1 = load i6* %min_distances_1_V

]]></node>
<StgValue><ssdm name="min_distances_1_V_load_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="6" op_0_bw="6">
<![CDATA[
_ifconv:2  %min_distances_2_V_load_1 = load i6* %min_distances_2_V

]]></node>
<StgValue><ssdm name="min_distances_2_V_load_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:4  %sel_tmp = icmp eq i2 %k, 1

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:5  %sel_tmp5 = select i1 %sel_tmp, i6 %min_distances_2_V_load_1, i6 -14

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:6  %sel_tmp6 = icmp eq i2 %k, 0

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:7  %min_distances_2_V_1 = select i1 %sel_tmp6, i6 %min_distances_2_V_load_1, i6 %sel_tmp5

]]></node>
<StgValue><ssdm name="min_distances_2_V_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:8  %sel_tmp9 = select i1 %sel_tmp, i6 -14, i6 %min_distances_1_V_load_1

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:9  %min_distances_1_V_1 = select i1 %sel_tmp6, i6 %min_distances_1_V_load_1, i6 %sel_tmp9

]]></node>
<StgValue><ssdm name="min_distances_1_V_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:10  %min_distances_0_V_1 = select i1 %sel_tmp6, i6 -14, i6 %min_distances_0_V_load_1

]]></node>
<StgValue><ssdm name="min_distances_0_V_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:11  store i6 %min_distances_2_V_1, i6* %min_distances_2_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:12  store i6 %min_distances_1_V_1, i6* %min_distances_1_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:13  store i6 %min_distances_0_V_1, i6* %min_distances_0_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:14  br label %.preheader163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="6" op_0_bw="6">
<![CDATA[
.preheader162.preheader:0  %min_distances_0_V_load = load i6* %min_distances_0_V

]]></node>
<StgValue><ssdm name="min_distances_0_V_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="6">
<![CDATA[
.preheader162.preheader:1  %min_distances_1_V_load = load i6* %min_distances_1_V

]]></node>
<StgValue><ssdm name="min_distances_1_V_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="6">
<![CDATA[
.preheader162.preheader:2  %min_distances_2_V_load = load i6* %min_distances_2_V

]]></node>
<StgValue><ssdm name="min_distances_2_V_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="32">
<![CDATA[
.preheader162.preheader:3  %min_distances_2_V_3 = alloca i6

]]></node>
<StgValue><ssdm name="min_distances_2_V_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="6" op_0_bw="32">
<![CDATA[
.preheader162.preheader:4  %min_distances_2_V_4 = alloca i6

]]></node>
<StgValue><ssdm name="min_distances_2_V_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="32">
<![CDATA[
.preheader162.preheader:5  %min_distances_2_V_2 = alloca i6

]]></node>
<StgValue><ssdm name="min_distances_2_V_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="32">
<![CDATA[
.preheader162.preheader:6  %voters_2_V_1 = alloca i4

]]></node>
<StgValue><ssdm name="voters_2_V_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="4" op_0_bw="32">
<![CDATA[
.preheader162.preheader:7  %voters_2_V_2 = alloca i4

]]></node>
<StgValue><ssdm name="voters_2_V_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="32">
<![CDATA[
.preheader162.preheader:8  %voters_2_V_7 = alloca i4

]]></node>
<StgValue><ssdm name="voters_2_V_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader162.preheader:9  store i6 %min_distances_2_V_load, i6* %min_distances_2_V_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader162.preheader:10  store i6 %min_distances_1_V_load, i6* %min_distances_2_V_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader162.preheader:11  store i6 %min_distances_0_V_load, i6* %min_distances_2_V_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader162.preheader:12  br label %.preheader162

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader162:0  %voters_1_V = phi i4 [ %i_3, %5 ], [ 0, %.preheader162.preheader ]

]]></node>
<StgValue><ssdm name="voters_1_V"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader162:1  %exitcond2 = icmp eq i4 %voters_1_V, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader162:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader162:3  %i_3 = add i4 %voters_1_V, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader162:4  br i1 %exitcond2, label %arrayctor.loop3.preheader, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="4">
<![CDATA[
:2  %tmp_cast = zext i4 %voters_1_V to i6

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:3  %tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %voters_1_V, i2 0)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_8 = sub i6 %tmp_7, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j = phi i2 [ 0, %0 ], [ %j_1, %4 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond4 = icmp eq i2 %j, -1

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %j_1 = add i2 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %5, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="2">
<![CDATA[
:2  %tmp_14_cast = zext i2 %j to i6

]]></node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_14 = add i6 %tmp_8, %tmp_14_cast

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="6">
<![CDATA[
:4  %tmp_29_cast = sext i6 %tmp_14 to i64

]]></node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_29_cast

]]></node>
<StgValue><ssdm name="knn_set_V_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader162

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %k2 = phi i2 [ 0, %2 ], [ %k_2, %_ifconv16 ]

]]></node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond6 = icmp eq i2 %k2, -1

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %k_2 = add i2 %k2, 1

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond6, label %4, label %_ifconv16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="6" op_0_bw="5">
<![CDATA[
_ifconv16:7  %min_distances_2_V_14 = load i6* %knn_set_V_addr, align 1

]]></node>
<StgValue><ssdm name="min_distances_2_V_14"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str7, i32 %tmp_13)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="6" op_0_bw="6">
<![CDATA[
_ifconv16:0  %min_distances_2_V_3_load_1 = load i6* %min_distances_2_V_3

]]></node>
<StgValue><ssdm name="min_distances_2_V_3_load_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="6" op_0_bw="6">
<![CDATA[
_ifconv16:1  %min_distances_2_V_4_load_1 = load i6* %min_distances_2_V_4

]]></node>
<StgValue><ssdm name="min_distances_2_V_4_load_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="6">
<![CDATA[
_ifconv16:2  %min_distances_2_V_2_load_1 = load i6* %min_distances_2_V_2

]]></node>
<StgValue><ssdm name="min_distances_2_V_2_load_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="4" op_0_bw="4">
<![CDATA[
_ifconv16:3  %voters_2_V_1_load_1 = load i4* %voters_2_V_1

]]></node>
<StgValue><ssdm name="voters_2_V_1_load_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="4" op_0_bw="4">
<![CDATA[
_ifconv16:4  %voters_2_V_2_load_1 = load i4* %voters_2_V_2

]]></node>
<StgValue><ssdm name="voters_2_V_2_load_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="4" op_0_bw="4">
<![CDATA[
_ifconv16:5  %voters_2_V_7_load_1 = load i4* %voters_2_V_7

]]></node>
<StgValue><ssdm name="voters_2_V_7_load_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv16:6  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="6" op_0_bw="5">
<![CDATA[
_ifconv16:7  %min_distances_2_V_14 = load i6* %knn_set_V_addr, align 1

]]></node>
<StgValue><ssdm name="min_distances_2_V_14"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="2">
<![CDATA[
_ifconv16:8  %tmp_3 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %min_distances_2_V_3_load_1, i6 %min_distances_2_V_4_load_1, i6 %min_distances_2_V_2_load_1, i2 %k2)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv16:9  %tmp_18 = icmp ult i6 %min_distances_2_V_14, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv16:10  %cond = icmp eq i2 %k2, 0

]]></node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv16:11  %min_distances_V_load_phi = select i1 %cond, i6 %min_distances_2_V_4_load_1, i6 %min_distances_2_V_2_load_1

]]></node>
<StgValue><ssdm name="min_distances_V_load_phi"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv16:12  %ult = icmp ult i6 %min_distances_2_V_14, %min_distances_V_load_phi

]]></node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv16:13  %rev = xor i1 %ult, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv16:14  %tmp_20 = icmp eq i6 %tmp_3, -14

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv16:15  %tmp_21 = icmp eq i2 %k2, -2

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv16:16  %sel_tmp1 = icmp eq i2 %k2, 1

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv16:17  %voters_2_V = select i1 %sel_tmp1, i4 %voters_2_V_7_load_1, i4 %voters_1_V

]]></node>
<StgValue><ssdm name="voters_2_V"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv16:18  %voters_2_V_3 = select i1 %cond, i4 %voters_2_V_7_load_1, i4 %voters_2_V

]]></node>
<StgValue><ssdm name="voters_2_V_3"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv16:19  %voters_2_V_5 = select i1 %sel_tmp1, i4 %voters_1_V, i4 %voters_2_V_2_load_1

]]></node>
<StgValue><ssdm name="voters_2_V_5"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv16:20  %voters_2_V_6 = select i1 %cond, i4 %voters_2_V_2_load_1, i4 %voters_2_V_5

]]></node>
<StgValue><ssdm name="voters_2_V_6"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv16:21  %voters_2_V_8 = select i1 %cond, i4 %voters_1_V, i4 %voters_2_V_1_load_1

]]></node>
<StgValue><ssdm name="voters_2_V_8"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv16:22  %min_distances_2_V_8 = select i1 %sel_tmp1, i6 %min_distances_2_V_2_load_1, i6 %min_distances_2_V_14

]]></node>
<StgValue><ssdm name="min_distances_2_V_8"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv16:23  %min_distances_2_V_5 = select i1 %cond, i6 %min_distances_2_V_2_load_1, i6 %min_distances_2_V_8

]]></node>
<StgValue><ssdm name="min_distances_2_V_5"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv16:24  %min_distances_2_V_9 = select i1 %sel_tmp1, i6 %min_distances_2_V_14, i6 %min_distances_2_V_4_load_1

]]></node>
<StgValue><ssdm name="min_distances_2_V_9"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv16:25  %min_distances_2_V_7 = select i1 %cond, i6 %min_distances_2_V_4_load_1, i6 %min_distances_2_V_9

]]></node>
<StgValue><ssdm name="min_distances_2_V_7"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv16:26  %min_distances_2_V_11 = select i1 %cond, i6 %min_distances_2_V_14, i6 %min_distances_2_V_3_load_1

]]></node>
<StgValue><ssdm name="min_distances_2_V_11"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv16:27  %tmp = or i1 %tmp_20, %tmp_21

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv16:28  %or_cond = or i1 %tmp, %rev

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv16:29  %sel_tmp8 = and i1 %tmp_18, %or_cond

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv16:30  %voters_2_V_4 = select i1 %sel_tmp8, i4 %voters_2_V_3, i4 %voters_2_V_7_load_1

]]></node>
<StgValue><ssdm name="voters_2_V_4"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv16:31  %voters_2_V_9 = select i1 %sel_tmp8, i4 %voters_2_V_6, i4 %voters_2_V_2_load_1

]]></node>
<StgValue><ssdm name="voters_2_V_9"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv16:32  %voters_2_V_12 = select i1 %sel_tmp8, i4 %voters_2_V_8, i4 %voters_2_V_1_load_1

]]></node>
<StgValue><ssdm name="voters_2_V_12"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv16:33  %min_distances_2_V_6 = select i1 %sel_tmp8, i6 %min_distances_2_V_5, i6 %min_distances_2_V_2_load_1

]]></node>
<StgValue><ssdm name="min_distances_2_V_6"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv16:34  %min_distances_2_V_12 = select i1 %sel_tmp8, i6 %min_distances_2_V_7, i6 %min_distances_2_V_4_load_1

]]></node>
<StgValue><ssdm name="min_distances_2_V_12"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv16:35  %min_distances_2_V_13 = select i1 %sel_tmp8, i6 %min_distances_2_V_11, i6 %min_distances_2_V_3_load_1

]]></node>
<StgValue><ssdm name="min_distances_2_V_13"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv16:36  store i4 %voters_2_V_4, i4* %voters_2_V_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv16:37  store i4 %voters_2_V_9, i4* %voters_2_V_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv16:38  store i4 %voters_2_V_12, i4* %voters_2_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv16:39  store i6 %min_distances_2_V_6, i6* %min_distances_2_V_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv16:40  store i6 %min_distances_2_V_12, i6* %min_distances_2_V_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv16:41  store i6 %min_distances_2_V_13, i6* %min_distances_2_V_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
_ifconv16:42  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
arrayctor.loop3.preheader:0  %i4 = phi i4 [ %i, %6 ], [ 0, %.preheader162 ]

]]></node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop3.preheader:1  %exitcond3 = icmp eq i4 %i4, -6

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop3.preheader:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop3.preheader:3  %i = add i4 %i4, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop3.preheader:4  br i1 %exitcond3, label %.preheader161, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_9 = zext i4 %i4 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %votes_V_addr = getelementptr [10 x i4]* %votes_V, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="votes_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  store i4 0, i4* %votes_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %arrayctor.loop3.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader161:0  %p_s = phi i6 [ %min_voter_V_s, %._crit_edge171 ], [ 0, %arrayctor.loop3.preheader ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader161:1  %p_1 = phi i6 [ %p_1_14, %._crit_edge171 ], [ -14, %arrayctor.loop3.preheader ]

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader161:2  %i5 = phi i2 [ %i_4, %._crit_edge171 ], [ 0, %arrayctor.loop3.preheader ]

]]></node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader161:3  %exitcond5 = icmp eq i2 %i5, -1

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader161:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader161:5  %i_4 = add i2 %i5, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader161:6  br i1 %exitcond5, label %.preheader.preheader, label %._crit_edge171

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="6" op_0_bw="6">
<![CDATA[
._crit_edge171:0  %min_distances_2_V_3_load = load i6* %min_distances_2_V_3

]]></node>
<StgValue><ssdm name="min_distances_2_V_3_load"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="6" op_0_bw="6">
<![CDATA[
._crit_edge171:1  %min_distances_2_V_4_load = load i6* %min_distances_2_V_4

]]></node>
<StgValue><ssdm name="min_distances_2_V_4_load"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="6" op_0_bw="6">
<![CDATA[
._crit_edge171:2  %min_distances_2_V_2_load = load i6* %min_distances_2_V_2

]]></node>
<StgValue><ssdm name="min_distances_2_V_2_load"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="4" op_0_bw="4">
<![CDATA[
._crit_edge171:3  %voters_2_V_1_load = load i4* %voters_2_V_1

]]></node>
<StgValue><ssdm name="voters_2_V_1_load"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="4" op_0_bw="4">
<![CDATA[
._crit_edge171:4  %voters_2_V_2_load = load i4* %voters_2_V_2

]]></node>
<StgValue><ssdm name="voters_2_V_2_load"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="4" op_0_bw="4">
<![CDATA[
._crit_edge171:5  %voters_2_V_7_load = load i4* %voters_2_V_7

]]></node>
<StgValue><ssdm name="voters_2_V_7_load"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="2">
<![CDATA[
._crit_edge171:7  %tmp_1 = call i4 @_ssdm_op_Mux.ap_auto.3i4.i2(i4 %voters_2_V_1_load, i4 %voters_2_V_2_load, i4 %voters_2_V_7_load, i2 %i5)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge171:8  %tmp_10 = zext i4 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge171:9  %votes_V_addr_1 = getelementptr [10 x i4]* %votes_V, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="votes_V_addr_1"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="4" op_0_bw="4">
<![CDATA[
._crit_edge171:10  %votes_V_load = load i4* %votes_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="votes_V_load"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="2">
<![CDATA[
._crit_edge171:13  %min_dist_V = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %min_distances_2_V_3_load, i6 %min_distances_2_V_4_load, i6 %min_distances_2_V_2_load, i2 %i5)

]]></node>
<StgValue><ssdm name="min_dist_V"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge171:14  %tmp_12 = icmp ult i6 %min_dist_V, %p_1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="6" op_0_bw="4">
<![CDATA[
._crit_edge171:15  %min_voter_V = zext i4 %tmp_1 to i6

]]></node>
<StgValue><ssdm name="min_voter_V"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge171:16  %min_voter_V_s = select i1 %tmp_12, i6 %min_voter_V, i6 %p_s

]]></node>
<StgValue><ssdm name="min_voter_V_s"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge171:17  %p_1_14 = select i1 %tmp_12, i6 %min_dist_V, i6 %p_1

]]></node>
<StgValue><ssdm name="p_1_14"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:0  %tmp_15_cast = zext i6 %p_s to i7

]]></node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge171:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="4" op_0_bw="4">
<![CDATA[
._crit_edge171:10  %votes_V_load = load i4* %votes_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="votes_V_load"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge171:11  %tmp_11 = add i4 %votes_V_load, 1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge171:12  store i4 %tmp_11, i4* %votes_V_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge171:18  br label %.preheader161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %agg_result_V = phi i4 [ 0, %.preheader.preheader ], [ %result_V_2, %_ifconv59 ]

]]></node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:1  %agg_result_V_load = phi i4 [ 0, %.preheader.preheader ], [ %result_V_4, %_ifconv59 ]

]]></node>
<StgValue><ssdm name="agg_result_V_load"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:2  %result_V = phi i4 [ 1, %.preheader.preheader ], [ %i_V, %_ifconv59 ]

]]></node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %exitcond = icmp eq i4 %result_V, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %7, label %_ifconv59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="64" op_0_bw="4">
<![CDATA[
_ifconv59:1  %tmp_15 = zext i4 %result_V to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="64" op_0_bw="4">
<![CDATA[
_ifconv59:2  %tmp_16 = zext i4 %agg_result_V_load to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv59:3  %votes_V_addr_2 = getelementptr [10 x i4]* %votes_V, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="votes_V_addr_2"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="4" op_0_bw="4">
<![CDATA[
_ifconv59:4  %votes_V_load_1 = load i4* %votes_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="votes_V_load_1"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv59:5  %votes_V_addr_3 = getelementptr [10 x i4]* %votes_V, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="votes_V_addr_3"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="4" op_0_bw="4">
<![CDATA[
_ifconv59:6  %votes_V_load_2 = load i4* %votes_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="votes_V_load_2"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="7" op_0_bw="4">
<![CDATA[
_ifconv59:9  %tmp_30_cast = zext i4 %result_V to i7

]]></node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv59:10  %tmp_22 = icmp eq i7 %tmp_30_cast, %tmp_15_cast

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="4">
<![CDATA[
:0  ret i4 %agg_result_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv59:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="4" op_0_bw="4">
<![CDATA[
_ifconv59:4  %votes_V_load_1 = load i4* %votes_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="votes_V_load_1"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="4" op_0_bw="4">
<![CDATA[
_ifconv59:6  %votes_V_load_2 = load i4* %votes_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="votes_V_load_2"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv59:7  %tmp_17 = icmp ugt i4 %votes_V_load_1, %votes_V_load_2

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv59:8  %tmp_19 = icmp eq i4 %votes_V_load_1, %votes_V_load_2

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv59:11  %p_2_agg_result_V = select i1 %tmp_22, i4 %result_V, i4 %agg_result_V

]]></node>
<StgValue><ssdm name="p_2_agg_result_V"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv59:12  %p_2_agg_result_V_load = select i1 %tmp_22, i4 %result_V, i4 %agg_result_V_load

]]></node>
<StgValue><ssdm name="p_2_agg_result_V_load"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv59:13  %result_V_1 = select i1 %tmp_17, i4 %result_V, i4 %agg_result_V

]]></node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv59:14  %sel_tmp2 = xor i1 %tmp_17, true

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv59:15  %sel_tmp3 = and i1 %tmp_19, %sel_tmp2

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv59:16  %result_V_2 = select i1 %sel_tmp3, i4 %p_2_agg_result_V, i4 %result_V_1

]]></node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv59:17  %result_V_3 = select i1 %tmp_17, i4 %result_V, i4 %agg_result_V_load

]]></node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv59:18  %result_V_4 = select i1 %sel_tmp3, i4 %p_2_agg_result_V_load, i4 %result_V_3

]]></node>
<StgValue><ssdm name="result_V_4"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv59:19  %i_V = add i4 %result_V, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="0">
<![CDATA[
_ifconv59:20  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
