// Seed: 1148454687
module module_0 #(
    parameter id_11 = 32'd71
) (
    output uwire id_0,
    input  wire  id_1,
    output wand  id_2,
    input  wor   id_3,
    output tri0  id_4,
    output wire  id_5,
    input  uwire id_6,
    output wire  id_7,
    output tri0  id_8
);
  wire id_10;
  assign module_1.id_1 = 0;
  logic _id_11;
  wire [1 : id_11] id_12;
  assign id_7 = 1 & 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output tri0  id_3,
    output uwire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_4,
      id_3,
      id_1,
      id_4,
      id_3
  );
endmodule
