$date
Thursday, 15 October 2020 8:25:56 PM
$end
$version
Quokka VCD Generator
$end
$timescale
1s
$end
$scope module TOP $end
$scope module Control $end
$var wire 1 TOP_Control_Clock TOP_Control_Clock $end
$upscope
$end
$scope module Inputs $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_Outputs_Counter TOP_Outputs_Counter[31:0] $end
$upscope
$end
$scope module CPU $end
$scope module Inputs $end
$var wire 32 TOP_CPU_Inputs_BaseAddress TOP_CPU_Inputs_BaseAddress[31:0] $end
$var wire 32 TOP_CPU_Inputs_MemReadData TOP_CPU_Inputs_MemReadData[31:0] $end
$var wire 1 TOP_CPU_Inputs_MemReady TOP_CPU_Inputs_MemReady $end
$var wire 1 TOP_CPU_Inputs_ExtIRQ TOP_CPU_Inputs_ExtIRQ $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_CPU_Outputs_IsHalted TOP_CPU_Outputs_IsHalted $end
$var wire 32 TOP_CPU_Outputs_MemWriteData TOP_CPU_Outputs_MemWriteData[31:0] $end
$var wire 3 TOP_CPU_Outputs_MemAccessMode TOP_CPU_Outputs_MemAccessMode[2:0] $end
$var wire 1 TOP_CPU_Outputs_MemRead TOP_CPU_Outputs_MemRead $end
$var wire 1 TOP_CPU_Outputs_MemWrite TOP_CPU_Outputs_MemWrite $end
$var wire 32 TOP_CPU_Outputs_MemAddress TOP_CPU_Outputs_MemAddress[31:0] $end
$upscope
$end
$scope module ID $end
$scope module Inputs $end
$var wire 32 TOP_CPU_ID_Inputs_Instruction TOP_CPU_ID_Inputs_Instruction[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 7 TOP_CPU_ID_Outputs_OpCode TOP_CPU_ID_Outputs_OpCode[6:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RD TOP_CPU_ID_Outputs_RD[4:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RS1 TOP_CPU_ID_Outputs_RS1[4:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RS2 TOP_CPU_ID_Outputs_RS2[4:0] $end
$var wire 3 TOP_CPU_ID_Outputs_Funct3 TOP_CPU_ID_Outputs_Funct3[2:0] $end
$var wire 7 TOP_CPU_ID_Outputs_Funct7 TOP_CPU_ID_Outputs_Funct7[6:0] $end
$var wire 32 TOP_CPU_ID_Outputs_RTypeImm TOP_CPU_ID_Outputs_RTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_ITypeImm TOP_CPU_ID_Outputs_ITypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_STypeImm TOP_CPU_ID_Outputs_STypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_BTypeImm TOP_CPU_ID_Outputs_BTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_UTypeImm TOP_CPU_ID_Outputs_UTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_JTypeImm TOP_CPU_ID_Outputs_JTypeImm[31:0] $end
$var wire 5 TOP_CPU_ID_Outputs_SHAMT TOP_CPU_ID_Outputs_SHAMT[4:0] $end
$var wire 1 TOP_CPU_ID_Outputs_SHARITH TOP_CPU_ID_Outputs_SHARITH $end
$var wire 1 TOP_CPU_ID_Outputs_SUB TOP_CPU_ID_Outputs_SUB $end
$var string 1 TOP_CPU_ID_Outputs_OpTypeCodeToString TOP_CPU_ID_Outputs_OpTypeCodeToString $end
$var wire 7 TOP_CPU_ID_Outputs_OpTypeCode TOP_CPU_ID_Outputs_OpTypeCode[6:0] $end
$var string 1 TOP_CPU_ID_Outputs_OPIMMCodeToString TOP_CPU_ID_Outputs_OPIMMCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_OPIMMCode TOP_CPU_ID_Outputs_OPIMMCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_OPCodeToString TOP_CPU_ID_Outputs_OPCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_OPCode TOP_CPU_ID_Outputs_OPCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_BranchTypeCodeToString TOP_CPU_ID_Outputs_BranchTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_BranchTypeCode TOP_CPU_ID_Outputs_BranchTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_LoadTypeCodeToString TOP_CPU_ID_Outputs_LoadTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_LoadTypeCode TOP_CPU_ID_Outputs_LoadTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_SysTypeCodeToString TOP_CPU_ID_Outputs_SysTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_SysTypeCode TOP_CPU_ID_Outputs_SysTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_RetTypeCodeToString TOP_CPU_ID_Outputs_RetTypeCodeToString $end
$var wire 5 TOP_CPU_ID_Outputs_RetTypeCode TOP_CPU_ID_Outputs_RetTypeCode[4:0] $end
$var string 1 TOP_CPU_ID_Outputs_IRQTypeCodeToString TOP_CPU_ID_Outputs_IRQTypeCodeToString $end
$var wire 4 TOP_CPU_ID_Outputs_IRQTypeCode TOP_CPU_ID_Outputs_IRQTypeCode[3:0] $end
$var string 1 TOP_CPU_ID_Outputs_SystemCodeToString TOP_CPU_ID_Outputs_SystemCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_SystemCode TOP_CPU_ID_Outputs_SystemCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_CSRAddressToString TOP_CPU_ID_Outputs_CSRAddressToString $end
$var wire 12 TOP_CPU_ID_Outputs_CSRAddress TOP_CPU_ID_Outputs_CSRAddress[11:0] $end
$var wire 1 TOP_CPU_ID_Outputs_CSRWE TOP_CPU_ID_Outputs_CSRWE $end
$upscope
$end
$upscope
$end
$scope module Regs $end
$scope module Inputs $end
$var wire 1 TOP_CPU_Regs_Inputs_Read TOP_CPU_Regs_Inputs_Read $end
$var wire 5 TOP_CPU_Regs_Inputs_RS1Addr TOP_CPU_Regs_Inputs_RS1Addr[4:0] $end
$var wire 5 TOP_CPU_Regs_Inputs_RS2Addr TOP_CPU_Regs_Inputs_RS2Addr[4:0] $end
$var wire 5 TOP_CPU_Regs_Inputs_RD TOP_CPU_Regs_Inputs_RD[4:0] $end
$var wire 1 TOP_CPU_Regs_Inputs_WE TOP_CPU_Regs_Inputs_WE $end
$var wire 32 TOP_CPU_Regs_Inputs_WriteData TOP_CPU_Regs_Inputs_WriteData[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CPU_Regs_Outputs_RS1 TOP_CPU_Regs_Outputs_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_Outputs_RS2 TOP_CPU_Regs_Outputs_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_Outputs_Ready TOP_CPU_Regs_Outputs_Ready $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_CPU_Regs_State_ReadData TOP_CPU_Regs_State_ReadData[31:0] $end
$var wire 8 TOP_CPU_Regs_State_Mode TOP_CPU_Regs_State_Mode[7:0] $end
$var wire 32 TOP_CPU_Regs_State_RS1 TOP_CPU_Regs_State_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_State_RS2 TOP_CPU_Regs_State_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_State_Ready TOP_CPU_Regs_State_Ready $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_CPU_Regs_NextState_ReadData TOP_CPU_Regs_NextState_ReadData[31:0] $end
$var wire 8 TOP_CPU_Regs_NextState_Mode TOP_CPU_Regs_NextState_Mode[7:0] $end
$var wire 32 TOP_CPU_Regs_NextState_RS1 TOP_CPU_Regs_NextState_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_NextState_RS2 TOP_CPU_Regs_NextState_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_NextState_Ready TOP_CPU_Regs_NextState_Ready $end
$upscope
$end
$upscope
$end
$scope module ALU $end
$scope module Inputs $end
$var wire 32 TOP_CPU_ALU_Inputs_Op1 TOP_CPU_ALU_Inputs_Op1[31:0] $end
$var wire 32 TOP_CPU_ALU_Inputs_Op2 TOP_CPU_ALU_Inputs_Op2[31:0] $end
$var wire 5 TOP_CPU_ALU_Inputs_SHAMT TOP_CPU_ALU_Inputs_SHAMT[4:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CPU_ALU_Outputs_ADD TOP_CPU_ALU_Outputs_ADD[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SUB TOP_CPU_ALU_Outputs_SUB[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resAND TOP_CPU_ALU_Outputs_resAND[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resOR TOP_CPU_ALU_Outputs_resOR[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resXOR TOP_CPU_ALU_Outputs_resXOR[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHLL TOP_CPU_ALU_Outputs_SHLL[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHRL TOP_CPU_ALU_Outputs_SHRL[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHRA TOP_CPU_ALU_Outputs_SHRA[31:0] $end
$upscope
$end
$upscope
$end
$scope module CMP $end
$scope module Inputs $end
$var wire 32 TOP_CPU_CMP_Inputs_Lhs TOP_CPU_CMP_Inputs_Lhs[31:0] $end
$var wire 32 TOP_CPU_CMP_Inputs_Rhs TOP_CPU_CMP_Inputs_Rhs[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_CPU_CMP_Outputs_EQ TOP_CPU_CMP_Outputs_EQ $end
$var wire 1 TOP_CPU_CMP_Outputs_NE TOP_CPU_CMP_Outputs_NE $end
$var wire 1 TOP_CPU_CMP_Outputs_GTU TOP_CPU_CMP_Outputs_GTU $end
$var wire 1 TOP_CPU_CMP_Outputs_LTU TOP_CPU_CMP_Outputs_LTU $end
$var wire 1 TOP_CPU_CMP_Outputs_GTS TOP_CPU_CMP_Outputs_GTS $end
$var wire 1 TOP_CPU_CMP_Outputs_LTS TOP_CPU_CMP_Outputs_LTS $end
$upscope
$end
$upscope
$end
$scope module State $end
$var string 1 TOP_CPU_State_StateToString TOP_CPU_State_StateToString $end
$var wire 3 TOP_CPU_State_State TOP_CPU_State_State[2:0] $end
$var string 1 TOP_CPU_State_HaltCodeToString TOP_CPU_State_HaltCodeToString $end
$var wire 4 TOP_CPU_State_HaltCode TOP_CPU_State_HaltCode[3:0] $end
$var wire 32 TOP_CPU_State_Instruction TOP_CPU_State_Instruction[31:0] $end
$var wire 1 TOP_CPU_State_WBDataReady TOP_CPU_State_WBDataReady $end
$var wire 32 TOP_CPU_State_WBData TOP_CPU_State_WBData[31:0] $end
$var wire 32 TOP_CPU_State_PC TOP_CPU_State_PC[31:0] $end
$var wire 32 TOP_CPU_State_PCOffset TOP_CPU_State_PCOffset[31:0] $end
$upscope
$end
$scope module NextState $end
$var string 1 TOP_CPU_NextState_StateToString TOP_CPU_NextState_StateToString $end
$var wire 3 TOP_CPU_NextState_State TOP_CPU_NextState_State[2:0] $end
$var string 1 TOP_CPU_NextState_HaltCodeToString TOP_CPU_NextState_HaltCodeToString $end
$var wire 4 TOP_CPU_NextState_HaltCode TOP_CPU_NextState_HaltCode[3:0] $end
$var wire 32 TOP_CPU_NextState_Instruction TOP_CPU_NextState_Instruction[31:0] $end
$var wire 1 TOP_CPU_NextState_WBDataReady TOP_CPU_NextState_WBDataReady $end
$var wire 32 TOP_CPU_NextState_WBData TOP_CPU_NextState_WBData[31:0] $end
$var wire 32 TOP_CPU_NextState_PC TOP_CPU_NextState_PC[31:0] $end
$var wire 32 TOP_CPU_NextState_PCOffset TOP_CPU_NextState_PCOffset[31:0] $end
$upscope
$end
$upscope
$end
$scope module InstructionsRAM $end
$scope module Inputs $end
$var wire 32 TOP_InstructionsRAM_Inputs_Common_Address TOP_InstructionsRAM_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_InstructionsRAM_Inputs_Common_WriteValue TOP_InstructionsRAM_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_Inputs_Common_WE TOP_InstructionsRAM_Inputs_Common_WE $end
$var wire 1 TOP_InstructionsRAM_Inputs_Common_RE TOP_InstructionsRAM_Inputs_Common_RE $end
$var wire 2 TOP_InstructionsRAM_Inputs_MemAccessMode TOP_InstructionsRAM_Inputs_MemAccessMode[1:0] $end
$var wire 32 TOP_InstructionsRAM_Inputs_DeviceAddress TOP_InstructionsRAM_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_InstructionsRAM_Outputs_ReadValue TOP_InstructionsRAM_Outputs_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_Outputs_IsReady TOP_InstructionsRAM_Outputs_IsReady $end
$var wire 1 TOP_InstructionsRAM_Outputs_IsActive TOP_InstructionsRAM_Outputs_IsActive $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_InstructionsRAM_State_ReadValue TOP_InstructionsRAM_State_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_State_Ready TOP_InstructionsRAM_State_Ready $end
$var wire 1 TOP_InstructionsRAM_State_ReadBeforeWrite TOP_InstructionsRAM_State_ReadBeforeWrite $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_InstructionsRAM_NextState_ReadValue TOP_InstructionsRAM_NextState_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_NextState_Ready TOP_InstructionsRAM_NextState_Ready $end
$var wire 1 TOP_InstructionsRAM_NextState_ReadBeforeWrite TOP_InstructionsRAM_NextState_ReadBeforeWrite $end
$upscope
$end
$upscope
$end
$scope module UARTSim $end
$scope module Inputs $end
$var wire 32 TOP_UARTSim_Inputs_Common_Address TOP_UARTSim_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_UARTSim_Inputs_Common_WriteValue TOP_UARTSim_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_UARTSim_Inputs_Common_WE TOP_UARTSim_Inputs_Common_WE $end
$var wire 1 TOP_UARTSim_Inputs_Common_RE TOP_UARTSim_Inputs_Common_RE $end
$var wire 2 TOP_UARTSim_Inputs_MemAccessMode TOP_UARTSim_Inputs_MemAccessMode[1:0] $end
$var wire 32 TOP_UARTSim_Inputs_DeviceAddress TOP_UARTSim_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_UARTSim_Outputs_IsActive TOP_UARTSim_Outputs_IsActive $end
$var wire 1 TOP_UARTSim_Outputs_IsReady TOP_UARTSim_Outputs_IsReady $end
$var wire 32 TOP_UARTSim_Outputs_ReadValue TOP_UARTSim_Outputs_ReadValue[31:0] $end
$upscope
$end
$scope module State $end
$var wire 1 TOP_UARTSim_State_UART_TX TOP_UARTSim_State_UART_TX $end
$var wire 8 TOP_UARTSim_State_txSimCounter TOP_UARTSim_State_txSimCounter[7:0] $end
$upscope
$end
$scope module NextState $end
$var wire 1 TOP_UARTSim_NextState_UART_TX TOP_UARTSim_NextState_UART_TX $end
$var wire 8 TOP_UARTSim_NextState_txSimCounter TOP_UARTSim_NextState_txSimCounter[7:0] $end
$upscope
$end
$upscope
$end
$scope module CounterModule $end
$scope module Inputs $end
$var wire 32 TOP_CounterModule_Inputs_Common_Address TOP_CounterModule_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_CounterModule_Inputs_Common_WriteValue TOP_CounterModule_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_CounterModule_Inputs_Common_WE TOP_CounterModule_Inputs_Common_WE $end
$var wire 1 TOP_CounterModule_Inputs_Common_RE TOP_CounterModule_Inputs_Common_RE $end
$var wire 2 TOP_CounterModule_Inputs_MemAccessMode TOP_CounterModule_Inputs_MemAccessMode[1:0] $end
$var wire 32 TOP_CounterModule_Inputs_DeviceAddress TOP_CounterModule_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CounterModule_Outputs_ReadValue TOP_CounterModule_Outputs_ReadValue[31:0] $end
$var wire 1 TOP_CounterModule_Outputs_IsReady TOP_CounterModule_Outputs_IsReady $end
$var wire 1 TOP_CounterModule_Outputs_IsActive TOP_CounterModule_Outputs_IsActive $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_CounterModule_State_Value TOP_CounterModule_State_Value[31:0] $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_CounterModule_NextState_Value TOP_CounterModule_NextState_Value[31:0] $end
$upscope
$end
$upscope
$end
$scope module State $end
$var wire 1 TOP_State_MemReady TOP_State_MemReady $end
$upscope
$end
$scope module NextState $end
$var wire 1 TOP_NextState_MemReady TOP_NextState_MemReady $end
$upscope
$end
$upscope
$end
$enddefinitions
$end
#0
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Outputs_Counter
b00000000000000000000000000000000 TOP_CPU_Inputs_BaseAddress
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Inputs_ExtIRQ
0TOP_CPU_Outputs_IsHalted
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
0TOP_CPU_Outputs_MemWrite
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000 TOP_CPU_ID_Inputs_Instruction
b0000000 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
s0 TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000000 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
0TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
0TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
sNone TOP_CPU_State_HaltCodeToString
b0000 TOP_CPU_State_HaltCode
b00000000000000000000000000000000 TOP_CPU_State_Instruction
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
b00000000000000000000000000000000 TOP_CPU_State_PC
b00000000000000000000000000000000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
sNone TOP_CPU_NextState_HaltCodeToString
b0000 TOP_CPU_NextState_HaltCode
b00000000000000000000000000000000 TOP_CPU_NextState_Instruction
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
b00000000000000000000000000000000 TOP_CPU_NextState_PC
b00000000000000000000000000000000 TOP_CPU_NextState_PCOffset
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_DeviceAddress
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b10010000000000000000000000000000 TOP_UARTSim_Inputs_DeviceAddress
0TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_State_UART_TX
b00000000 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b00000000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
0TOP_CounterModule_Inputs_Common_WE
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
b10000000000000000000000000000000 TOP_CounterModule_Inputs_DeviceAddress
b00000000000000000000000000000000 TOP_CounterModule_Outputs_ReadValue
1TOP_CounterModule_Outputs_IsReady
0TOP_CounterModule_Outputs_IsActive
b00000000000000000000000000000000 TOP_CounterModule_State_Value
b00000000000000000000000000000000 TOP_CounterModule_NextState_Value
0TOP_State_MemReady
0TOP_NextState_MemReady
#2001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3000
0TOP_Control_Clock
#4001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000011010000000000010100010011 TOP_CPU_NextState_Instruction
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#5000
0TOP_Control_Clock
#6001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000011010000000000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b10100 TOP_CPU_ID_Outputs_RS2
b0000001 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000110100 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000110100 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000101010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000101010 TOP_CPU_ID_Outputs_BTypeImm
b00000011010000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_RetTypeCodeToString
b00001 TOP_CPU_ID_Outputs_RetTypeCode
s1 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0001 TOP_CPU_ID_Outputs_IRQTypeCode
s52 TOP_CPU_ID_Outputs_CSRAddressToString
b000000110100 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110100 TOP_CPU_ALU_Inputs_Op2
b10100 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111001100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110100 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000011010000000000010100010011 TOP_CPU_State_Instruction
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#6002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#7000
0TOP_Control_Clock
#8001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#9000
0TOP_Control_Clock
#10001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#11000
0TOP_Control_Clock
#12001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#13000
0TOP_Control_Clock
#14001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110100 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#15000
0TOP_Control_Clock
#16001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110100 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110100 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#17000
0TOP_Control_Clock
#18001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000100 TOP_CPU_State_PC
b00000000000000000000000000000100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000100000000000000011101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#18002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#19000
0TOP_Control_Clock
#20001
1TOP_Control_Clock
b00000000100000000000000011101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000100000000000000011101111 TOP_CPU_NextState_Instruction
b00000000100000000000000011101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000100000000000000011101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#21000
0TOP_Control_Clock
#22001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000100000000000000011101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00001 TOP_CPU_ID_Outputs_RD
b01000 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000100000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000001000 TOP_CPU_ID_Outputs_JTypeImm
b01000 TOP_CPU_ID_Outputs_SHAMT
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
s8 TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s8 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01000 TOP_CPU_Regs_Inputs_RS2Addr
b00001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000100000000000000011101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011101111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#22002
b00000000000000000000000011101111 TOP_CPU_Inputs_MemReadData
#23000
0TOP_Control_Clock
#24001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#25000
0TOP_Control_Clock
#26001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#27000
0TOP_Control_Clock
#28001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#29000
0TOP_Control_Clock
#30001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_CPU_NextState_WBData
b00000000000000000000000000001000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#31000
0TOP_Control_Clock
#32001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000001000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000001000 TOP_CPU_State_WBData
b00000000000000000000000000001000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000001100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#33000
0TOP_Control_Clock
#34001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000001100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000001100 TOP_CPU_State_PC
b00000000000000000000000000001100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b10010000000000000000011000110111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000001100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000001100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#34002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#35000
0TOP_Control_Clock
#36001
1TOP_Control_Clock
b10010000000000000000011000110111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b10010000000000000000011000110111 TOP_CPU_NextState_Instruction
b10010000000000000000011000110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b10010000000000000000011000110111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#37000
0TOP_Control_Clock
#38001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000011000110111 TOP_CPU_ID_Inputs_Instruction
b0110111 TOP_CPU_ID_Outputs_OpCode
b01100 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b1001000 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111100100000000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111100100000000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111100100001100 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111000100001100 TOP_CPU_ID_Outputs_BTypeImm
b10010000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100000000000100000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
sLUI TOP_CPU_ID_Outputs_OpTypeCodeToString
b0110111 TOP_CPU_ID_Outputs_OpTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s72 TOP_CPU_ID_Outputs_RetTypeCodeToString
b01000 TOP_CPU_ID_Outputs_RetTypeCode
s72 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1000 TOP_CPU_ID_Outputs_IRQTypeCode
s2304 TOP_CPU_ID_Outputs_CSRAddressToString
b100100000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01100 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b10010000000000000000011000110111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#38002
b00000000000000000000000000110111 TOP_CPU_Inputs_MemReadData
#39000
0TOP_Control_Clock
#40001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#41000
0TOP_Control_Clock
#42001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#43000
0TOP_Control_Clock
#44001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#45000
0TOP_Control_Clock
#46001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#47000
0TOP_Control_Clock
#48001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b10010000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b10010000000000000000000000000000 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#49000
0TOP_Control_Clock
#50001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#50002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#51000
0TOP_Control_Clock
#52001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#53000
0TOP_Control_Clock
#54001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#54002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#55000
0TOP_Control_Clock
#56001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000110100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#57000
0TOP_Control_Clock
#58001
1TOP_Control_Clock
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110100 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000110100 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000110100 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110100 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000110100 TOP_CounterModule_Inputs_Common_Address
#59000
0TOP_Control_Clock
#60001
1TOP_Control_Clock
b00000000000000000000000001001000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001001000 TOP_InstructionsRAM_Outputs_ReadValue
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#61000
0TOP_Control_Clock
#62001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#63000
0TOP_Control_Clock
#64001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#65000
0TOP_Control_Clock
#66001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001001000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#67000
0TOP_Control_Clock
#68001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001001000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001001000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#69000
0TOP_Control_Clock
#70001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#70002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#71000
0TOP_Control_Clock
#72001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#73000
0TOP_Control_Clock
#74001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#74002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#75000
0TOP_Control_Clock
#76001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001001000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#77000
0TOP_Control_Clock
#78001
1TOP_Control_Clock
b00000000000000000000000001001000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001001000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001001000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001001000 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#79000
0TOP_Control_Clock
#80001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#81000
0TOP_Control_Clock
#82001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001001000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#83000
0TOP_Control_Clock
#84001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#85000
0TOP_Control_Clock
#86001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#86002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#87000
0TOP_Control_Clock
#88001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#89000
0TOP_Control_Clock
#90001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001001010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000001001010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001001010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001001010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#90002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#91000
0TOP_Control_Clock
#92001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#93000
0TOP_Control_Clock
#94001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#94002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#95000
0TOP_Control_Clock
#96001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#97000
0TOP_Control_Clock
#98001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#99000
0TOP_Control_Clock
#100001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#101000
0TOP_Control_Clock
#102001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#103000
0TOP_Control_Clock
#104001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#105000
0TOP_Control_Clock
#106001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#106002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#107000
0TOP_Control_Clock
#108001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#109000
0TOP_Control_Clock
#110001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#111000
0TOP_Control_Clock
#112001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#113000
0TOP_Control_Clock
#114001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#115000
0TOP_Control_Clock
#116001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#117000
0TOP_Control_Clock
#118001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#119000
0TOP_Control_Clock
#120001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#121000
0TOP_Control_Clock
#122001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#123000
0TOP_Control_Clock
#124001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#125000
0TOP_Control_Clock
#126001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#126002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#127000
0TOP_Control_Clock
#128001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#129000
0TOP_Control_Clock
#130001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#131000
0TOP_Control_Clock
#132001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#133000
0TOP_Control_Clock
#134001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#135000
0TOP_Control_Clock
#136001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#137000
0TOP_Control_Clock
#138001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#138002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#139000
0TOP_Control_Clock
#140001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#141000
0TOP_Control_Clock
#142001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#142002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#143000
0TOP_Control_Clock
#144001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#145000
0TOP_Control_Clock
#146001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#146002
b00000000000000100000000000000000 TOP_CPU_Inputs_MemReadData
#147000
0TOP_Control_Clock
#148001
1TOP_Control_Clock
b00000000000000000000000001001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001001000 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110111000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001001000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000100100000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111100100000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001001000 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001001000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001001000 TOP_CounterModule_Inputs_Common_WriteValue
#149000
0TOP_Control_Clock
#150001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#151000
0TOP_Control_Clock
#152001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#153000
0TOP_Control_Clock
#154001
1TOP_Control_Clock
b00000000000000000000000001001000 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#155000
0TOP_Control_Clock
#156001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#157000
0TOP_Control_Clock
#158001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#158002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#159000
0TOP_Control_Clock
#160001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#161000
0TOP_Control_Clock
#162001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#162002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#163000
0TOP_Control_Clock
#164001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000110100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#165000
0TOP_Control_Clock
#166001
1TOP_Control_Clock
b00000000000000000000000000110100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110100 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000110100 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#167000
0TOP_Control_Clock
#168001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#169000
0TOP_Control_Clock
#170001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110101 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#171000
0TOP_Control_Clock
#172001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110101 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110101 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#173000
0TOP_Control_Clock
#174001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#174002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#175000
0TOP_Control_Clock
#176001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000110101 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#177000
0TOP_Control_Clock
#178001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000101100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011010000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#179000
0TOP_Control_Clock
#180001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#181000
0TOP_Control_Clock
#182001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#183000
0TOP_Control_Clock
#184001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#185000
0TOP_Control_Clock
#186001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#187000
0TOP_Control_Clock
#188001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#189000
0TOP_Control_Clock
#190001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#191000
0TOP_Control_Clock
#192001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#193000
0TOP_Control_Clock
#194001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#194002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#195000
0TOP_Control_Clock
#196001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000110101 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#197000
0TOP_Control_Clock
#198001
1TOP_Control_Clock
b00000000000000000000000000110101 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110101 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000110101 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000110101 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000101 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110101 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110101 TOP_CounterModule_Inputs_Common_Address
#198002
b00000000000000000000000000000101 TOP_CPU_Inputs_MemReadData
#199000
0TOP_Control_Clock
#200001
1TOP_Control_Clock
b00000000000000000000000001100101 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001100101 TOP_InstructionsRAM_Outputs_ReadValue
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#201000
0TOP_Control_Clock
#202001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110101 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#203000
0TOP_Control_Clock
#204001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#205000
0TOP_Control_Clock
#206001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001100101 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#207000
0TOP_Control_Clock
#208001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001100101 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001100101 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#209000
0TOP_Control_Clock
#210001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#210002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#211000
0TOP_Control_Clock
#212001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#213000
0TOP_Control_Clock
#214001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#214002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#215000
0TOP_Control_Clock
#216001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001100101 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#217000
0TOP_Control_Clock
#218001
1TOP_Control_Clock
b00000000000000000000000001100101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001100101 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001100101 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#219000
0TOP_Control_Clock
#220001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#221000
0TOP_Control_Clock
#222001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001100101 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#223000
0TOP_Control_Clock
#224001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#225000
0TOP_Control_Clock
#226001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#226002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#227000
0TOP_Control_Clock
#228001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#229000
0TOP_Control_Clock
#230001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001100111 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000001100111 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001100111 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001100111 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#230002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#231000
0TOP_Control_Clock
#232001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#233000
0TOP_Control_Clock
#234001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#235000
0TOP_Control_Clock
#236001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#237000
0TOP_Control_Clock
#238001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#239000
0TOP_Control_Clock
#240001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#241000
0TOP_Control_Clock
#242001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
b00110111 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#243000
0TOP_Control_Clock
#244001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110111 TOP_UARTSim_State_txSimCounter
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#245000
0TOP_Control_Clock
#246001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
b00110110 TOP_UARTSim_State_txSimCounter
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#246002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#247000
0TOP_Control_Clock
#248001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
b00110100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#249000
0TOP_Control_Clock
#250001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00110100 TOP_UARTSim_State_txSimCounter
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#251000
0TOP_Control_Clock
#252001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
b00110010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#253000
0TOP_Control_Clock
#254001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
b00110001 TOP_UARTSim_NextState_txSimCounter
#255000
0TOP_Control_Clock
#256001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
b00110000 TOP_UARTSim_NextState_txSimCounter
#257000
0TOP_Control_Clock
#258001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
b00101111 TOP_UARTSim_NextState_txSimCounter
#259000
0TOP_Control_Clock
#260001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
b00101110 TOP_UARTSim_NextState_txSimCounter
#261000
0TOP_Control_Clock
#262001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00101110 TOP_UARTSim_State_txSimCounter
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#263000
0TOP_Control_Clock
#264001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
b00101100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#265000
0TOP_Control_Clock
#266001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00101100 TOP_UARTSim_State_txSimCounter
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#266002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#267000
0TOP_Control_Clock
#268001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
b00101010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#269000
0TOP_Control_Clock
#270001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
b00101001 TOP_UARTSim_NextState_txSimCounter
#271000
0TOP_Control_Clock
#272001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
b00101000 TOP_UARTSim_NextState_txSimCounter
#273000
0TOP_Control_Clock
#274001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
b00100111 TOP_UARTSim_NextState_txSimCounter
#275000
0TOP_Control_Clock
#276001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
b00100110 TOP_UARTSim_NextState_txSimCounter
#277000
0TOP_Control_Clock
#278001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00100110 TOP_UARTSim_State_txSimCounter
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#278002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#279000
0TOP_Control_Clock
#280001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
b00100100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#281000
0TOP_Control_Clock
#282001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00100100 TOP_UARTSim_State_txSimCounter
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#282002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#283000
0TOP_Control_Clock
#284001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
b00100010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#285000
0TOP_Control_Clock
#286001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00100010 TOP_UARTSim_State_txSimCounter
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#286002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#287000
0TOP_Control_Clock
#288001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
b00100000 TOP_UARTSim_NextState_txSimCounter
#289000
0TOP_Control_Clock
#290001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
b00011111 TOP_UARTSim_NextState_txSimCounter
#291000
0TOP_Control_Clock
#292001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011111 TOP_UARTSim_State_txSimCounter
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#293000
0TOP_Control_Clock
#294001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
b00011101 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#295000
0TOP_Control_Clock
#296001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011101 TOP_UARTSim_State_txSimCounter
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#297000
0TOP_Control_Clock
#298001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
b00011100 TOP_UARTSim_State_txSimCounter
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#298002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#299000
0TOP_Control_Clock
#300001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#301000
0TOP_Control_Clock
#302001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00011010 TOP_UARTSim_State_txSimCounter
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#303000
0TOP_Control_Clock
#304001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#305000
0TOP_Control_Clock
#306001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
b00010111 TOP_UARTSim_NextState_txSimCounter
#307000
0TOP_Control_Clock
#308001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
b00010110 TOP_UARTSim_NextState_txSimCounter
#309000
0TOP_Control_Clock
#310001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
b00010101 TOP_UARTSim_NextState_txSimCounter
#311000
0TOP_Control_Clock
#312001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
b00010100 TOP_UARTSim_NextState_txSimCounter
#313000
0TOP_Control_Clock
#314001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00010100 TOP_UARTSim_State_txSimCounter
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#315000
0TOP_Control_Clock
#316001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
b00010010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#317000
0TOP_Control_Clock
#318001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00010010 TOP_UARTSim_State_txSimCounter
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#318002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#319000
0TOP_Control_Clock
#320001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
b00010000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#321000
0TOP_Control_Clock
#322001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
b00001111 TOP_UARTSim_NextState_txSimCounter
#323000
0TOP_Control_Clock
#324001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
b00001110 TOP_UARTSim_NextState_txSimCounter
#325000
0TOP_Control_Clock
#326001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
b00001101 TOP_UARTSim_NextState_txSimCounter
#327000
0TOP_Control_Clock
#328001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
b00001100 TOP_UARTSim_NextState_txSimCounter
#329000
0TOP_Control_Clock
#330001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00001100 TOP_UARTSim_State_txSimCounter
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#330002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#331000
0TOP_Control_Clock
#332001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
b00001010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#333000
0TOP_Control_Clock
#334001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00001010 TOP_UARTSim_State_txSimCounter
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#334002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#335000
0TOP_Control_Clock
#336001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
b00001000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#337000
0TOP_Control_Clock
#338001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00001000 TOP_UARTSim_State_txSimCounter
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#338002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#339000
0TOP_Control_Clock
#340001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
b00000110 TOP_UARTSim_NextState_txSimCounter
#341000
0TOP_Control_Clock
#342001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
b00000101 TOP_UARTSim_NextState_txSimCounter
#343000
0TOP_Control_Clock
#344001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000101 TOP_UARTSim_State_txSimCounter
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#345000
0TOP_Control_Clock
#346001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
b00000011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#347000
0TOP_Control_Clock
#348001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000011 TOP_UARTSim_State_txSimCounter
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#349000
0TOP_Control_Clock
#350001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
b00000010 TOP_UARTSim_State_txSimCounter
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#350002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#351000
0TOP_Control_Clock
#352001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
b00000000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#353000
0TOP_Control_Clock
#354001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000 TOP_UARTSim_State_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#355000
0TOP_Control_Clock
#356001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_State_MemReady
#357000
0TOP_Control_Clock
#358001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#359000
0TOP_Control_Clock
#360001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#361000
0TOP_Control_Clock
#362001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#363000
0TOP_Control_Clock
#364001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#365000
0TOP_Control_Clock
#366001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#367000
0TOP_Control_Clock
#368001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#369000
0TOP_Control_Clock
#370001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#370002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#371000
0TOP_Control_Clock
#372001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#373000
0TOP_Control_Clock
#374001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#375000
0TOP_Control_Clock
#376001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#377000
0TOP_Control_Clock
#378001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#379000
0TOP_Control_Clock
#380001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#381000
0TOP_Control_Clock
#382001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#382002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#383000
0TOP_Control_Clock
#384001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#385000
0TOP_Control_Clock
#386001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#386002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#387000
0TOP_Control_Clock
#388001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#389000
0TOP_Control_Clock
#390001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#390002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#391000
0TOP_Control_Clock
#392001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#393000
0TOP_Control_Clock
#394001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#395000
0TOP_Control_Clock
#396001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#397000
0TOP_Control_Clock
#398001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#399000
0TOP_Control_Clock
#400001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#401000
0TOP_Control_Clock
#402001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001001000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#402002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#403000
0TOP_Control_Clock
#404001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#405000
0TOP_Control_Clock
#406001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#407000
0TOP_Control_Clock
#408001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#409000
0TOP_Control_Clock
#410001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#411000
0TOP_Control_Clock
#412001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#413000
0TOP_Control_Clock
#414001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#415000
0TOP_Control_Clock
#416001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#417000
0TOP_Control_Clock
#418001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#419000
0TOP_Control_Clock
#420001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#421000
0TOP_Control_Clock
#422001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#422002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#423000
0TOP_Control_Clock
#424001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#425000
0TOP_Control_Clock
#426001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#427000
0TOP_Control_Clock
#428001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#429000
0TOP_Control_Clock
#430001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#431000
0TOP_Control_Clock
#432001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#433000
0TOP_Control_Clock
#434001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#434002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#435000
0TOP_Control_Clock
#436001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#437000
0TOP_Control_Clock
#438001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#438002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#439000
0TOP_Control_Clock
#440001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#441000
0TOP_Control_Clock
#442001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001100101 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001001000 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#442002
b00000000000000100000000001001000 TOP_CPU_Inputs_MemReadData
#443000
0TOP_Control_Clock
#444001
1TOP_Control_Clock
b00000000000000000000000001100101 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001100101 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001100101 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100101 TOP_CPU_ALU_Inputs_Op2
b00101 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001100101 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110011011 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001100101 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001100101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000100100000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111100100000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001100101 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001100101 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001100101 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001100101 TOP_CounterModule_Inputs_Common_WriteValue
#445000
0TOP_Control_Clock
#446001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#447000
0TOP_Control_Clock
#448001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#449000
0TOP_Control_Clock
#450001
1TOP_Control_Clock
b00000000000000000000000001100101 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#451000
0TOP_Control_Clock
#452001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#453000
0TOP_Control_Clock
#454001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#454002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#455000
0TOP_Control_Clock
#456001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#457000
0TOP_Control_Clock
#458001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#458002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#459000
0TOP_Control_Clock
#460001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000110101 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#461000
0TOP_Control_Clock
#462001
1TOP_Control_Clock
b00000000000000000000000000110101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110101 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000110101 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#463000
0TOP_Control_Clock
#464001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#465000
0TOP_Control_Clock
#466001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110101 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110110 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#467000
0TOP_Control_Clock
#468001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110110 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110110 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#469000
0TOP_Control_Clock
#470001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#470002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#471000
0TOP_Control_Clock
#472001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000110110 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#473000
0TOP_Control_Clock
#474001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000101101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011010100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#475000
0TOP_Control_Clock
#476001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#477000
0TOP_Control_Clock
#478001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#479000
0TOP_Control_Clock
#480001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#481000
0TOP_Control_Clock
#482001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#483000
0TOP_Control_Clock
#484001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#485000
0TOP_Control_Clock
#486001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#487000
0TOP_Control_Clock
#488001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#489000
0TOP_Control_Clock
#490001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#490002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#491000
0TOP_Control_Clock
#492001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000110110 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#493000
0TOP_Control_Clock
#494001
1TOP_Control_Clock
b00000000000000000000000000110110 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110110 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000110110 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000110110 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110110 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110110 TOP_CounterModule_Inputs_Common_Address
#494002
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
#495000
0TOP_Control_Clock
#496001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Outputs_ReadValue
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#497000
0TOP_Control_Clock
#498001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110110 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#499000
0TOP_Control_Clock
#500001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#501000
0TOP_Control_Clock
#502001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#503000
0TOP_Control_Clock
#504001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101100 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101100 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#505000
0TOP_Control_Clock
#506001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#506002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#507000
0TOP_Control_Clock
#508001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#509000
0TOP_Control_Clock
#510001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#510002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#511000
0TOP_Control_Clock
#512001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#513000
0TOP_Control_Clock
#514001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#515000
0TOP_Control_Clock
#516001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#517000
0TOP_Control_Clock
#518001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#519000
0TOP_Control_Clock
#520001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#521000
0TOP_Control_Clock
#522001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#522002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#523000
0TOP_Control_Clock
#524001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#525000
0TOP_Control_Clock
#526001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001101110 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000001101110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001101110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#526002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#527000
0TOP_Control_Clock
#528001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#529000
0TOP_Control_Clock
#530001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#531000
0TOP_Control_Clock
#532001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#533000
0TOP_Control_Clock
#534001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#535000
0TOP_Control_Clock
#536001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#537000
0TOP_Control_Clock
#538001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
b00110111 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#539000
0TOP_Control_Clock
#540001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110111 TOP_UARTSim_State_txSimCounter
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#541000
0TOP_Control_Clock
#542001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
b00110110 TOP_UARTSim_State_txSimCounter
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#542002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#543000
0TOP_Control_Clock
#544001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
b00110100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#545000
0TOP_Control_Clock
#546001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00110100 TOP_UARTSim_State_txSimCounter
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#547000
0TOP_Control_Clock
#548001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
b00110010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#549000
0TOP_Control_Clock
#550001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
b00110001 TOP_UARTSim_NextState_txSimCounter
#551000
0TOP_Control_Clock
#552001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
b00110000 TOP_UARTSim_NextState_txSimCounter
#553000
0TOP_Control_Clock
#554001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
b00101111 TOP_UARTSim_NextState_txSimCounter
#555000
0TOP_Control_Clock
#556001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
b00101110 TOP_UARTSim_NextState_txSimCounter
#557000
0TOP_Control_Clock
#558001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00101110 TOP_UARTSim_State_txSimCounter
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#559000
0TOP_Control_Clock
#560001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
b00101100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#561000
0TOP_Control_Clock
#562001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00101100 TOP_UARTSim_State_txSimCounter
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#562002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#563000
0TOP_Control_Clock
#564001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
b00101010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#565000
0TOP_Control_Clock
#566001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
b00101001 TOP_UARTSim_NextState_txSimCounter
#567000
0TOP_Control_Clock
#568001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
b00101000 TOP_UARTSim_NextState_txSimCounter
#569000
0TOP_Control_Clock
#570001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
b00100111 TOP_UARTSim_NextState_txSimCounter
#571000
0TOP_Control_Clock
#572001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
b00100110 TOP_UARTSim_NextState_txSimCounter
#573000
0TOP_Control_Clock
#574001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00100110 TOP_UARTSim_State_txSimCounter
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#574002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#575000
0TOP_Control_Clock
#576001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
b00100100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#577000
0TOP_Control_Clock
#578001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00100100 TOP_UARTSim_State_txSimCounter
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#578002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#579000
0TOP_Control_Clock
#580001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
b00100010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#581000
0TOP_Control_Clock
#582001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00100010 TOP_UARTSim_State_txSimCounter
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#582002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#583000
0TOP_Control_Clock
#584001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
b00100000 TOP_UARTSim_NextState_txSimCounter
#585000
0TOP_Control_Clock
#586001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
b00011111 TOP_UARTSim_NextState_txSimCounter
#587000
0TOP_Control_Clock
#588001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011111 TOP_UARTSim_State_txSimCounter
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#589000
0TOP_Control_Clock
#590001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
b00011101 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#591000
0TOP_Control_Clock
#592001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011101 TOP_UARTSim_State_txSimCounter
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#593000
0TOP_Control_Clock
#594001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
b00011100 TOP_UARTSim_State_txSimCounter
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#594002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#595000
0TOP_Control_Clock
#596001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#597000
0TOP_Control_Clock
#598001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00011010 TOP_UARTSim_State_txSimCounter
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#599000
0TOP_Control_Clock
#600001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#601000
0TOP_Control_Clock
#602001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
b00010111 TOP_UARTSim_NextState_txSimCounter
#603000
0TOP_Control_Clock
#604001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
b00010110 TOP_UARTSim_NextState_txSimCounter
#605000
0TOP_Control_Clock
#606001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
b00010101 TOP_UARTSim_NextState_txSimCounter
#607000
0TOP_Control_Clock
#608001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
b00010100 TOP_UARTSim_NextState_txSimCounter
#609000
0TOP_Control_Clock
#610001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00010100 TOP_UARTSim_State_txSimCounter
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#611000
0TOP_Control_Clock
#612001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
b00010010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#613000
0TOP_Control_Clock
#614001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00010010 TOP_UARTSim_State_txSimCounter
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#614002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#615000
0TOP_Control_Clock
#616001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
b00010000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#617000
0TOP_Control_Clock
#618001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
b00001111 TOP_UARTSim_NextState_txSimCounter
#619000
0TOP_Control_Clock
#620001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
b00001110 TOP_UARTSim_NextState_txSimCounter
#621000
0TOP_Control_Clock
#622001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
b00001101 TOP_UARTSim_NextState_txSimCounter
#623000
0TOP_Control_Clock
#624001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
b00001100 TOP_UARTSim_NextState_txSimCounter
#625000
0TOP_Control_Clock
#626001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00001100 TOP_UARTSim_State_txSimCounter
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#626002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#627000
0TOP_Control_Clock
#628001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
b00001010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#629000
0TOP_Control_Clock
#630001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00001010 TOP_UARTSim_State_txSimCounter
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#630002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#631000
0TOP_Control_Clock
#632001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
b00001000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#633000
0TOP_Control_Clock
#634001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00001000 TOP_UARTSim_State_txSimCounter
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#634002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#635000
0TOP_Control_Clock
#636001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
b00000110 TOP_UARTSim_NextState_txSimCounter
#637000
0TOP_Control_Clock
#638001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
b00000101 TOP_UARTSim_NextState_txSimCounter
#639000
0TOP_Control_Clock
#640001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000101 TOP_UARTSim_State_txSimCounter
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#641000
0TOP_Control_Clock
#642001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
b00000011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#643000
0TOP_Control_Clock
#644001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000011 TOP_UARTSim_State_txSimCounter
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#645000
0TOP_Control_Clock
#646001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
b00000010 TOP_UARTSim_State_txSimCounter
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#646002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#647000
0TOP_Control_Clock
#648001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
b00000000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#649000
0TOP_Control_Clock
#650001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000 TOP_UARTSim_State_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#651000
0TOP_Control_Clock
#652001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_State_MemReady
#653000
0TOP_Control_Clock
#654001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#655000
0TOP_Control_Clock
#656001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#657000
0TOP_Control_Clock
#658001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#659000
0TOP_Control_Clock
#660001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#661000
0TOP_Control_Clock
#662001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#663000
0TOP_Control_Clock
#664001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#665000
0TOP_Control_Clock
#666001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#666002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#667000
0TOP_Control_Clock
#668001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#669000
0TOP_Control_Clock
#670001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#671000
0TOP_Control_Clock
#672001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#673000
0TOP_Control_Clock
#674001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#675000
0TOP_Control_Clock
#676001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#677000
0TOP_Control_Clock
#678001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#678002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#679000
0TOP_Control_Clock
#680001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#681000
0TOP_Control_Clock
#682001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#682002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#683000
0TOP_Control_Clock
#684001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#685000
0TOP_Control_Clock
#686001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#686002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#687000
0TOP_Control_Clock
#688001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#689000
0TOP_Control_Clock
#690001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#691000
0TOP_Control_Clock
#692001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#693000
0TOP_Control_Clock
#694001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#695000
0TOP_Control_Clock
#696001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#697000
0TOP_Control_Clock
#698001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100101 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#698002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#699000
0TOP_Control_Clock
#700001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#701000
0TOP_Control_Clock
#702001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#703000
0TOP_Control_Clock
#704001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#705000
0TOP_Control_Clock
#706001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#707000
0TOP_Control_Clock
#708001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#709000
0TOP_Control_Clock
#710001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#711000
0TOP_Control_Clock
#712001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#713000
0TOP_Control_Clock
#714001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#715000
0TOP_Control_Clock
#716001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#717000
0TOP_Control_Clock
#718001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#718002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#719000
0TOP_Control_Clock
#720001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#721000
0TOP_Control_Clock
#722001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#723000
0TOP_Control_Clock
#724001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#725000
0TOP_Control_Clock
#726001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#727000
0TOP_Control_Clock
#728001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#729000
0TOP_Control_Clock
#730001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#730002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#731000
0TOP_Control_Clock
#732001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#733000
0TOP_Control_Clock
#734001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#734002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#735000
0TOP_Control_Clock
#736001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#737000
0TOP_Control_Clock
#738001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100101 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#738002
b00000000000000100000000001100101 TOP_CPU_Inputs_MemReadData
#739000
0TOP_Control_Clock
#740001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op2
b01100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000010010000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111110010000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101100 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001101100 TOP_CounterModule_Inputs_Common_WriteValue
#741000
0TOP_Control_Clock
#742001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#743000
0TOP_Control_Clock
#744001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#745000
0TOP_Control_Clock
#746001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#747000
0TOP_Control_Clock
#748001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#749000
0TOP_Control_Clock
#750001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#750002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#751000
0TOP_Control_Clock
#752001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#753000
0TOP_Control_Clock
#754001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#754002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#755000
0TOP_Control_Clock
#756001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000110110 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#757000
0TOP_Control_Clock
#758001
1TOP_Control_Clock
b00000000000000000000000000110110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110110 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000110110 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#759000
0TOP_Control_Clock
#760001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#761000
0TOP_Control_Clock
#762001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110110 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110111 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#763000
0TOP_Control_Clock
#764001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110111 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110111 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#765000
0TOP_Control_Clock
#766001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#766002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#767000
0TOP_Control_Clock
#768001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000110111 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#769000
0TOP_Control_Clock
#770001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000101110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011011000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#771000
0TOP_Control_Clock
#772001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#773000
0TOP_Control_Clock
#774001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#775000
0TOP_Control_Clock
#776001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#777000
0TOP_Control_Clock
#778001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#779000
0TOP_Control_Clock
#780001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#781000
0TOP_Control_Clock
#782001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#783000
0TOP_Control_Clock
#784001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#785000
0TOP_Control_Clock
#786001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#786002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#787000
0TOP_Control_Clock
#788001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000110111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#789000
0TOP_Control_Clock
#790001
1TOP_Control_Clock
b00000000000000000000000000110111 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110111 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000110111 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000110111 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110111 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110111 TOP_CounterModule_Inputs_Common_Address
#790002
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
#791000
0TOP_Control_Clock
#792001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Outputs_ReadValue
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#793000
0TOP_Control_Clock
#794001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#795000
0TOP_Control_Clock
#796001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#797000
0TOP_Control_Clock
#798001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#799000
0TOP_Control_Clock
#800001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101100 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101100 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#801000
0TOP_Control_Clock
#802001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#802002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#803000
0TOP_Control_Clock
#804001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#805000
0TOP_Control_Clock
#806001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#806002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#807000
0TOP_Control_Clock
#808001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#809000
0TOP_Control_Clock
#810001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#811000
0TOP_Control_Clock
#812001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#813000
0TOP_Control_Clock
#814001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#815000
0TOP_Control_Clock
#816001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#817000
0TOP_Control_Clock
#818001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#818002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#819000
0TOP_Control_Clock
#820001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#821000
0TOP_Control_Clock
#822001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001101110 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000001101110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001101110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#822002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#823000
0TOP_Control_Clock
#824001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#825000
0TOP_Control_Clock
#826001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#827000
0TOP_Control_Clock
#828001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#829000
0TOP_Control_Clock
#830001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#831000
0TOP_Control_Clock
#832001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#833000
0TOP_Control_Clock
#834001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
b00110111 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#835000
0TOP_Control_Clock
#836001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110111 TOP_UARTSim_State_txSimCounter
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#837000
0TOP_Control_Clock
#838001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00110110 TOP_UARTSim_State_txSimCounter
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#838002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#839000
0TOP_Control_Clock
#840001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
b00110100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#841000
0TOP_Control_Clock
#842001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00110100 TOP_UARTSim_State_txSimCounter
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#843000
0TOP_Control_Clock
#844001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
b00110010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#845000
0TOP_Control_Clock
#846001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
b00110001 TOP_UARTSim_NextState_txSimCounter
#847000
0TOP_Control_Clock
#848001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
b00110000 TOP_UARTSim_NextState_txSimCounter
#849000
0TOP_Control_Clock
#850001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
b00101111 TOP_UARTSim_NextState_txSimCounter
#851000
0TOP_Control_Clock
#852001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
b00101110 TOP_UARTSim_NextState_txSimCounter
#853000
0TOP_Control_Clock
#854001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00101110 TOP_UARTSim_State_txSimCounter
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#855000
0TOP_Control_Clock
#856001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
b00101100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#857000
0TOP_Control_Clock
#858001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00101100 TOP_UARTSim_State_txSimCounter
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#858002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#859000
0TOP_Control_Clock
#860001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
b00101010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#861000
0TOP_Control_Clock
#862001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
b00101001 TOP_UARTSim_NextState_txSimCounter
#863000
0TOP_Control_Clock
#864001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
b00101000 TOP_UARTSim_NextState_txSimCounter
#865000
0TOP_Control_Clock
#866001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
b00100111 TOP_UARTSim_NextState_txSimCounter
#867000
0TOP_Control_Clock
#868001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
b00100110 TOP_UARTSim_NextState_txSimCounter
#869000
0TOP_Control_Clock
#870001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00100110 TOP_UARTSim_State_txSimCounter
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#870002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#871000
0TOP_Control_Clock
#872001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
b00100100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#873000
0TOP_Control_Clock
#874001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00100100 TOP_UARTSim_State_txSimCounter
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#874002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#875000
0TOP_Control_Clock
#876001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
b00100010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#877000
0TOP_Control_Clock
#878001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00100010 TOP_UARTSim_State_txSimCounter
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#878002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#879000
0TOP_Control_Clock
#880001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
b00100000 TOP_UARTSim_NextState_txSimCounter
#881000
0TOP_Control_Clock
#882001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
b00011111 TOP_UARTSim_NextState_txSimCounter
#883000
0TOP_Control_Clock
#884001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011111 TOP_UARTSim_State_txSimCounter
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#885000
0TOP_Control_Clock
#886001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
b00011101 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#887000
0TOP_Control_Clock
#888001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011101 TOP_UARTSim_State_txSimCounter
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#889000
0TOP_Control_Clock
#890001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00011100 TOP_UARTSim_State_txSimCounter
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#890002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#891000
0TOP_Control_Clock
#892001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#893000
0TOP_Control_Clock
#894001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00011010 TOP_UARTSim_State_txSimCounter
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#895000
0TOP_Control_Clock
#896001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#897000
0TOP_Control_Clock
#898001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
b00010111 TOP_UARTSim_NextState_txSimCounter
#899000
0TOP_Control_Clock
#900001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
b00010110 TOP_UARTSim_NextState_txSimCounter
#901000
0TOP_Control_Clock
#902001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
b00010101 TOP_UARTSim_NextState_txSimCounter
#903000
0TOP_Control_Clock
#904001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
b00010100 TOP_UARTSim_NextState_txSimCounter
#905000
0TOP_Control_Clock
#906001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00010100 TOP_UARTSim_State_txSimCounter
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#907000
0TOP_Control_Clock
#908001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
b00010010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#909000
0TOP_Control_Clock
#910001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00010010 TOP_UARTSim_State_txSimCounter
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#910002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#911000
0TOP_Control_Clock
#912001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
b00010000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#913000
0TOP_Control_Clock
#914001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
b00001111 TOP_UARTSim_NextState_txSimCounter
#915000
0TOP_Control_Clock
#916001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
b00001110 TOP_UARTSim_NextState_txSimCounter
#917000
0TOP_Control_Clock
#918001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
b00001101 TOP_UARTSim_NextState_txSimCounter
#919000
0TOP_Control_Clock
#920001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
b00001100 TOP_UARTSim_NextState_txSimCounter
#921000
0TOP_Control_Clock
#922001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00001100 TOP_UARTSim_State_txSimCounter
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#922002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#923000
0TOP_Control_Clock
#924001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
b00001010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#925000
0TOP_Control_Clock
#926001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00001010 TOP_UARTSim_State_txSimCounter
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#926002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#927000
0TOP_Control_Clock
#928001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
b00001000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#929000
0TOP_Control_Clock
#930001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00001000 TOP_UARTSim_State_txSimCounter
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#930002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#931000
0TOP_Control_Clock
#932001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
b00000110 TOP_UARTSim_NextState_txSimCounter
#933000
0TOP_Control_Clock
#934001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
b00000101 TOP_UARTSim_NextState_txSimCounter
#935000
0TOP_Control_Clock
#936001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000101 TOP_UARTSim_State_txSimCounter
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#937000
0TOP_Control_Clock
#938001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
b00000011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#939000
0TOP_Control_Clock
#940001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000011 TOP_UARTSim_State_txSimCounter
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#941000
0TOP_Control_Clock
#942001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00000010 TOP_UARTSim_State_txSimCounter
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#942002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#943000
0TOP_Control_Clock
#944001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
b00000000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#945000
0TOP_Control_Clock
#946001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000 TOP_UARTSim_State_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#947000
0TOP_Control_Clock
#948001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_State_MemReady
#949000
0TOP_Control_Clock
#950001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#951000
0TOP_Control_Clock
#952001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#953000
0TOP_Control_Clock
#954001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#955000
0TOP_Control_Clock
#956001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#957000
0TOP_Control_Clock
#958001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#959000
0TOP_Control_Clock
#960001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#961000
0TOP_Control_Clock
#962001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#962002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#963000
0TOP_Control_Clock
#964001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#965000
0TOP_Control_Clock
#966001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#967000
0TOP_Control_Clock
#968001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#969000
0TOP_Control_Clock
#970001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#971000
0TOP_Control_Clock
#972001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#973000
0TOP_Control_Clock
#974001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#974002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#975000
0TOP_Control_Clock
#976001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#977000
0TOP_Control_Clock
#978001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#978002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#979000
0TOP_Control_Clock
#980001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#981000
0TOP_Control_Clock
#982001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#982002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#983000
0TOP_Control_Clock
#984001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#985000
0TOP_Control_Clock
#986001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#987000
0TOP_Control_Clock
#988001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#989000
0TOP_Control_Clock
#990001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#991000
0TOP_Control_Clock
#992001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#993000
0TOP_Control_Clock
#994001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#994002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#995000
0TOP_Control_Clock
#996001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#997000
0TOP_Control_Clock
#998001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#999000
0TOP_Control_Clock
#1000001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1001000
0TOP_Control_Clock
#1002001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1003000
0TOP_Control_Clock
#1004001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1005000
0TOP_Control_Clock
#1006001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1007000
0TOP_Control_Clock
#1008001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1009000
0TOP_Control_Clock
#1010001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1011000
0TOP_Control_Clock
#1012001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1013000
0TOP_Control_Clock
#1014001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1014002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1015000
0TOP_Control_Clock
#1016001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1017000
0TOP_Control_Clock
#1018001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1019000
0TOP_Control_Clock
#1020001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1021000
0TOP_Control_Clock
#1022001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1023000
0TOP_Control_Clock
#1024001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1025000
0TOP_Control_Clock
#1026001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1026002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1027000
0TOP_Control_Clock
#1028001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1029000
0TOP_Control_Clock
#1030001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1030002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1031000
0TOP_Control_Clock
#1032001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1033000
0TOP_Control_Clock
#1034001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#1034002
b00000000000000100000000001101100 TOP_CPU_Inputs_MemReadData
#1035000
0TOP_Control_Clock
#1036001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op2
b01100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000010010000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111110010000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101100 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001101100 TOP_CounterModule_Inputs_Common_WriteValue
#1037000
0TOP_Control_Clock
#1038001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1039000
0TOP_Control_Clock
#1040001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1041000
0TOP_Control_Clock
#1042001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#1043000
0TOP_Control_Clock
#1044001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#1045000
0TOP_Control_Clock
#1046001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1046002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1047000
0TOP_Control_Clock
#1048001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1049000
0TOP_Control_Clock
#1050001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1050002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1051000
0TOP_Control_Clock
#1052001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000110111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1053000
0TOP_Control_Clock
#1054001
1TOP_Control_Clock
b00000000000000000000000000110111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110111 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000110111 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#1055000
0TOP_Control_Clock
#1056001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#1057000
0TOP_Control_Clock
#1058001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#1059000
0TOP_Control_Clock
#1060001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#1061000
0TOP_Control_Clock
#1062001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1062002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1063000
0TOP_Control_Clock
#1064001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111000 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1065000
0TOP_Control_Clock
#1066001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000101111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011011100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1067000
0TOP_Control_Clock
#1068001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1069000
0TOP_Control_Clock
#1070001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#1071000
0TOP_Control_Clock
#1072001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1073000
0TOP_Control_Clock
#1074001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#1075000
0TOP_Control_Clock
#1076001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#1077000
0TOP_Control_Clock
#1078001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1079000
0TOP_Control_Clock
#1080001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1081000
0TOP_Control_Clock
#1082001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1082002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#1083000
0TOP_Control_Clock
#1084001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1085000
0TOP_Control_Clock
#1086001
1TOP_Control_Clock
b00000000000000000000000000111000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000111000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111000 TOP_UARTSim_Inputs_Common_Address
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111000 TOP_CounterModule_Inputs_Common_Address
#1087000
0TOP_Control_Clock
#1088001
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101111 TOP_InstructionsRAM_Outputs_ReadValue
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#1089000
0TOP_Control_Clock
#1090001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#1091000
0TOP_Control_Clock
#1092001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1093000
0TOP_Control_Clock
#1094001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1095000
0TOP_Control_Clock
#1096001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101111 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101111 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1097000
0TOP_Control_Clock
#1098001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1098002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#1099000
0TOP_Control_Clock
#1100001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1101000
0TOP_Control_Clock
#1102001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1102002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1103000
0TOP_Control_Clock
#1104001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1105000
0TOP_Control_Clock
#1106001
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#1107000
0TOP_Control_Clock
#1108001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#1109000
0TOP_Control_Clock
#1110001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#1111000
0TOP_Control_Clock
#1112001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#1113000
0TOP_Control_Clock
#1114001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1114002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1115000
0TOP_Control_Clock
#1116001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1117000
0TOP_Control_Clock
#1118001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001110001 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000001110001 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001110001 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001110001 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1118002
b00000000000000000000000001000110 TOP_CPU_Inputs_MemReadData
#1119000
0TOP_Control_Clock
#1120001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1121000
0TOP_Control_Clock
#1122001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1123000
0TOP_Control_Clock
#1124001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#1125000
0TOP_Control_Clock
#1126001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#1127000
0TOP_Control_Clock
#1128001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1129000
0TOP_Control_Clock
#1130001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
b00110111 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1131000
0TOP_Control_Clock
#1132001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110111 TOP_UARTSim_State_txSimCounter
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1133000
0TOP_Control_Clock
#1134001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00110110 TOP_UARTSim_State_txSimCounter
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1134002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1135000
0TOP_Control_Clock
#1136001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
b00110100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1137000
0TOP_Control_Clock
#1138001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00110100 TOP_UARTSim_State_txSimCounter
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1139000
0TOP_Control_Clock
#1140001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
b00110010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1141000
0TOP_Control_Clock
#1142001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
b00110001 TOP_UARTSim_NextState_txSimCounter
#1143000
0TOP_Control_Clock
#1144001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
b00110000 TOP_UARTSim_NextState_txSimCounter
#1145000
0TOP_Control_Clock
#1146001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
b00101111 TOP_UARTSim_NextState_txSimCounter
#1147000
0TOP_Control_Clock
#1148001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
b00101110 TOP_UARTSim_NextState_txSimCounter
#1149000
0TOP_Control_Clock
#1150001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00101110 TOP_UARTSim_State_txSimCounter
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1151000
0TOP_Control_Clock
#1152001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
b00101100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1153000
0TOP_Control_Clock
#1154001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00101100 TOP_UARTSim_State_txSimCounter
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1154002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1155000
0TOP_Control_Clock
#1156001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
b00101010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1157000
0TOP_Control_Clock
#1158001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
b00101001 TOP_UARTSim_NextState_txSimCounter
#1159000
0TOP_Control_Clock
#1160001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
b00101000 TOP_UARTSim_NextState_txSimCounter
#1161000
0TOP_Control_Clock
#1162001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
b00100111 TOP_UARTSim_NextState_txSimCounter
#1163000
0TOP_Control_Clock
#1164001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
b00100110 TOP_UARTSim_NextState_txSimCounter
#1165000
0TOP_Control_Clock
#1166001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00100110 TOP_UARTSim_State_txSimCounter
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1166002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1167000
0TOP_Control_Clock
#1168001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
b00100100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1169000
0TOP_Control_Clock
#1170001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00100100 TOP_UARTSim_State_txSimCounter
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1170002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1171000
0TOP_Control_Clock
#1172001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
b00100010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1173000
0TOP_Control_Clock
#1174001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00100010 TOP_UARTSim_State_txSimCounter
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1174002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1175000
0TOP_Control_Clock
#1176001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
b00100000 TOP_UARTSim_NextState_txSimCounter
#1177000
0TOP_Control_Clock
#1178001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
b00011111 TOP_UARTSim_NextState_txSimCounter
#1179000
0TOP_Control_Clock
#1180001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011111 TOP_UARTSim_State_txSimCounter
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1181000
0TOP_Control_Clock
#1182001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
b00011101 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1183000
0TOP_Control_Clock
#1184001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011101 TOP_UARTSim_State_txSimCounter
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1185000
0TOP_Control_Clock
#1186001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00011100 TOP_UARTSim_State_txSimCounter
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1186002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1187000
0TOP_Control_Clock
#1188001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1189000
0TOP_Control_Clock
#1190001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00011010 TOP_UARTSim_State_txSimCounter
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1191000
0TOP_Control_Clock
#1192001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1193000
0TOP_Control_Clock
#1194001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
b00010111 TOP_UARTSim_NextState_txSimCounter
#1195000
0TOP_Control_Clock
#1196001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
b00010110 TOP_UARTSim_NextState_txSimCounter
#1197000
0TOP_Control_Clock
#1198001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
b00010101 TOP_UARTSim_NextState_txSimCounter
#1199000
0TOP_Control_Clock
#1200001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
b00010100 TOP_UARTSim_NextState_txSimCounter
#1201000
0TOP_Control_Clock
#1202001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00010100 TOP_UARTSim_State_txSimCounter
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1203000
0TOP_Control_Clock
#1204001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
b00010010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1205000
0TOP_Control_Clock
#1206001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00010010 TOP_UARTSim_State_txSimCounter
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1206002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1207000
0TOP_Control_Clock
#1208001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
b00010000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1209000
0TOP_Control_Clock
#1210001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
b00001111 TOP_UARTSim_NextState_txSimCounter
#1211000
0TOP_Control_Clock
#1212001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
b00001110 TOP_UARTSim_NextState_txSimCounter
#1213000
0TOP_Control_Clock
#1214001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
b00001101 TOP_UARTSim_NextState_txSimCounter
#1215000
0TOP_Control_Clock
#1216001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
b00001100 TOP_UARTSim_NextState_txSimCounter
#1217000
0TOP_Control_Clock
#1218001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00001100 TOP_UARTSim_State_txSimCounter
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1218002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1219000
0TOP_Control_Clock
#1220001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
b00001010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1221000
0TOP_Control_Clock
#1222001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00001010 TOP_UARTSim_State_txSimCounter
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1222002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1223000
0TOP_Control_Clock
#1224001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
b00001000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1225000
0TOP_Control_Clock
#1226001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00001000 TOP_UARTSim_State_txSimCounter
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1226002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1227000
0TOP_Control_Clock
#1228001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
b00000110 TOP_UARTSim_NextState_txSimCounter
#1229000
0TOP_Control_Clock
#1230001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
b00000101 TOP_UARTSim_NextState_txSimCounter
#1231000
0TOP_Control_Clock
#1232001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000101 TOP_UARTSim_State_txSimCounter
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1233000
0TOP_Control_Clock
#1234001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
b00000011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1235000
0TOP_Control_Clock
#1236001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000011 TOP_UARTSim_State_txSimCounter
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1237000
0TOP_Control_Clock
#1238001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00000010 TOP_UARTSim_State_txSimCounter
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1238002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1239000
0TOP_Control_Clock
#1240001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
b00000000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1241000
0TOP_Control_Clock
#1242001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000 TOP_UARTSim_State_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1243000
0TOP_Control_Clock
#1244001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_State_MemReady
#1245000
0TOP_Control_Clock
#1246001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1247000
0TOP_Control_Clock
#1248001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1249000
0TOP_Control_Clock
#1250001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1251000
0TOP_Control_Clock
#1252001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1253000
0TOP_Control_Clock
#1254001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1255000
0TOP_Control_Clock
#1256001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1257000
0TOP_Control_Clock
#1258001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1258002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1259000
0TOP_Control_Clock
#1260001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1261000
0TOP_Control_Clock
#1262001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1263000
0TOP_Control_Clock
#1264001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1265000
0TOP_Control_Clock
#1266001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1267000
0TOP_Control_Clock
#1268001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1269000
0TOP_Control_Clock
#1270001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1270002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1271000
0TOP_Control_Clock
#1272001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1273000
0TOP_Control_Clock
#1274001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1274002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1275000
0TOP_Control_Clock
#1276001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1277000
0TOP_Control_Clock
#1278001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1278002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#1279000
0TOP_Control_Clock
#1280001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1281000
0TOP_Control_Clock
#1282001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1283000
0TOP_Control_Clock
#1284001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1285000
0TOP_Control_Clock
#1286001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#1287000
0TOP_Control_Clock
#1288001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1289000
0TOP_Control_Clock
#1290001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1290002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1291000
0TOP_Control_Clock
#1292001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1293000
0TOP_Control_Clock
#1294001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1295000
0TOP_Control_Clock
#1296001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1297000
0TOP_Control_Clock
#1298001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1299000
0TOP_Control_Clock
#1300001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1301000
0TOP_Control_Clock
#1302001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1303000
0TOP_Control_Clock
#1304001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1305000
0TOP_Control_Clock
#1306001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1307000
0TOP_Control_Clock
#1308001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1309000
0TOP_Control_Clock
#1310001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1310002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1311000
0TOP_Control_Clock
#1312001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1313000
0TOP_Control_Clock
#1314001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1315000
0TOP_Control_Clock
#1316001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1317000
0TOP_Control_Clock
#1318001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1319000
0TOP_Control_Clock
#1320001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1321000
0TOP_Control_Clock
#1322001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1322002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1323000
0TOP_Control_Clock
#1324001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1325000
0TOP_Control_Clock
#1326001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1326002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1327000
0TOP_Control_Clock
#1328001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1329000
0TOP_Control_Clock
#1330001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#1330002
b00000000000000100000000001101100 TOP_CPU_Inputs_MemReadData
#1331000
0TOP_Control_Clock
#1332001
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op2
b01111 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010001 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000010010000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111110010000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101111 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101111 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001101111 TOP_CounterModule_Inputs_Common_WriteValue
#1333000
0TOP_Control_Clock
#1334001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1335000
0TOP_Control_Clock
#1336001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1337000
0TOP_Control_Clock
#1338001
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#1339000
0TOP_Control_Clock
#1340001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#1341000
0TOP_Control_Clock
#1342001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1342002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1343000
0TOP_Control_Clock
#1344001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1345000
0TOP_Control_Clock
#1346001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1346002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1347000
0TOP_Control_Clock
#1348001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1349000
0TOP_Control_Clock
#1350001
1TOP_Control_Clock
b00000000000000000000000000111000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#1351000
0TOP_Control_Clock
#1352001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#1353000
0TOP_Control_Clock
#1354001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111001 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#1355000
0TOP_Control_Clock
#1356001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111001 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111001 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#1357000
0TOP_Control_Clock
#1358001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1358002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1359000
0TOP_Control_Clock
#1360001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111001 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1361000
0TOP_Control_Clock
#1362001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011100000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1363000
0TOP_Control_Clock
#1364001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1365000
0TOP_Control_Clock
#1366001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#1367000
0TOP_Control_Clock
#1368001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1369000
0TOP_Control_Clock
#1370001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#1371000
0TOP_Control_Clock
#1372001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#1373000
0TOP_Control_Clock
#1374001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1375000
0TOP_Control_Clock
#1376001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1377000
0TOP_Control_Clock
#1378001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1378002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#1379000
0TOP_Control_Clock
#1380001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111001 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1381000
0TOP_Control_Clock
#1382001
1TOP_Control_Clock
b00000000000000000000000000111001 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111001 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111001 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000111001 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000101 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111001 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111001 TOP_CounterModule_Inputs_Common_Address
#1382002
b00000000000000000000000000000101 TOP_CPU_Inputs_MemReadData
#1383000
0TOP_Control_Clock
#1384001
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000100000 TOP_InstructionsRAM_Outputs_ReadValue
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#1385000
0TOP_Control_Clock
#1386001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#1387000
0TOP_Control_Clock
#1388001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1389000
0TOP_Control_Clock
#1390001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000100000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1391000
0TOP_Control_Clock
#1392001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000100000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1393000
0TOP_Control_Clock
#1394001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1394002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#1395000
0TOP_Control_Clock
#1396001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1397000
0TOP_Control_Clock
#1398001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1398002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1399000
0TOP_Control_Clock
#1400001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000100000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1401000
0TOP_Control_Clock
#1402001
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000100000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000100000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000100000 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#1403000
0TOP_Control_Clock
#1404001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#1405000
0TOP_Control_Clock
#1406001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000100000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#1407000
0TOP_Control_Clock
#1408001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#1409000
0TOP_Control_Clock
#1410001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1410002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1411000
0TOP_Control_Clock
#1412001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1413000
0TOP_Control_Clock
#1414001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000100010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000100010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000100010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1414002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1415000
0TOP_Control_Clock
#1416001
1TOP_Control_Clock
b00000000000000000000000000000110 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1417000
0TOP_Control_Clock
#1418001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1418002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1419000
0TOP_Control_Clock
#1420001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#1421000
0TOP_Control_Clock
#1422001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#1423000
0TOP_Control_Clock
#1424001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1425000
0TOP_Control_Clock
#1426001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
b00110111 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1427000
0TOP_Control_Clock
#1428001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110111 TOP_UARTSim_State_txSimCounter
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1429000
0TOP_Control_Clock
#1430001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
b00110110 TOP_UARTSim_State_txSimCounter
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1430002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1431000
0TOP_Control_Clock
#1432001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
b00110100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1433000
0TOP_Control_Clock
#1434001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00110100 TOP_UARTSim_State_txSimCounter
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1435000
0TOP_Control_Clock
#1436001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
b00110010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1437000
0TOP_Control_Clock
#1438001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
b00110001 TOP_UARTSim_NextState_txSimCounter
#1439000
0TOP_Control_Clock
#1440001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
b00110000 TOP_UARTSim_NextState_txSimCounter
#1441000
0TOP_Control_Clock
#1442001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
b00101111 TOP_UARTSim_NextState_txSimCounter
#1443000
0TOP_Control_Clock
#1444001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
b00101110 TOP_UARTSim_NextState_txSimCounter
#1445000
0TOP_Control_Clock
#1446001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00101110 TOP_UARTSim_State_txSimCounter
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1447000
0TOP_Control_Clock
#1448001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
b00101100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1449000
0TOP_Control_Clock
#1450001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00101100 TOP_UARTSim_State_txSimCounter
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1450002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1451000
0TOP_Control_Clock
#1452001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
b00101010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1453000
0TOP_Control_Clock
#1454001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
b00101001 TOP_UARTSim_NextState_txSimCounter
#1455000
0TOP_Control_Clock
#1456001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
b00101000 TOP_UARTSim_NextState_txSimCounter
#1457000
0TOP_Control_Clock
#1458001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
b00100111 TOP_UARTSim_NextState_txSimCounter
#1459000
0TOP_Control_Clock
#1460001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
b00100110 TOP_UARTSim_NextState_txSimCounter
#1461000
0TOP_Control_Clock
#1462001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00100110 TOP_UARTSim_State_txSimCounter
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1462002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1463000
0TOP_Control_Clock
#1464001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
b00100100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1465000
0TOP_Control_Clock
#1466001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00100100 TOP_UARTSim_State_txSimCounter
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1466002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1467000
0TOP_Control_Clock
#1468001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
b00100010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1469000
0TOP_Control_Clock
#1470001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00100010 TOP_UARTSim_State_txSimCounter
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1470002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1471000
0TOP_Control_Clock
#1472001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
b00100000 TOP_UARTSim_NextState_txSimCounter
#1473000
0TOP_Control_Clock
#1474001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
b00011111 TOP_UARTSim_NextState_txSimCounter
#1475000
0TOP_Control_Clock
#1476001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011111 TOP_UARTSim_State_txSimCounter
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1477000
0TOP_Control_Clock
#1478001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
b00011101 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1479000
0TOP_Control_Clock
#1480001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011101 TOP_UARTSim_State_txSimCounter
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1481000
0TOP_Control_Clock
#1482001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
b00011100 TOP_UARTSim_State_txSimCounter
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1482002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1483000
0TOP_Control_Clock
#1484001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1485000
0TOP_Control_Clock
#1486001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00011010 TOP_UARTSim_State_txSimCounter
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1487000
0TOP_Control_Clock
#1488001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1489000
0TOP_Control_Clock
#1490001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
b00010111 TOP_UARTSim_NextState_txSimCounter
#1491000
0TOP_Control_Clock
#1492001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
b00010110 TOP_UARTSim_NextState_txSimCounter
#1493000
0TOP_Control_Clock
#1494001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
b00010101 TOP_UARTSim_NextState_txSimCounter
#1495000
0TOP_Control_Clock
#1496001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
b00010100 TOP_UARTSim_NextState_txSimCounter
#1497000
0TOP_Control_Clock
#1498001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00010100 TOP_UARTSim_State_txSimCounter
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1499000
0TOP_Control_Clock
#1500001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
b00010010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1501000
0TOP_Control_Clock
#1502001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00010010 TOP_UARTSim_State_txSimCounter
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1502002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1503000
0TOP_Control_Clock
#1504001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
b00010000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1505000
0TOP_Control_Clock
#1506001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
b00001111 TOP_UARTSim_NextState_txSimCounter
#1507000
0TOP_Control_Clock
#1508001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
b00001110 TOP_UARTSim_NextState_txSimCounter
#1509000
0TOP_Control_Clock
#1510001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
b00001101 TOP_UARTSim_NextState_txSimCounter
#1511000
0TOP_Control_Clock
#1512001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
b00001100 TOP_UARTSim_NextState_txSimCounter
#1513000
0TOP_Control_Clock
#1514001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00001100 TOP_UARTSim_State_txSimCounter
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1514002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1515000
0TOP_Control_Clock
#1516001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
b00001010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1517000
0TOP_Control_Clock
#1518001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00001010 TOP_UARTSim_State_txSimCounter
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1518002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1519000
0TOP_Control_Clock
#1520001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
b00001000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1521000
0TOP_Control_Clock
#1522001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00001000 TOP_UARTSim_State_txSimCounter
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1522002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1523000
0TOP_Control_Clock
#1524001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
b00000110 TOP_UARTSim_NextState_txSimCounter
#1525000
0TOP_Control_Clock
#1526001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
b00000101 TOP_UARTSim_NextState_txSimCounter
#1527000
0TOP_Control_Clock
#1528001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000101 TOP_UARTSim_State_txSimCounter
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1529000
0TOP_Control_Clock
#1530001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
b00000011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1531000
0TOP_Control_Clock
#1532001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000011 TOP_UARTSim_State_txSimCounter
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1533000
0TOP_Control_Clock
#1534001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
b00000010 TOP_UARTSim_State_txSimCounter
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1534002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1535000
0TOP_Control_Clock
#1536001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
b00000000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1537000
0TOP_Control_Clock
#1538001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000 TOP_UARTSim_State_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1539000
0TOP_Control_Clock
#1540001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_State_MemReady
#1541000
0TOP_Control_Clock
#1542001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1543000
0TOP_Control_Clock
#1544001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1545000
0TOP_Control_Clock
#1546001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1547000
0TOP_Control_Clock
#1548001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1549000
0TOP_Control_Clock
#1550001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1551000
0TOP_Control_Clock
#1552001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1553000
0TOP_Control_Clock
#1554001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1554002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1555000
0TOP_Control_Clock
#1556001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1557000
0TOP_Control_Clock
#1558001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1559000
0TOP_Control_Clock
#1560001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1561000
0TOP_Control_Clock
#1562001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1563000
0TOP_Control_Clock
#1564001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1565000
0TOP_Control_Clock
#1566001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1566002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1567000
0TOP_Control_Clock
#1568001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1569000
0TOP_Control_Clock
#1570001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1570002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1571000
0TOP_Control_Clock
#1572001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1573000
0TOP_Control_Clock
#1574001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1574002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#1575000
0TOP_Control_Clock
#1576001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1577000
0TOP_Control_Clock
#1578001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1579000
0TOP_Control_Clock
#1580001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1581000
0TOP_Control_Clock
#1582001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#1583000
0TOP_Control_Clock
#1584001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1585000
0TOP_Control_Clock
#1586001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1586002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1587000
0TOP_Control_Clock
#1588001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1589000
0TOP_Control_Clock
#1590001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1591000
0TOP_Control_Clock
#1592001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1593000
0TOP_Control_Clock
#1594001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1595000
0TOP_Control_Clock
#1596001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1597000
0TOP_Control_Clock
#1598001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1599000
0TOP_Control_Clock
#1600001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1601000
0TOP_Control_Clock
#1602001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1603000
0TOP_Control_Clock
#1604001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1605000
0TOP_Control_Clock
#1606001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1606002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1607000
0TOP_Control_Clock
#1608001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1609000
0TOP_Control_Clock
#1610001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1611000
0TOP_Control_Clock
#1612001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1613000
0TOP_Control_Clock
#1614001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1615000
0TOP_Control_Clock
#1616001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1617000
0TOP_Control_Clock
#1618001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1618002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1619000
0TOP_Control_Clock
#1620001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1621000
0TOP_Control_Clock
#1622001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1622002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1623000
0TOP_Control_Clock
#1624001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1625000
0TOP_Control_Clock
#1626001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000100000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#1626002
b00000000000000100000000001101111 TOP_CPU_Inputs_MemReadData
#1627000
0TOP_Control_Clock
#1628001
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000100000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000100000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000100000 TOP_CPU_ALU_Inputs_Op2
b10010000000000000000000000100000 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111100000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000100000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000100000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000100000 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_WriteValue
#1629000
0TOP_Control_Clock
#1630001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1631000
0TOP_Control_Clock
#1632001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1633000
0TOP_Control_Clock
#1634001
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#1635000
0TOP_Control_Clock
#1636001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#1637000
0TOP_Control_Clock
#1638001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1638002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1639000
0TOP_Control_Clock
#1640001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1641000
0TOP_Control_Clock
#1642001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1642002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1643000
0TOP_Control_Clock
#1644001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111001 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1645000
0TOP_Control_Clock
#1646001
1TOP_Control_Clock
b00000000000000000000000000111001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111001 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111001 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#1647000
0TOP_Control_Clock
#1648001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#1649000
0TOP_Control_Clock
#1650001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#1651000
0TOP_Control_Clock
#1652001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#1653000
0TOP_Control_Clock
#1654001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1654002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1655000
0TOP_Control_Clock
#1656001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111010 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1657000
0TOP_Control_Clock
#1658001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011100100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1659000
0TOP_Control_Clock
#1660001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1661000
0TOP_Control_Clock
#1662001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#1663000
0TOP_Control_Clock
#1664001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1665000
0TOP_Control_Clock
#1666001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#1667000
0TOP_Control_Clock
#1668001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#1669000
0TOP_Control_Clock
#1670001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1671000
0TOP_Control_Clock
#1672001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1673000
0TOP_Control_Clock
#1674001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1674002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#1675000
0TOP_Control_Clock
#1676001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1677000
0TOP_Control_Clock
#1678001
1TOP_Control_Clock
b00000000000000000000000000111010 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111010 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000111010 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111010 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111010 TOP_CounterModule_Inputs_Common_Address
#1678002
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
#1679000
0TOP_Control_Clock
#1680001
1TOP_Control_Clock
b00000000000000000000000001010111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001010111 TOP_InstructionsRAM_Outputs_ReadValue
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#1681000
0TOP_Control_Clock
#1682001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#1683000
0TOP_Control_Clock
#1684001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1685000
0TOP_Control_Clock
#1686001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001010111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1687000
0TOP_Control_Clock
#1688001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001010111 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001010111 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1689000
0TOP_Control_Clock
#1690001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1690002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#1691000
0TOP_Control_Clock
#1692001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1693000
0TOP_Control_Clock
#1694001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1694002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1695000
0TOP_Control_Clock
#1696001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001010111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1697000
0TOP_Control_Clock
#1698001
1TOP_Control_Clock
b00000000000000000000000001010111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001010111 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001010111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001010111 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#1699000
0TOP_Control_Clock
#1700001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#1701000
0TOP_Control_Clock
#1702001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001010111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#1703000
0TOP_Control_Clock
#1704001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#1705000
0TOP_Control_Clock
#1706001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1706002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1707000
0TOP_Control_Clock
#1708001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1709000
0TOP_Control_Clock
#1710001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001011001 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000001011001 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001011001 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001011001 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1710002
b00000000000000000000000001000110 TOP_CPU_Inputs_MemReadData
#1711000
0TOP_Control_Clock
#1712001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1713000
0TOP_Control_Clock
#1714001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1715000
0TOP_Control_Clock
#1716001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#1717000
0TOP_Control_Clock
#1718001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#1719000
0TOP_Control_Clock
#1720001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1721000
0TOP_Control_Clock
#1722001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
b00110111 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1723000
0TOP_Control_Clock
#1724001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110111 TOP_UARTSim_State_txSimCounter
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1725000
0TOP_Control_Clock
#1726001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
b00110110 TOP_UARTSim_State_txSimCounter
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1726002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1727000
0TOP_Control_Clock
#1728001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
b00110100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1729000
0TOP_Control_Clock
#1730001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00110100 TOP_UARTSim_State_txSimCounter
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1731000
0TOP_Control_Clock
#1732001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
b00110010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1733000
0TOP_Control_Clock
#1734001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
b00110001 TOP_UARTSim_NextState_txSimCounter
#1735000
0TOP_Control_Clock
#1736001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
b00110000 TOP_UARTSim_NextState_txSimCounter
#1737000
0TOP_Control_Clock
#1738001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
b00101111 TOP_UARTSim_NextState_txSimCounter
#1739000
0TOP_Control_Clock
#1740001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
b00101110 TOP_UARTSim_NextState_txSimCounter
#1741000
0TOP_Control_Clock
#1742001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00101110 TOP_UARTSim_State_txSimCounter
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1743000
0TOP_Control_Clock
#1744001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
b00101100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1745000
0TOP_Control_Clock
#1746001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00101100 TOP_UARTSim_State_txSimCounter
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1746002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1747000
0TOP_Control_Clock
#1748001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
b00101010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1749000
0TOP_Control_Clock
#1750001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
b00101001 TOP_UARTSim_NextState_txSimCounter
#1751000
0TOP_Control_Clock
#1752001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
b00101000 TOP_UARTSim_NextState_txSimCounter
#1753000
0TOP_Control_Clock
#1754001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
b00100111 TOP_UARTSim_NextState_txSimCounter
#1755000
0TOP_Control_Clock
#1756001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
b00100110 TOP_UARTSim_NextState_txSimCounter
#1757000
0TOP_Control_Clock
#1758001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00100110 TOP_UARTSim_State_txSimCounter
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1758002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1759000
0TOP_Control_Clock
#1760001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
b00100100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1761000
0TOP_Control_Clock
#1762001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00100100 TOP_UARTSim_State_txSimCounter
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1762002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1763000
0TOP_Control_Clock
#1764001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
b00100010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1765000
0TOP_Control_Clock
#1766001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00100010 TOP_UARTSim_State_txSimCounter
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1766002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1767000
0TOP_Control_Clock
#1768001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
b00100000 TOP_UARTSim_NextState_txSimCounter
#1769000
0TOP_Control_Clock
#1770001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
b00011111 TOP_UARTSim_NextState_txSimCounter
#1771000
0TOP_Control_Clock
#1772001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011111 TOP_UARTSim_State_txSimCounter
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1773000
0TOP_Control_Clock
#1774001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
b00011101 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1775000
0TOP_Control_Clock
#1776001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011101 TOP_UARTSim_State_txSimCounter
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1777000
0TOP_Control_Clock
#1778001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
b00011100 TOP_UARTSim_State_txSimCounter
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1778002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1779000
0TOP_Control_Clock
#1780001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1781000
0TOP_Control_Clock
#1782001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00011010 TOP_UARTSim_State_txSimCounter
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1783000
0TOP_Control_Clock
#1784001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1785000
0TOP_Control_Clock
#1786001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
b00010111 TOP_UARTSim_NextState_txSimCounter
#1787000
0TOP_Control_Clock
#1788001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
b00010110 TOP_UARTSim_NextState_txSimCounter
#1789000
0TOP_Control_Clock
#1790001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
b00010101 TOP_UARTSim_NextState_txSimCounter
#1791000
0TOP_Control_Clock
#1792001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
b00010100 TOP_UARTSim_NextState_txSimCounter
#1793000
0TOP_Control_Clock
#1794001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00010100 TOP_UARTSim_State_txSimCounter
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1795000
0TOP_Control_Clock
#1796001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
b00010010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1797000
0TOP_Control_Clock
#1798001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00010010 TOP_UARTSim_State_txSimCounter
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1798002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1799000
0TOP_Control_Clock
#1800001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
b00010000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1801000
0TOP_Control_Clock
#1802001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
b00001111 TOP_UARTSim_NextState_txSimCounter
#1803000
0TOP_Control_Clock
#1804001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
b00001110 TOP_UARTSim_NextState_txSimCounter
#1805000
0TOP_Control_Clock
#1806001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
b00001101 TOP_UARTSim_NextState_txSimCounter
#1807000
0TOP_Control_Clock
#1808001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
b00001100 TOP_UARTSim_NextState_txSimCounter
#1809000
0TOP_Control_Clock
#1810001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00001100 TOP_UARTSim_State_txSimCounter
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1810002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1811000
0TOP_Control_Clock
#1812001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
b00001010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1813000
0TOP_Control_Clock
#1814001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00001010 TOP_UARTSim_State_txSimCounter
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1814002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1815000
0TOP_Control_Clock
#1816001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
b00001000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1817000
0TOP_Control_Clock
#1818001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00001000 TOP_UARTSim_State_txSimCounter
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1818002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1819000
0TOP_Control_Clock
#1820001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
b00000110 TOP_UARTSim_NextState_txSimCounter
#1821000
0TOP_Control_Clock
#1822001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
b00000101 TOP_UARTSim_NextState_txSimCounter
#1823000
0TOP_Control_Clock
#1824001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000101 TOP_UARTSim_State_txSimCounter
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1825000
0TOP_Control_Clock
#1826001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
b00000011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1827000
0TOP_Control_Clock
#1828001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000011 TOP_UARTSim_State_txSimCounter
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1829000
0TOP_Control_Clock
#1830001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
b00000010 TOP_UARTSim_State_txSimCounter
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1830002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1831000
0TOP_Control_Clock
#1832001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
b00000000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1833000
0TOP_Control_Clock
#1834001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000 TOP_UARTSim_State_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1835000
0TOP_Control_Clock
#1836001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_State_MemReady
#1837000
0TOP_Control_Clock
#1838001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1839000
0TOP_Control_Clock
#1840001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1841000
0TOP_Control_Clock
#1842001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1843000
0TOP_Control_Clock
#1844001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1845000
0TOP_Control_Clock
#1846001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1847000
0TOP_Control_Clock
#1848001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1849000
0TOP_Control_Clock
#1850001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1850002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1851000
0TOP_Control_Clock
#1852001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1853000
0TOP_Control_Clock
#1854001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1855000
0TOP_Control_Clock
#1856001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1857000
0TOP_Control_Clock
#1858001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1859000
0TOP_Control_Clock
#1860001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1861000
0TOP_Control_Clock
#1862001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1862002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1863000
0TOP_Control_Clock
#1864001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1865000
0TOP_Control_Clock
#1866001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1866002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1867000
0TOP_Control_Clock
#1868001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1869000
0TOP_Control_Clock
#1870001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#1870002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#1871000
0TOP_Control_Clock
#1872001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1873000
0TOP_Control_Clock
#1874001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1875000
0TOP_Control_Clock
#1876001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1877000
0TOP_Control_Clock
#1878001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#1879000
0TOP_Control_Clock
#1880001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1881000
0TOP_Control_Clock
#1882001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000100000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1882002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1883000
0TOP_Control_Clock
#1884001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1885000
0TOP_Control_Clock
#1886001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1887000
0TOP_Control_Clock
#1888001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1889000
0TOP_Control_Clock
#1890001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1891000
0TOP_Control_Clock
#1892001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1893000
0TOP_Control_Clock
#1894001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1895000
0TOP_Control_Clock
#1896001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1897000
0TOP_Control_Clock
#1898001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1899000
0TOP_Control_Clock
#1900001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1901000
0TOP_Control_Clock
#1902001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1902002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1903000
0TOP_Control_Clock
#1904001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1905000
0TOP_Control_Clock
#1906001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1907000
0TOP_Control_Clock
#1908001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1909000
0TOP_Control_Clock
#1910001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1911000
0TOP_Control_Clock
#1912001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1913000
0TOP_Control_Clock
#1914001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1914002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1915000
0TOP_Control_Clock
#1916001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1917000
0TOP_Control_Clock
#1918001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1918002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1919000
0TOP_Control_Clock
#1920001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#1921000
0TOP_Control_Clock
#1922001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001010111 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000100000 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#1922002
b00000000000000100000000000100000 TOP_CPU_Inputs_MemReadData
#1923000
0TOP_Control_Clock
#1924001
1TOP_Control_Clock
b00000000000000000000000001010111 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001010111 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001010111 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001010111 TOP_CPU_ALU_Inputs_Op2
b10111 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001010111 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110101001 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001010111 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001010111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000100100000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111111111111100100000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001010111 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001010111 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001010111 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001010111 TOP_CounterModule_Inputs_Common_WriteValue
#1925000
0TOP_Control_Clock
#1926001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1927000
0TOP_Control_Clock
#1928001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1929000
0TOP_Control_Clock
#1930001
1TOP_Control_Clock
b00000000000000000000000001010111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#1931000
0TOP_Control_Clock
#1932001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#1933000
0TOP_Control_Clock
#1934001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1934002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1935000
0TOP_Control_Clock
#1936001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1937000
0TOP_Control_Clock
#1938001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1938002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1939000
0TOP_Control_Clock
#1940001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1941000
0TOP_Control_Clock
#1942001
1TOP_Control_Clock
b00000000000000000000000000111010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#1943000
0TOP_Control_Clock
#1944001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#1945000
0TOP_Control_Clock
#1946001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111011 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#1947000
0TOP_Control_Clock
#1948001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111011 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111011 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#1949000
0TOP_Control_Clock
#1950001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1950002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1951000
0TOP_Control_Clock
#1952001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111011 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1953000
0TOP_Control_Clock
#1954001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011101000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1955000
0TOP_Control_Clock
#1956001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1957000
0TOP_Control_Clock
#1958001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#1959000
0TOP_Control_Clock
#1960001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1961000
0TOP_Control_Clock
#1962001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#1963000
0TOP_Control_Clock
#1964001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#1965000
0TOP_Control_Clock
#1966001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#1967000
0TOP_Control_Clock
#1968001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1969000
0TOP_Control_Clock
#1970001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1970002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#1971000
0TOP_Control_Clock
#1972001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111011 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1973000
0TOP_Control_Clock
#1974001
1TOP_Control_Clock
b00000000000000000000000000111011 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111011 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111011 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111011 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111011 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000111011 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111011 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111011 TOP_CounterModule_Inputs_Common_Address
#1974002
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
#1975000
0TOP_Control_Clock
#1976001
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101111 TOP_InstructionsRAM_Outputs_ReadValue
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#1977000
0TOP_Control_Clock
#1978001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111011 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#1979000
0TOP_Control_Clock
#1980001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1981000
0TOP_Control_Clock
#1982001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1983000
0TOP_Control_Clock
#1984001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101111 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101111 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1985000
0TOP_Control_Clock
#1986001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#1986002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#1987000
0TOP_Control_Clock
#1988001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#1989000
0TOP_Control_Clock
#1990001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#1990002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1991000
0TOP_Control_Clock
#1992001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#1993000
0TOP_Control_Clock
#1994001
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#1995000
0TOP_Control_Clock
#1996001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#1997000
0TOP_Control_Clock
#1998001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#1999000
0TOP_Control_Clock
#2000001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#2001000
0TOP_Control_Clock
#2002001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2002002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2003000
0TOP_Control_Clock
#2004001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2005000
0TOP_Control_Clock
#2006001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001110001 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000001110001 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001110001 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001110001 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2006002
b00000000000000000000000001000110 TOP_CPU_Inputs_MemReadData
#2007000
0TOP_Control_Clock
#2008001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2009000
0TOP_Control_Clock
#2010001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2011000
0TOP_Control_Clock
#2012001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#2013000
0TOP_Control_Clock
#2014001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#2015000
0TOP_Control_Clock
#2016001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2017000
0TOP_Control_Clock
#2018001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
b00110111 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2019000
0TOP_Control_Clock
#2020001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110111 TOP_UARTSim_State_txSimCounter
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2021000
0TOP_Control_Clock
#2022001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
b00110110 TOP_UARTSim_State_txSimCounter
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2022002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2023000
0TOP_Control_Clock
#2024001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
b00110100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2025000
0TOP_Control_Clock
#2026001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00110100 TOP_UARTSim_State_txSimCounter
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2027000
0TOP_Control_Clock
#2028001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
b00110010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2029000
0TOP_Control_Clock
#2030001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
b00110001 TOP_UARTSim_NextState_txSimCounter
#2031000
0TOP_Control_Clock
#2032001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
b00110000 TOP_UARTSim_NextState_txSimCounter
#2033000
0TOP_Control_Clock
#2034001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
b00101111 TOP_UARTSim_NextState_txSimCounter
#2035000
0TOP_Control_Clock
#2036001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
b00101110 TOP_UARTSim_NextState_txSimCounter
#2037000
0TOP_Control_Clock
#2038001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00101110 TOP_UARTSim_State_txSimCounter
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2039000
0TOP_Control_Clock
#2040001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
b00101100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2041000
0TOP_Control_Clock
#2042001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00101100 TOP_UARTSim_State_txSimCounter
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2042002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2043000
0TOP_Control_Clock
#2044001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
b00101010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2045000
0TOP_Control_Clock
#2046001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
b00101001 TOP_UARTSim_NextState_txSimCounter
#2047000
0TOP_Control_Clock
#2048001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
b00101000 TOP_UARTSim_NextState_txSimCounter
#2049000
0TOP_Control_Clock
#2050001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
b00100111 TOP_UARTSim_NextState_txSimCounter
#2051000
0TOP_Control_Clock
#2052001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
b00100110 TOP_UARTSim_NextState_txSimCounter
#2053000
0TOP_Control_Clock
#2054001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00100110 TOP_UARTSim_State_txSimCounter
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2054002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2055000
0TOP_Control_Clock
#2056001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
b00100100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2057000
0TOP_Control_Clock
#2058001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00100100 TOP_UARTSim_State_txSimCounter
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2058002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2059000
0TOP_Control_Clock
#2060001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
b00100010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2061000
0TOP_Control_Clock
#2062001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00100010 TOP_UARTSim_State_txSimCounter
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2062002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2063000
0TOP_Control_Clock
#2064001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
b00100000 TOP_UARTSim_NextState_txSimCounter
#2065000
0TOP_Control_Clock
#2066001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
b00011111 TOP_UARTSim_NextState_txSimCounter
#2067000
0TOP_Control_Clock
#2068001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011111 TOP_UARTSim_State_txSimCounter
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2069000
0TOP_Control_Clock
#2070001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
b00011101 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2071000
0TOP_Control_Clock
#2072001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011101 TOP_UARTSim_State_txSimCounter
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2073000
0TOP_Control_Clock
#2074001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
b00011100 TOP_UARTSim_State_txSimCounter
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2074002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2075000
0TOP_Control_Clock
#2076001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2077000
0TOP_Control_Clock
#2078001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00011010 TOP_UARTSim_State_txSimCounter
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2079000
0TOP_Control_Clock
#2080001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2081000
0TOP_Control_Clock
#2082001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
b00010111 TOP_UARTSim_NextState_txSimCounter
#2083000
0TOP_Control_Clock
#2084001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
b00010110 TOP_UARTSim_NextState_txSimCounter
#2085000
0TOP_Control_Clock
#2086001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
b00010101 TOP_UARTSim_NextState_txSimCounter
#2087000
0TOP_Control_Clock
#2088001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
b00010100 TOP_UARTSim_NextState_txSimCounter
#2089000
0TOP_Control_Clock
#2090001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00010100 TOP_UARTSim_State_txSimCounter
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2091000
0TOP_Control_Clock
#2092001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
b00010010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2093000
0TOP_Control_Clock
#2094001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00010010 TOP_UARTSim_State_txSimCounter
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2094002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2095000
0TOP_Control_Clock
#2096001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
b00010000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2097000
0TOP_Control_Clock
#2098001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
b00001111 TOP_UARTSim_NextState_txSimCounter
#2099000
0TOP_Control_Clock
#2100001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
b00001110 TOP_UARTSim_NextState_txSimCounter
#2101000
0TOP_Control_Clock
#2102001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
b00001101 TOP_UARTSim_NextState_txSimCounter
#2103000
0TOP_Control_Clock
#2104001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
b00001100 TOP_UARTSim_NextState_txSimCounter
#2105000
0TOP_Control_Clock
#2106001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00001100 TOP_UARTSim_State_txSimCounter
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2106002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2107000
0TOP_Control_Clock
#2108001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
b00001010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2109000
0TOP_Control_Clock
#2110001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00001010 TOP_UARTSim_State_txSimCounter
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2110002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2111000
0TOP_Control_Clock
#2112001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
b00001000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2113000
0TOP_Control_Clock
#2114001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00001000 TOP_UARTSim_State_txSimCounter
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2114002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2115000
0TOP_Control_Clock
#2116001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
b00000110 TOP_UARTSim_NextState_txSimCounter
#2117000
0TOP_Control_Clock
#2118001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
b00000101 TOP_UARTSim_NextState_txSimCounter
#2119000
0TOP_Control_Clock
#2120001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000101 TOP_UARTSim_State_txSimCounter
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2121000
0TOP_Control_Clock
#2122001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
b00000011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2123000
0TOP_Control_Clock
#2124001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000011 TOP_UARTSim_State_txSimCounter
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2125000
0TOP_Control_Clock
#2126001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
b00000010 TOP_UARTSim_State_txSimCounter
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2126002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2127000
0TOP_Control_Clock
#2128001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
b00000000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2129000
0TOP_Control_Clock
#2130001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000 TOP_UARTSim_State_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2131000
0TOP_Control_Clock
#2132001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_State_MemReady
#2133000
0TOP_Control_Clock
#2134001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2135000
0TOP_Control_Clock
#2136001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2137000
0TOP_Control_Clock
#2138001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2139000
0TOP_Control_Clock
#2140001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2141000
0TOP_Control_Clock
#2142001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2143000
0TOP_Control_Clock
#2144001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2145000
0TOP_Control_Clock
#2146001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2146002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2147000
0TOP_Control_Clock
#2148001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2149000
0TOP_Control_Clock
#2150001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2151000
0TOP_Control_Clock
#2152001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2153000
0TOP_Control_Clock
#2154001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2155000
0TOP_Control_Clock
#2156001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2157000
0TOP_Control_Clock
#2158001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2158002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2159000
0TOP_Control_Clock
#2160001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2161000
0TOP_Control_Clock
#2162001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2162002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2163000
0TOP_Control_Clock
#2164001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2165000
0TOP_Control_Clock
#2166001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2166002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#2167000
0TOP_Control_Clock
#2168001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2169000
0TOP_Control_Clock
#2170001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2171000
0TOP_Control_Clock
#2172001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2173000
0TOP_Control_Clock
#2174001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#2175000
0TOP_Control_Clock
#2176001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2177000
0TOP_Control_Clock
#2178001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001010111 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2178002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2179000
0TOP_Control_Clock
#2180001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2181000
0TOP_Control_Clock
#2182001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2183000
0TOP_Control_Clock
#2184001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2185000
0TOP_Control_Clock
#2186001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2187000
0TOP_Control_Clock
#2188001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2189000
0TOP_Control_Clock
#2190001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2191000
0TOP_Control_Clock
#2192001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2193000
0TOP_Control_Clock
#2194001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2195000
0TOP_Control_Clock
#2196001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2197000
0TOP_Control_Clock
#2198001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2198002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2199000
0TOP_Control_Clock
#2200001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2201000
0TOP_Control_Clock
#2202001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2203000
0TOP_Control_Clock
#2204001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2205000
0TOP_Control_Clock
#2206001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2207000
0TOP_Control_Clock
#2208001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2209000
0TOP_Control_Clock
#2210001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2210002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2211000
0TOP_Control_Clock
#2212001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2213000
0TOP_Control_Clock
#2214001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2214002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#2215000
0TOP_Control_Clock
#2216001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2217000
0TOP_Control_Clock
#2218001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001010111 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#2218002
b00000000000000100000000001010111 TOP_CPU_Inputs_MemReadData
#2219000
0TOP_Control_Clock
#2220001
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op2
b01111 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010001 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000010010000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111110010000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101111 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101111 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001101111 TOP_CounterModule_Inputs_Common_WriteValue
#2221000
0TOP_Control_Clock
#2222001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2223000
0TOP_Control_Clock
#2224001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#2225000
0TOP_Control_Clock
#2226001
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#2227000
0TOP_Control_Clock
#2228001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#2229000
0TOP_Control_Clock
#2230001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2230002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2231000
0TOP_Control_Clock
#2232001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2233000
0TOP_Control_Clock
#2234001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2234002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#2235000
0TOP_Control_Clock
#2236001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111011 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2237000
0TOP_Control_Clock
#2238001
1TOP_Control_Clock
b00000000000000000000000000111011 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111011 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111011 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111011 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#2239000
0TOP_Control_Clock
#2240001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#2241000
0TOP_Control_Clock
#2242001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111011 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111100 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#2243000
0TOP_Control_Clock
#2244001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111100 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111100 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#2245000
0TOP_Control_Clock
#2246001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2246002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2247000
0TOP_Control_Clock
#2248001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111100 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2249000
0TOP_Control_Clock
#2250001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011101100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2251000
0TOP_Control_Clock
#2252001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2253000
0TOP_Control_Clock
#2254001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#2255000
0TOP_Control_Clock
#2256001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#2257000
0TOP_Control_Clock
#2258001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#2259000
0TOP_Control_Clock
#2260001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#2261000
0TOP_Control_Clock
#2262001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2263000
0TOP_Control_Clock
#2264001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2265000
0TOP_Control_Clock
#2266001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2266002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2267000
0TOP_Control_Clock
#2268001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2269000
0TOP_Control_Clock
#2270001
1TOP_Control_Clock
b00000000000000000000000000111100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111100 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111100 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000111100 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111100 TOP_UARTSim_Inputs_Common_Address
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111100 TOP_CounterModule_Inputs_Common_Address
#2271000
0TOP_Control_Clock
#2272001
1TOP_Control_Clock
b00000000000000000000000001110010 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001110010 TOP_InstructionsRAM_Outputs_ReadValue
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#2273000
0TOP_Control_Clock
#2274001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#2275000
0TOP_Control_Clock
#2276001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2277000
0TOP_Control_Clock
#2278001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001110010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2279000
0TOP_Control_Clock
#2280001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001110010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001110010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2281000
0TOP_Control_Clock
#2282001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2282002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#2283000
0TOP_Control_Clock
#2284001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2285000
0TOP_Control_Clock
#2286001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2286002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#2287000
0TOP_Control_Clock
#2288001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001110010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2289000
0TOP_Control_Clock
#2290001
1TOP_Control_Clock
b00000000000000000000000001110010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001110010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001110010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001110010 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#2291000
0TOP_Control_Clock
#2292001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#2293000
0TOP_Control_Clock
#2294001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001110010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#2295000
0TOP_Control_Clock
#2296001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#2297000
0TOP_Control_Clock
#2298001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2298002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2299000
0TOP_Control_Clock
#2300001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2301000
0TOP_Control_Clock
#2302001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001110100 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000001110100 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001110100 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001110100 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2302002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2303000
0TOP_Control_Clock
#2304001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2305000
0TOP_Control_Clock
#2306001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2307000
0TOP_Control_Clock
#2308001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#2309000
0TOP_Control_Clock
#2310001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#2311000
0TOP_Control_Clock
#2312001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2313000
0TOP_Control_Clock
#2314001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
b00110111 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2315000
0TOP_Control_Clock
#2316001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110111 TOP_UARTSim_State_txSimCounter
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2317000
0TOP_Control_Clock
#2318001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
b00110110 TOP_UARTSim_State_txSimCounter
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2318002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2319000
0TOP_Control_Clock
#2320001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
b00110100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2321000
0TOP_Control_Clock
#2322001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00110100 TOP_UARTSim_State_txSimCounter
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2323000
0TOP_Control_Clock
#2324001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
b00110010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2325000
0TOP_Control_Clock
#2326001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
b00110001 TOP_UARTSim_NextState_txSimCounter
#2327000
0TOP_Control_Clock
#2328001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
b00110000 TOP_UARTSim_NextState_txSimCounter
#2329000
0TOP_Control_Clock
#2330001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
b00101111 TOP_UARTSim_NextState_txSimCounter
#2331000
0TOP_Control_Clock
#2332001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
b00101110 TOP_UARTSim_NextState_txSimCounter
#2333000
0TOP_Control_Clock
#2334001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00101110 TOP_UARTSim_State_txSimCounter
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2335000
0TOP_Control_Clock
#2336001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
b00101100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2337000
0TOP_Control_Clock
#2338001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00101100 TOP_UARTSim_State_txSimCounter
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2338002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2339000
0TOP_Control_Clock
#2340001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
b00101010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2341000
0TOP_Control_Clock
#2342001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
b00101001 TOP_UARTSim_NextState_txSimCounter
#2343000
0TOP_Control_Clock
#2344001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
b00101000 TOP_UARTSim_NextState_txSimCounter
#2345000
0TOP_Control_Clock
#2346001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
b00100111 TOP_UARTSim_NextState_txSimCounter
#2347000
0TOP_Control_Clock
#2348001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
b00100110 TOP_UARTSim_NextState_txSimCounter
#2349000
0TOP_Control_Clock
#2350001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00100110 TOP_UARTSim_State_txSimCounter
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2350002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2351000
0TOP_Control_Clock
#2352001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
b00100100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2353000
0TOP_Control_Clock
#2354001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00100100 TOP_UARTSim_State_txSimCounter
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2354002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2355000
0TOP_Control_Clock
#2356001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
b00100010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2357000
0TOP_Control_Clock
#2358001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00100010 TOP_UARTSim_State_txSimCounter
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2358002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2359000
0TOP_Control_Clock
#2360001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
b00100000 TOP_UARTSim_NextState_txSimCounter
#2361000
0TOP_Control_Clock
#2362001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
b00011111 TOP_UARTSim_NextState_txSimCounter
#2363000
0TOP_Control_Clock
#2364001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011111 TOP_UARTSim_State_txSimCounter
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2365000
0TOP_Control_Clock
#2366001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
b00011101 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2367000
0TOP_Control_Clock
#2368001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011101 TOP_UARTSim_State_txSimCounter
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2369000
0TOP_Control_Clock
#2370001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
b00011100 TOP_UARTSim_State_txSimCounter
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2370002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2371000
0TOP_Control_Clock
#2372001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2373000
0TOP_Control_Clock
#2374001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00011010 TOP_UARTSim_State_txSimCounter
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2375000
0TOP_Control_Clock
#2376001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2377000
0TOP_Control_Clock
#2378001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
b00010111 TOP_UARTSim_NextState_txSimCounter
#2379000
0TOP_Control_Clock
#2380001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
b00010110 TOP_UARTSim_NextState_txSimCounter
#2381000
0TOP_Control_Clock
#2382001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
b00010101 TOP_UARTSim_NextState_txSimCounter
#2383000
0TOP_Control_Clock
#2384001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
b00010100 TOP_UARTSim_NextState_txSimCounter
#2385000
0TOP_Control_Clock
#2386001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00010100 TOP_UARTSim_State_txSimCounter
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2387000
0TOP_Control_Clock
#2388001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
b00010010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2389000
0TOP_Control_Clock
#2390001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00010010 TOP_UARTSim_State_txSimCounter
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2390002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2391000
0TOP_Control_Clock
#2392001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
b00010000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2393000
0TOP_Control_Clock
#2394001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
b00001111 TOP_UARTSim_NextState_txSimCounter
#2395000
0TOP_Control_Clock
#2396001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
b00001110 TOP_UARTSim_NextState_txSimCounter
#2397000
0TOP_Control_Clock
#2398001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
b00001101 TOP_UARTSim_NextState_txSimCounter
#2399000
0TOP_Control_Clock
#2400001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
b00001100 TOP_UARTSim_NextState_txSimCounter
#2401000
0TOP_Control_Clock
#2402001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00001100 TOP_UARTSim_State_txSimCounter
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2402002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2403000
0TOP_Control_Clock
#2404001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
b00001010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2405000
0TOP_Control_Clock
#2406001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00001010 TOP_UARTSim_State_txSimCounter
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2406002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2407000
0TOP_Control_Clock
#2408001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
b00001000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2409000
0TOP_Control_Clock
#2410001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00001000 TOP_UARTSim_State_txSimCounter
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2410002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2411000
0TOP_Control_Clock
#2412001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
b00000110 TOP_UARTSim_NextState_txSimCounter
#2413000
0TOP_Control_Clock
#2414001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
b00000101 TOP_UARTSim_NextState_txSimCounter
#2415000
0TOP_Control_Clock
#2416001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000101 TOP_UARTSim_State_txSimCounter
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2417000
0TOP_Control_Clock
#2418001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
b00000011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2419000
0TOP_Control_Clock
#2420001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000011 TOP_UARTSim_State_txSimCounter
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2421000
0TOP_Control_Clock
#2422001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
b00000010 TOP_UARTSim_State_txSimCounter
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2422002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2423000
0TOP_Control_Clock
#2424001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
b00000000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2425000
0TOP_Control_Clock
#2426001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000 TOP_UARTSim_State_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2427000
0TOP_Control_Clock
#2428001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_State_MemReady
#2429000
0TOP_Control_Clock
#2430001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2431000
0TOP_Control_Clock
#2432001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2433000
0TOP_Control_Clock
#2434001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2435000
0TOP_Control_Clock
#2436001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2437000
0TOP_Control_Clock
#2438001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2439000
0TOP_Control_Clock
#2440001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2441000
0TOP_Control_Clock
#2442001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2442002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2443000
0TOP_Control_Clock
#2444001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2445000
0TOP_Control_Clock
#2446001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2447000
0TOP_Control_Clock
#2448001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2449000
0TOP_Control_Clock
#2450001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2451000
0TOP_Control_Clock
#2452001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2453000
0TOP_Control_Clock
#2454001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2454002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2455000
0TOP_Control_Clock
#2456001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2457000
0TOP_Control_Clock
#2458001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2458002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2459000
0TOP_Control_Clock
#2460001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2461000
0TOP_Control_Clock
#2462001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2462002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#2463000
0TOP_Control_Clock
#2464001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2465000
0TOP_Control_Clock
#2466001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2467000
0TOP_Control_Clock
#2468001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2469000
0TOP_Control_Clock
#2470001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#2471000
0TOP_Control_Clock
#2472001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2473000
0TOP_Control_Clock
#2474001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2474002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2475000
0TOP_Control_Clock
#2476001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2477000
0TOP_Control_Clock
#2478001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2479000
0TOP_Control_Clock
#2480001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2481000
0TOP_Control_Clock
#2482001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2483000
0TOP_Control_Clock
#2484001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2485000
0TOP_Control_Clock
#2486001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2487000
0TOP_Control_Clock
#2488001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2489000
0TOP_Control_Clock
#2490001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2491000
0TOP_Control_Clock
#2492001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2493000
0TOP_Control_Clock
#2494001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2494002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2495000
0TOP_Control_Clock
#2496001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2497000
0TOP_Control_Clock
#2498001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2499000
0TOP_Control_Clock
#2500001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2501000
0TOP_Control_Clock
#2502001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2503000
0TOP_Control_Clock
#2504001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2505000
0TOP_Control_Clock
#2506001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2506002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2507000
0TOP_Control_Clock
#2508001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2509000
0TOP_Control_Clock
#2510001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2510002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#2511000
0TOP_Control_Clock
#2512001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2513000
0TOP_Control_Clock
#2514001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001110010 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#2514002
b00000000000000100000000001101111 TOP_CPU_Inputs_MemReadData
#2515000
0TOP_Control_Clock
#2516001
1TOP_Control_Clock
b00000000000000000000000001110010 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001110010 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001110010 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001110010 TOP_CPU_ALU_Inputs_Op2
b10010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001110010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110001110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001110010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001110010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000010010000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111111110010000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001110010 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001110010 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001110010 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001110010 TOP_CounterModule_Inputs_Common_WriteValue
#2517000
0TOP_Control_Clock
#2518001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2519000
0TOP_Control_Clock
#2520001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#2521000
0TOP_Control_Clock
#2522001
1TOP_Control_Clock
b00000000000000000000000001110010 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#2523000
0TOP_Control_Clock
#2524001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#2525000
0TOP_Control_Clock
#2526001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2526002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2527000
0TOP_Control_Clock
#2528001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2529000
0TOP_Control_Clock
#2530001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2530002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#2531000
0TOP_Control_Clock
#2532001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2533000
0TOP_Control_Clock
#2534001
1TOP_Control_Clock
b00000000000000000000000000111100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111100 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111100 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#2535000
0TOP_Control_Clock
#2536001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#2537000
0TOP_Control_Clock
#2538001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111101 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#2539000
0TOP_Control_Clock
#2540001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111101 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111101 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#2541000
0TOP_Control_Clock
#2542001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2542002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2543000
0TOP_Control_Clock
#2544001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111101 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2545000
0TOP_Control_Clock
#2546001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011110000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2547000
0TOP_Control_Clock
#2548001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2549000
0TOP_Control_Clock
#2550001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#2551000
0TOP_Control_Clock
#2552001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#2553000
0TOP_Control_Clock
#2554001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#2555000
0TOP_Control_Clock
#2556001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#2557000
0TOP_Control_Clock
#2558001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2559000
0TOP_Control_Clock
#2560001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2561000
0TOP_Control_Clock
#2562001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2562002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2563000
0TOP_Control_Clock
#2564001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111101 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2565000
0TOP_Control_Clock
#2566001
1TOP_Control_Clock
b00000000000000000000000000111101 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111101 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111101 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000111101 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000101 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111101 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111101 TOP_CounterModule_Inputs_Common_Address
#2566002
b00000000000000000000000000000101 TOP_CPU_Inputs_MemReadData
#2567000
0TOP_Control_Clock
#2568001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Outputs_ReadValue
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#2569000
0TOP_Control_Clock
#2570001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111101 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#2571000
0TOP_Control_Clock
#2572001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2573000
0TOP_Control_Clock
#2574001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2575000
0TOP_Control_Clock
#2576001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101100 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101100 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2577000
0TOP_Control_Clock
#2578001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2578002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#2579000
0TOP_Control_Clock
#2580001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2581000
0TOP_Control_Clock
#2582001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2582002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#2583000
0TOP_Control_Clock
#2584001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2585000
0TOP_Control_Clock
#2586001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#2587000
0TOP_Control_Clock
#2588001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#2589000
0TOP_Control_Clock
#2590001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#2591000
0TOP_Control_Clock
#2592001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#2593000
0TOP_Control_Clock
#2594001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2594002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2595000
0TOP_Control_Clock
#2596001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2597000
0TOP_Control_Clock
#2598001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001101110 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000001101110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001101110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2598002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2599000
0TOP_Control_Clock
#2600001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2601000
0TOP_Control_Clock
#2602001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2603000
0TOP_Control_Clock
#2604001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#2605000
0TOP_Control_Clock
#2606001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#2607000
0TOP_Control_Clock
#2608001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2609000
0TOP_Control_Clock
#2610001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
b00110111 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2611000
0TOP_Control_Clock
#2612001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110111 TOP_UARTSim_State_txSimCounter
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2613000
0TOP_Control_Clock
#2614001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
b00110110 TOP_UARTSim_State_txSimCounter
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2614002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2615000
0TOP_Control_Clock
#2616001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
b00110100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2617000
0TOP_Control_Clock
#2618001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00110100 TOP_UARTSim_State_txSimCounter
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2619000
0TOP_Control_Clock
#2620001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
b00110010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2621000
0TOP_Control_Clock
#2622001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
b00110001 TOP_UARTSim_NextState_txSimCounter
#2623000
0TOP_Control_Clock
#2624001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
b00110000 TOP_UARTSim_NextState_txSimCounter
#2625000
0TOP_Control_Clock
#2626001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
b00101111 TOP_UARTSim_NextState_txSimCounter
#2627000
0TOP_Control_Clock
#2628001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
b00101110 TOP_UARTSim_NextState_txSimCounter
#2629000
0TOP_Control_Clock
#2630001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00101110 TOP_UARTSim_State_txSimCounter
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2631000
0TOP_Control_Clock
#2632001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
b00101100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2633000
0TOP_Control_Clock
#2634001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00101100 TOP_UARTSim_State_txSimCounter
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2634002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2635000
0TOP_Control_Clock
#2636001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
b00101010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2637000
0TOP_Control_Clock
#2638001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
b00101001 TOP_UARTSim_NextState_txSimCounter
#2639000
0TOP_Control_Clock
#2640001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
b00101000 TOP_UARTSim_NextState_txSimCounter
#2641000
0TOP_Control_Clock
#2642001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
b00100111 TOP_UARTSim_NextState_txSimCounter
#2643000
0TOP_Control_Clock
#2644001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
b00100110 TOP_UARTSim_NextState_txSimCounter
#2645000
0TOP_Control_Clock
#2646001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00100110 TOP_UARTSim_State_txSimCounter
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2646002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2647000
0TOP_Control_Clock
#2648001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
b00100100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2649000
0TOP_Control_Clock
#2650001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00100100 TOP_UARTSim_State_txSimCounter
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2650002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2651000
0TOP_Control_Clock
#2652001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
b00100010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2653000
0TOP_Control_Clock
#2654001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00100010 TOP_UARTSim_State_txSimCounter
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2654002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2655000
0TOP_Control_Clock
#2656001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
b00100000 TOP_UARTSim_NextState_txSimCounter
#2657000
0TOP_Control_Clock
#2658001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
b00011111 TOP_UARTSim_NextState_txSimCounter
#2659000
0TOP_Control_Clock
#2660001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011111 TOP_UARTSim_State_txSimCounter
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2661000
0TOP_Control_Clock
#2662001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
b00011101 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2663000
0TOP_Control_Clock
#2664001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011101 TOP_UARTSim_State_txSimCounter
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2665000
0TOP_Control_Clock
#2666001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
b00011100 TOP_UARTSim_State_txSimCounter
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2666002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2667000
0TOP_Control_Clock
#2668001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2669000
0TOP_Control_Clock
#2670001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00011010 TOP_UARTSim_State_txSimCounter
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2671000
0TOP_Control_Clock
#2672001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2673000
0TOP_Control_Clock
#2674001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
b00010111 TOP_UARTSim_NextState_txSimCounter
#2675000
0TOP_Control_Clock
#2676001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
b00010110 TOP_UARTSim_NextState_txSimCounter
#2677000
0TOP_Control_Clock
#2678001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
b00010101 TOP_UARTSim_NextState_txSimCounter
#2679000
0TOP_Control_Clock
#2680001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
b00010100 TOP_UARTSim_NextState_txSimCounter
#2681000
0TOP_Control_Clock
#2682001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00010100 TOP_UARTSim_State_txSimCounter
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2683000
0TOP_Control_Clock
#2684001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
b00010010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2685000
0TOP_Control_Clock
#2686001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00010010 TOP_UARTSim_State_txSimCounter
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2686002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2687000
0TOP_Control_Clock
#2688001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
b00010000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2689000
0TOP_Control_Clock
#2690001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
b00001111 TOP_UARTSim_NextState_txSimCounter
#2691000
0TOP_Control_Clock
#2692001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
b00001110 TOP_UARTSim_NextState_txSimCounter
#2693000
0TOP_Control_Clock
#2694001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
b00001101 TOP_UARTSim_NextState_txSimCounter
#2695000
0TOP_Control_Clock
#2696001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
b00001100 TOP_UARTSim_NextState_txSimCounter
#2697000
0TOP_Control_Clock
#2698001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00001100 TOP_UARTSim_State_txSimCounter
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2698002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2699000
0TOP_Control_Clock
#2700001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
b00001010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2701000
0TOP_Control_Clock
#2702001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00001010 TOP_UARTSim_State_txSimCounter
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2702002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2703000
0TOP_Control_Clock
#2704001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
b00001000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2705000
0TOP_Control_Clock
#2706001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00001000 TOP_UARTSim_State_txSimCounter
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2706002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2707000
0TOP_Control_Clock
#2708001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
b00000110 TOP_UARTSim_NextState_txSimCounter
#2709000
0TOP_Control_Clock
#2710001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
b00000101 TOP_UARTSim_NextState_txSimCounter
#2711000
0TOP_Control_Clock
#2712001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000101 TOP_UARTSim_State_txSimCounter
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2713000
0TOP_Control_Clock
#2714001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
b00000011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2715000
0TOP_Control_Clock
#2716001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000011 TOP_UARTSim_State_txSimCounter
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2717000
0TOP_Control_Clock
#2718001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
b00000010 TOP_UARTSim_State_txSimCounter
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2718002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2719000
0TOP_Control_Clock
#2720001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
b00000000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2721000
0TOP_Control_Clock
#2722001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000 TOP_UARTSim_State_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2723000
0TOP_Control_Clock
#2724001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_State_MemReady
#2725000
0TOP_Control_Clock
#2726001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2727000
0TOP_Control_Clock
#2728001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2729000
0TOP_Control_Clock
#2730001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2731000
0TOP_Control_Clock
#2732001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2733000
0TOP_Control_Clock
#2734001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2735000
0TOP_Control_Clock
#2736001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2737000
0TOP_Control_Clock
#2738001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2738002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2739000
0TOP_Control_Clock
#2740001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2741000
0TOP_Control_Clock
#2742001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2743000
0TOP_Control_Clock
#2744001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2745000
0TOP_Control_Clock
#2746001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2747000
0TOP_Control_Clock
#2748001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2749000
0TOP_Control_Clock
#2750001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2750002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2751000
0TOP_Control_Clock
#2752001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2753000
0TOP_Control_Clock
#2754001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2754002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2755000
0TOP_Control_Clock
#2756001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2757000
0TOP_Control_Clock
#2758001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2758002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#2759000
0TOP_Control_Clock
#2760001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2761000
0TOP_Control_Clock
#2762001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2763000
0TOP_Control_Clock
#2764001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2765000
0TOP_Control_Clock
#2766001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#2767000
0TOP_Control_Clock
#2768001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2769000
0TOP_Control_Clock
#2770001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001110010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2770002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2771000
0TOP_Control_Clock
#2772001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2773000
0TOP_Control_Clock
#2774001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2775000
0TOP_Control_Clock
#2776001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2777000
0TOP_Control_Clock
#2778001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2779000
0TOP_Control_Clock
#2780001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2781000
0TOP_Control_Clock
#2782001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2783000
0TOP_Control_Clock
#2784001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2785000
0TOP_Control_Clock
#2786001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2787000
0TOP_Control_Clock
#2788001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2789000
0TOP_Control_Clock
#2790001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2790002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2791000
0TOP_Control_Clock
#2792001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2793000
0TOP_Control_Clock
#2794001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2795000
0TOP_Control_Clock
#2796001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2797000
0TOP_Control_Clock
#2798001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2799000
0TOP_Control_Clock
#2800001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2801000
0TOP_Control_Clock
#2802001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2802002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2803000
0TOP_Control_Clock
#2804001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2805000
0TOP_Control_Clock
#2806001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2806002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#2807000
0TOP_Control_Clock
#2808001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#2809000
0TOP_Control_Clock
#2810001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001110010 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#2810002
b00000000000000100000000001110010 TOP_CPU_Inputs_MemReadData
#2811000
0TOP_Control_Clock
#2812001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op2
b01100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000010010000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111110010000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101100 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001101100 TOP_CounterModule_Inputs_Common_WriteValue
#2813000
0TOP_Control_Clock
#2814001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2815000
0TOP_Control_Clock
#2816001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#2817000
0TOP_Control_Clock
#2818001
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#2819000
0TOP_Control_Clock
#2820001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#2821000
0TOP_Control_Clock
#2822001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2822002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2823000
0TOP_Control_Clock
#2824001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2825000
0TOP_Control_Clock
#2826001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2826002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#2827000
0TOP_Control_Clock
#2828001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111101 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2829000
0TOP_Control_Clock
#2830001
1TOP_Control_Clock
b00000000000000000000000000111101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111101 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111101 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#2831000
0TOP_Control_Clock
#2832001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#2833000
0TOP_Control_Clock
#2834001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111101 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111110 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#2835000
0TOP_Control_Clock
#2836001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111110 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111110 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#2837000
0TOP_Control_Clock
#2838001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2838002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2839000
0TOP_Control_Clock
#2840001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111110 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2841000
0TOP_Control_Clock
#2842001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011110100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2843000
0TOP_Control_Clock
#2844001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2845000
0TOP_Control_Clock
#2846001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#2847000
0TOP_Control_Clock
#2848001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#2849000
0TOP_Control_Clock
#2850001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#2851000
0TOP_Control_Clock
#2852001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#2853000
0TOP_Control_Clock
#2854001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2855000
0TOP_Control_Clock
#2856001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2857000
0TOP_Control_Clock
#2858001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2858002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2859000
0TOP_Control_Clock
#2860001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111110 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2861000
0TOP_Control_Clock
#2862001
1TOP_Control_Clock
b00000000000000000000000000111110 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111110 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111110 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000111110 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111110 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111110 TOP_CounterModule_Inputs_Common_Address
#2862002
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
#2863000
0TOP_Control_Clock
#2864001
1TOP_Control_Clock
b00000000000000000000000001100100 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001100100 TOP_InstructionsRAM_Outputs_ReadValue
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#2865000
0TOP_Control_Clock
#2866001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111110 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#2867000
0TOP_Control_Clock
#2868001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2869000
0TOP_Control_Clock
#2870001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001100100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2871000
0TOP_Control_Clock
#2872001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001100100 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001100100 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2873000
0TOP_Control_Clock
#2874001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2874002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#2875000
0TOP_Control_Clock
#2876001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2877000
0TOP_Control_Clock
#2878001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2878002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#2879000
0TOP_Control_Clock
#2880001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001100100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2881000
0TOP_Control_Clock
#2882001
1TOP_Control_Clock
b00000000000000000000000001100100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001100100 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001100100 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#2883000
0TOP_Control_Clock
#2884001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#2885000
0TOP_Control_Clock
#2886001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001100100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#2887000
0TOP_Control_Clock
#2888001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#2889000
0TOP_Control_Clock
#2890001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2890002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2891000
0TOP_Control_Clock
#2892001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2893000
0TOP_Control_Clock
#2894001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001100110 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000001100110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001100110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001100110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2894002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2895000
0TOP_Control_Clock
#2896001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2897000
0TOP_Control_Clock
#2898001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2899000
0TOP_Control_Clock
#2900001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#2901000
0TOP_Control_Clock
#2902001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#2903000
0TOP_Control_Clock
#2904001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2905000
0TOP_Control_Clock
#2906001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
b00110111 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2907000
0TOP_Control_Clock
#2908001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110111 TOP_UARTSim_State_txSimCounter
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2909000
0TOP_Control_Clock
#2910001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00110110 TOP_UARTSim_State_txSimCounter
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2910002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2911000
0TOP_Control_Clock
#2912001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
b00110100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2913000
0TOP_Control_Clock
#2914001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00110100 TOP_UARTSim_State_txSimCounter
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2915000
0TOP_Control_Clock
#2916001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
b00110010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2917000
0TOP_Control_Clock
#2918001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
b00110001 TOP_UARTSim_NextState_txSimCounter
#2919000
0TOP_Control_Clock
#2920001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
b00110000 TOP_UARTSim_NextState_txSimCounter
#2921000
0TOP_Control_Clock
#2922001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
b00101111 TOP_UARTSim_NextState_txSimCounter
#2923000
0TOP_Control_Clock
#2924001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
b00101110 TOP_UARTSim_NextState_txSimCounter
#2925000
0TOP_Control_Clock
#2926001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00101110 TOP_UARTSim_State_txSimCounter
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2927000
0TOP_Control_Clock
#2928001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
b00101100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2929000
0TOP_Control_Clock
#2930001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00101100 TOP_UARTSim_State_txSimCounter
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2930002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2931000
0TOP_Control_Clock
#2932001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
b00101010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2933000
0TOP_Control_Clock
#2934001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
b00101001 TOP_UARTSim_NextState_txSimCounter
#2935000
0TOP_Control_Clock
#2936001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
b00101000 TOP_UARTSim_NextState_txSimCounter
#2937000
0TOP_Control_Clock
#2938001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
b00100111 TOP_UARTSim_NextState_txSimCounter
#2939000
0TOP_Control_Clock
#2940001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
b00100110 TOP_UARTSim_NextState_txSimCounter
#2941000
0TOP_Control_Clock
#2942001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00100110 TOP_UARTSim_State_txSimCounter
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2942002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2943000
0TOP_Control_Clock
#2944001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
b00100100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2945000
0TOP_Control_Clock
#2946001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00100100 TOP_UARTSim_State_txSimCounter
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2946002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2947000
0TOP_Control_Clock
#2948001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
b00100010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2949000
0TOP_Control_Clock
#2950001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00100010 TOP_UARTSim_State_txSimCounter
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#2950002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2951000
0TOP_Control_Clock
#2952001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
b00100000 TOP_UARTSim_NextState_txSimCounter
#2953000
0TOP_Control_Clock
#2954001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
b00011111 TOP_UARTSim_NextState_txSimCounter
#2955000
0TOP_Control_Clock
#2956001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011111 TOP_UARTSim_State_txSimCounter
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2957000
0TOP_Control_Clock
#2958001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
b00011101 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2959000
0TOP_Control_Clock
#2960001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011101 TOP_UARTSim_State_txSimCounter
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2961000
0TOP_Control_Clock
#2962001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00011100 TOP_UARTSim_State_txSimCounter
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#2962002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2963000
0TOP_Control_Clock
#2964001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2965000
0TOP_Control_Clock
#2966001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00011010 TOP_UARTSim_State_txSimCounter
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2967000
0TOP_Control_Clock
#2968001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2969000
0TOP_Control_Clock
#2970001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
b00010111 TOP_UARTSim_NextState_txSimCounter
#2971000
0TOP_Control_Clock
#2972001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
b00010110 TOP_UARTSim_NextState_txSimCounter
#2973000
0TOP_Control_Clock
#2974001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
b00010101 TOP_UARTSim_NextState_txSimCounter
#2975000
0TOP_Control_Clock
#2976001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
b00010100 TOP_UARTSim_NextState_txSimCounter
#2977000
0TOP_Control_Clock
#2978001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00010100 TOP_UARTSim_State_txSimCounter
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2979000
0TOP_Control_Clock
#2980001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
b00010010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2981000
0TOP_Control_Clock
#2982001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00010010 TOP_UARTSim_State_txSimCounter
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2982002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2983000
0TOP_Control_Clock
#2984001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
b00010000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#2985000
0TOP_Control_Clock
#2986001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
b00001111 TOP_UARTSim_NextState_txSimCounter
#2987000
0TOP_Control_Clock
#2988001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
b00001110 TOP_UARTSim_NextState_txSimCounter
#2989000
0TOP_Control_Clock
#2990001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
b00001101 TOP_UARTSim_NextState_txSimCounter
#2991000
0TOP_Control_Clock
#2992001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
b00001100 TOP_UARTSim_NextState_txSimCounter
#2993000
0TOP_Control_Clock
#2994001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00001100 TOP_UARTSim_State_txSimCounter
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#2994002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2995000
0TOP_Control_Clock
#2996001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
b00001010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#2997000
0TOP_Control_Clock
#2998001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00001010 TOP_UARTSim_State_txSimCounter
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#2998002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2999000
0TOP_Control_Clock
#3000001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
b00001000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3001000
0TOP_Control_Clock
#3002001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00001000 TOP_UARTSim_State_txSimCounter
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#3002002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#3003000
0TOP_Control_Clock
#3004001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
b00000110 TOP_UARTSim_NextState_txSimCounter
#3005000
0TOP_Control_Clock
#3006001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
b00000101 TOP_UARTSim_NextState_txSimCounter
#3007000
0TOP_Control_Clock
#3008001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000101 TOP_UARTSim_State_txSimCounter
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3009000
0TOP_Control_Clock
#3010001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
b00000011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3011000
0TOP_Control_Clock
#3012001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000011 TOP_UARTSim_State_txSimCounter
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3013000
0TOP_Control_Clock
#3014001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00000010 TOP_UARTSim_State_txSimCounter
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#3014002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3015000
0TOP_Control_Clock
#3016001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
b00000000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3017000
0TOP_Control_Clock
#3018001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000 TOP_UARTSim_State_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3019000
0TOP_Control_Clock
#3020001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_State_MemReady
#3021000
0TOP_Control_Clock
#3022001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3023000
0TOP_Control_Clock
#3024001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3025000
0TOP_Control_Clock
#3026001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3027000
0TOP_Control_Clock
#3028001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3029000
0TOP_Control_Clock
#3030001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3031000
0TOP_Control_Clock
#3032001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3033000
0TOP_Control_Clock
#3034001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3034002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3035000
0TOP_Control_Clock
#3036001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#3037000
0TOP_Control_Clock
#3038001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3039000
0TOP_Control_Clock
#3040001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3041000
0TOP_Control_Clock
#3042001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3043000
0TOP_Control_Clock
#3044001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3045000
0TOP_Control_Clock
#3046001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3046002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3047000
0TOP_Control_Clock
#3048001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3049000
0TOP_Control_Clock
#3050001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3050002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#3051000
0TOP_Control_Clock
#3052001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#3053000
0TOP_Control_Clock
#3054001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#3054002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#3055000
0TOP_Control_Clock
#3056001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3057000
0TOP_Control_Clock
#3058001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3059000
0TOP_Control_Clock
#3060001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3061000
0TOP_Control_Clock
#3062001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#3063000
0TOP_Control_Clock
#3064001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3065000
0TOP_Control_Clock
#3066001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#3066002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3067000
0TOP_Control_Clock
#3068001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3069000
0TOP_Control_Clock
#3070001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3071000
0TOP_Control_Clock
#3072001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#3073000
0TOP_Control_Clock
#3074001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3075000
0TOP_Control_Clock
#3076001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3077000
0TOP_Control_Clock
#3078001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3079000
0TOP_Control_Clock
#3080001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3081000
0TOP_Control_Clock
#3082001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3083000
0TOP_Control_Clock
#3084001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3085000
0TOP_Control_Clock
#3086001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3086002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3087000
0TOP_Control_Clock
#3088001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#3089000
0TOP_Control_Clock
#3090001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3091000
0TOP_Control_Clock
#3092001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3093000
0TOP_Control_Clock
#3094001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3095000
0TOP_Control_Clock
#3096001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3097000
0TOP_Control_Clock
#3098001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3098002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3099000
0TOP_Control_Clock
#3100001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3101000
0TOP_Control_Clock
#3102001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3102002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#3103000
0TOP_Control_Clock
#3104001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#3105000
0TOP_Control_Clock
#3106001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001100100 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#3106002
b00000000000000100000000001101100 TOP_CPU_Inputs_MemReadData
#3107000
0TOP_Control_Clock
#3108001
1TOP_Control_Clock
b00000000000000000000000001100100 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001100100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001100100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100100 TOP_CPU_ALU_Inputs_Op2
b00100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001100100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110011100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001100100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001100100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00001001000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111001000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001100100 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001100100 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001100100 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001100100 TOP_CounterModule_Inputs_Common_WriteValue
#3109000
0TOP_Control_Clock
#3110001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3111000
0TOP_Control_Clock
#3112001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#3113000
0TOP_Control_Clock
#3114001
1TOP_Control_Clock
b00000000000000000000000001100100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#3115000
0TOP_Control_Clock
#3116001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#3117000
0TOP_Control_Clock
#3118001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3118002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3119000
0TOP_Control_Clock
#3120001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3121000
0TOP_Control_Clock
#3122001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3122002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#3123000
0TOP_Control_Clock
#3124001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111110 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3125000
0TOP_Control_Clock
#3126001
1TOP_Control_Clock
b00000000000000000000000000111110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111110 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111110 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#3127000
0TOP_Control_Clock
#3128001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#3129000
0TOP_Control_Clock
#3130001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111110 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111111 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#3131000
0TOP_Control_Clock
#3132001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111111 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111111 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#3133000
0TOP_Control_Clock
#3134001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3134002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3135000
0TOP_Control_Clock
#3136001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111111 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3137000
0TOP_Control_Clock
#3138001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011111000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3139000
0TOP_Control_Clock
#3140001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3141000
0TOP_Control_Clock
#3142001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#3143000
0TOP_Control_Clock
#3144001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#3145000
0TOP_Control_Clock
#3146001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#3147000
0TOP_Control_Clock
#3148001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#3149000
0TOP_Control_Clock
#3150001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3151000
0TOP_Control_Clock
#3152001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3153000
0TOP_Control_Clock
#3154001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3154002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#3155000
0TOP_Control_Clock
#3156001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3157000
0TOP_Control_Clock
#3158001
1TOP_Control_Clock
b00000000000000000000000000111111 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111111 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111111 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000000111111 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111111 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111111 TOP_CounterModule_Inputs_Common_Address
#3158002
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
#3159000
0TOP_Control_Clock
#3160001
1TOP_Control_Clock
b00000000000000000000000000001010 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001010 TOP_InstructionsRAM_Outputs_ReadValue
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#3161000
0TOP_Control_Clock
#3162001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#3163000
0TOP_Control_Clock
#3164001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3165000
0TOP_Control_Clock
#3166001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000001010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3167000
0TOP_Control_Clock
#3168001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000001010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000001010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3169000
0TOP_Control_Clock
#3170001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#3170002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#3171000
0TOP_Control_Clock
#3172001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3173000
0TOP_Control_Clock
#3174001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3174002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#3175000
0TOP_Control_Clock
#3176001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3177000
0TOP_Control_Clock
#3178001
1TOP_Control_Clock
b00000000000000000000000000001010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001010 TOP_CPU_CMP_Inputs_Lhs
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#3179000
0TOP_Control_Clock
#3180001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#3181000
0TOP_Control_Clock
#3182001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000001010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#3183000
0TOP_Control_Clock
#3184001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#3185000
0TOP_Control_Clock
#3186001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3186002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3187000
0TOP_Control_Clock
#3188001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3189000
0TOP_Control_Clock
#3190001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000001100 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000001100 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b10010000000000000000011000110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001100 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001100 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3190002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#3191000
0TOP_Control_Clock
#3192001
1TOP_Control_Clock
b00000000000000000000000000110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10010000000000000000011000110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3193000
0TOP_Control_Clock
#3194001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#3194002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#3195000
0TOP_Control_Clock
#3196001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#3197000
0TOP_Control_Clock
#3198001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#3199000
0TOP_Control_Clock
#3200001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3201000
0TOP_Control_Clock
#3202001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
b00110111 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3203000
0TOP_Control_Clock
#3204001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110111 TOP_UARTSim_State_txSimCounter
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3205000
0TOP_Control_Clock
#3206001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
b00110110 TOP_UARTSim_State_txSimCounter
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#3206002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3207000
0TOP_Control_Clock
#3208001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
b00110100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3209000
0TOP_Control_Clock
#3210001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00110100 TOP_UARTSim_State_txSimCounter
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3211000
0TOP_Control_Clock
#3212001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
b00110010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3213000
0TOP_Control_Clock
#3214001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
b00110001 TOP_UARTSim_NextState_txSimCounter
#3215000
0TOP_Control_Clock
#3216001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
b00110000 TOP_UARTSim_NextState_txSimCounter
#3217000
0TOP_Control_Clock
#3218001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
b00101111 TOP_UARTSim_NextState_txSimCounter
#3219000
0TOP_Control_Clock
#3220001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
b00101110 TOP_UARTSim_NextState_txSimCounter
#3221000
0TOP_Control_Clock
#3222001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00101110 TOP_UARTSim_State_txSimCounter
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3223000
0TOP_Control_Clock
#3224001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
b00101100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3225000
0TOP_Control_Clock
#3226001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00101100 TOP_UARTSim_State_txSimCounter
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3226002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3227000
0TOP_Control_Clock
#3228001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
b00101010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3229000
0TOP_Control_Clock
#3230001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
b00101001 TOP_UARTSim_NextState_txSimCounter
#3231000
0TOP_Control_Clock
#3232001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
b00101000 TOP_UARTSim_NextState_txSimCounter
#3233000
0TOP_Control_Clock
#3234001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
b00100111 TOP_UARTSim_NextState_txSimCounter
#3235000
0TOP_Control_Clock
#3236001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
b00100110 TOP_UARTSim_NextState_txSimCounter
#3237000
0TOP_Control_Clock
#3238001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00100110 TOP_UARTSim_State_txSimCounter
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3238002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3239000
0TOP_Control_Clock
#3240001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
b00100100 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3241000
0TOP_Control_Clock
#3242001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00100100 TOP_UARTSim_State_txSimCounter
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3242002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#3243000
0TOP_Control_Clock
#3244001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
b00100010 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3245000
0TOP_Control_Clock
#3246001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00100010 TOP_UARTSim_State_txSimCounter
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#3246002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#3247000
0TOP_Control_Clock
#3248001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
b00100000 TOP_UARTSim_NextState_txSimCounter
#3249000
0TOP_Control_Clock
#3250001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
b00011111 TOP_UARTSim_NextState_txSimCounter
#3251000
0TOP_Control_Clock
#3252001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011111 TOP_UARTSim_State_txSimCounter
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3253000
0TOP_Control_Clock
#3254001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
b00011101 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3255000
0TOP_Control_Clock
#3256001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011101 TOP_UARTSim_State_txSimCounter
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3257000
0TOP_Control_Clock
#3258001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
b00011100 TOP_UARTSim_State_txSimCounter
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#3258002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3259000
0TOP_Control_Clock
#3260001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3261000
0TOP_Control_Clock
#3262001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00011010 TOP_UARTSim_State_txSimCounter
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3263000
0TOP_Control_Clock
#3264001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3265000
0TOP_Control_Clock
#3266001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
b00010111 TOP_UARTSim_NextState_txSimCounter
#3267000
0TOP_Control_Clock
#3268001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
b00010110 TOP_UARTSim_NextState_txSimCounter
#3269000
0TOP_Control_Clock
#3270001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
b00010101 TOP_UARTSim_NextState_txSimCounter
#3271000
0TOP_Control_Clock
#3272001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
b00010100 TOP_UARTSim_NextState_txSimCounter
#3273000
0TOP_Control_Clock
#3274001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00010100 TOP_UARTSim_State_txSimCounter
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3275000
0TOP_Control_Clock
#3276001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
b00010010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3277000
0TOP_Control_Clock
#3278001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00010010 TOP_UARTSim_State_txSimCounter
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3278002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3279000
0TOP_Control_Clock
#3280001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
b00010000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3281000
0TOP_Control_Clock
#3282001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
b00001111 TOP_UARTSim_NextState_txSimCounter
#3283000
0TOP_Control_Clock
#3284001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
b00001110 TOP_UARTSim_NextState_txSimCounter
#3285000
0TOP_Control_Clock
#3286001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
b00001101 TOP_UARTSim_NextState_txSimCounter
#3287000
0TOP_Control_Clock
#3288001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
b00001100 TOP_UARTSim_NextState_txSimCounter
#3289000
0TOP_Control_Clock
#3290001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00001100 TOP_UARTSim_State_txSimCounter
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3290002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3291000
0TOP_Control_Clock
#3292001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
b00001010 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3293000
0TOP_Control_Clock
#3294001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00001010 TOP_UARTSim_State_txSimCounter
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3294002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#3295000
0TOP_Control_Clock
#3296001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
b00001000 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3297000
0TOP_Control_Clock
#3298001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00001000 TOP_UARTSim_State_txSimCounter
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#3298002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#3299000
0TOP_Control_Clock
#3300001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
b00000110 TOP_UARTSim_NextState_txSimCounter
#3301000
0TOP_Control_Clock
#3302001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
b00000101 TOP_UARTSim_NextState_txSimCounter
#3303000
0TOP_Control_Clock
#3304001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000101 TOP_UARTSim_State_txSimCounter
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3305000
0TOP_Control_Clock
#3306001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
b00000011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3307000
0TOP_Control_Clock
#3308001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000011 TOP_UARTSim_State_txSimCounter
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3309000
0TOP_Control_Clock
#3310001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
b00000010 TOP_UARTSim_State_txSimCounter
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#3310002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3311000
0TOP_Control_Clock
#3312001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
b00000000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3313000
0TOP_Control_Clock
#3314001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000 TOP_UARTSim_State_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3315000
0TOP_Control_Clock
#3316001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_State_MemReady
#3317000
0TOP_Control_Clock
#3318001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3319000
0TOP_Control_Clock
#3320001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3321000
0TOP_Control_Clock
#3322001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3323000
0TOP_Control_Clock
#3324001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3325000
0TOP_Control_Clock
#3326001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3327000
0TOP_Control_Clock
#3328001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3329000
0TOP_Control_Clock
#3330001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3330002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3331000
0TOP_Control_Clock
#3332001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#3333000
0TOP_Control_Clock
#3334001
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3335000
0TOP_Control_Clock
#3336001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3337000
0TOP_Control_Clock
#3338001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3339000
0TOP_Control_Clock
#3340001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3341000
0TOP_Control_Clock
#3342001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3342002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3343000
0TOP_Control_Clock
#3344001
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3345000
0TOP_Control_Clock
#3346001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3346002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#3347000
0TOP_Control_Clock
#3348001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#3349000
0TOP_Control_Clock
#3350001
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
#3350002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#3351000
0TOP_Control_Clock
#3352001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3353000
0TOP_Control_Clock
#3354001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3355000
0TOP_Control_Clock
#3356001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3357000
0TOP_Control_Clock
#3358001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_State_MemReady
#3359000
0TOP_Control_Clock
#3360001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3361000
0TOP_Control_Clock
#3362001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100100 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#3362002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3363000
0TOP_Control_Clock
#3364001
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3365000
0TOP_Control_Clock
#3366001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3367000
0TOP_Control_Clock
#3368001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#3369000
0TOP_Control_Clock
#3370001
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3371000
0TOP_Control_Clock
#3372001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3373000
0TOP_Control_Clock
#3374001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3375000
0TOP_Control_Clock
#3376001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3377000
0TOP_Control_Clock
#3378001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3379000
0TOP_Control_Clock
#3380001
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3381000
0TOP_Control_Clock
#3382001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3382002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3383000
0TOP_Control_Clock
#3384001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#3385000
0TOP_Control_Clock
#3386001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3387000
0TOP_Control_Clock
#3388001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3389000
0TOP_Control_Clock
#3390001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3391000
0TOP_Control_Clock
#3392001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3393000
0TOP_Control_Clock
#3394001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3394002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3395000
0TOP_Control_Clock
#3396001
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3397000
0TOP_Control_Clock
#3398001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3398002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#3399000
0TOP_Control_Clock
#3400001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_State_MemReady
#3401000
0TOP_Control_Clock
#3402001
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001010 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100100 TOP_UARTSim_Outputs_ReadValue
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
#3402002
b00000000000000100000000001100100 TOP_CPU_Inputs_MemReadData
#3403000
0TOP_Control_Clock
#3404001
1TOP_Control_Clock
b00000000000000000000000000001010 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001010 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001010 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001010 TOP_CPU_ALU_Inputs_Op2
b01010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000001010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111110110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000001010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000001010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000001001000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111001000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001010 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001010 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001010 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000001010 TOP_CounterModule_Inputs_Common_WriteValue
#3405000
0TOP_Control_Clock
#3406001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3407000
0TOP_Control_Clock
#3408001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#3409000
0TOP_Control_Clock
#3410001
1TOP_Control_Clock
b00000000000000000000000000001010 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000000001010 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
0TOP_NextState_MemReady
#3411000
0TOP_Control_Clock
#3412001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
0TOP_State_MemReady
#3413000
0TOP_Control_Clock
#3414001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b01100010 TOP_UARTSim_State_txSimCounter
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3414002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3415000
0TOP_Control_Clock
#3416001
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
b01100000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3417000
0TOP_Control_Clock
#3418001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01100000 TOP_UARTSim_State_txSimCounter
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3418002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#3419000
0TOP_Control_Clock
#3420001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000111111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
b01011110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3421000
0TOP_Control_Clock
#3422001
1TOP_Control_Clock
b00000000000000000000000000111111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111111 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000111111 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
b01011101 TOP_UARTSim_NextState_txSimCounter
#3423000
0TOP_Control_Clock
#3424001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011101 TOP_UARTSim_State_txSimCounter
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#3425000
0TOP_Control_Clock
#3426001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001000000 TOP_CPU_NextState_WBData
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
b01011011 TOP_UARTSim_NextState_txSimCounter
#3427000
0TOP_Control_Clock
#3428001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
b01011010 TOP_UARTSim_NextState_txSimCounter
#3429000
0TOP_Control_Clock
#3430001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001000000 TOP_CPU_Regs_NextState_ReadData
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01011010 TOP_UARTSim_State_txSimCounter
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3430002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3431000
0TOP_Control_Clock
#3432001
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000001000000 TOP_CPU_Regs_State_ReadData
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
b01011000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3433000
0TOP_Control_Clock
#3434001
1TOP_Control_Clock
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011111100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_MemAccessMode
b01011000 TOP_UARTSim_State_txSimCounter
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3435000
0TOP_Control_Clock
#3436001
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
b01010110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3437000
0TOP_Control_Clock
#3438001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
b01010101 TOP_UARTSim_NextState_txSimCounter
#3439000
0TOP_Control_Clock
#3440001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010101 TOP_UARTSim_State_txSimCounter
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#3441000
0TOP_Control_Clock
#3442001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
b01010011 TOP_UARTSim_NextState_txSimCounter
#3443000
0TOP_Control_Clock
#3444001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
b01010010 TOP_UARTSim_NextState_txSimCounter
#3445000
0TOP_Control_Clock
#3446001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01010010 TOP_UARTSim_State_txSimCounter
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3447000
0TOP_Control_Clock
#3448001
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3449000
0TOP_Control_Clock
#3450001
1TOP_Control_Clock
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01010000 TOP_UARTSim_State_txSimCounter
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3450002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#3451000
0TOP_Control_Clock
#3452001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3453000
0TOP_Control_Clock
#3454001
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000001000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000001000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
b00000000000000000000000001000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001000000 TOP_UARTSim_Inputs_Common_Address
b01001110 TOP_UARTSim_State_txSimCounter
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001000000 TOP_CounterModule_Inputs_Common_Address
#3455000
0TOP_Control_Clock
#3456001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
b01001100 TOP_UARTSim_NextState_txSimCounter
#3457000
0TOP_Control_Clock
#3458001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
b01001011 TOP_UARTSim_NextState_txSimCounter
#3459000
0TOP_Control_Clock
#3460001
1TOP_Control_Clock
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001011 TOP_UARTSim_State_txSimCounter
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3461000
0TOP_Control_Clock
#3462001
1TOP_Control_Clock
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
b01001001 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3463000
0TOP_Control_Clock
#3464001
1TOP_Control_Clock
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001001 TOP_UARTSim_State_txSimCounter
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3465000
0TOP_Control_Clock
#3466001
1TOP_Control_Clock
0TOP_CPU_Inputs_MemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01001000 TOP_UARTSim_State_txSimCounter
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
0TOP_State_MemReady
1TOP_NextState_MemReady
#3467000
0TOP_Control_Clock
#3468001
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
b01000110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3469000
0TOP_Control_Clock
#3470001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b01000110 TOP_UARTSim_State_txSimCounter
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3470002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#3471000
0TOP_Control_Clock
#3472001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
b01000100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3473000
0TOP_Control_Clock
#3474001
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
b01000011 TOP_UARTSim_NextState_txSimCounter
#3475000
0TOP_Control_Clock
#3476001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
b01000010 TOP_UARTSim_NextState_txSimCounter
#3477000
0TOP_Control_Clock
#3478001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000011100 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
b01000001 TOP_UARTSim_NextState_txSimCounter
#3479000
0TOP_Control_Clock
#3480001
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000011100 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
b01000000 TOP_UARTSim_NextState_txSimCounter
#3481000
0TOP_Control_Clock
#3482001
1TOP_Control_Clock
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000000000001000000001100111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_MemAccessMode
b01000000 TOP_UARTSim_State_txSimCounter
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_MemAccessMode
1TOP_NextState_MemReady
#3482002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3483000
0TOP_Control_Clock
#3484001
1TOP_Control_Clock
b00000000000000001000000001100111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000001000000001100111 TOP_CPU_NextState_Instruction
b00000000000000001000000001100111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000001000000001100111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
b00111110 TOP_UARTSim_NextState_txSimCounter
1TOP_State_MemReady
#3485000
0TOP_Control_Clock
#3486001
1TOP_Control_Clock
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000001000000001100111 TOP_CPU_ID_Inputs_Instruction
b1100111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000001000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sJALR TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100111 TOP_CPU_ID_Outputs_OpTypeCode
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000001000000001100111 TOP_CPU_State_Instruction
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_MemAccessMode
b00000000000000000000000001100111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_MemAccessMode
b00111110 TOP_UARTSim_State_txSimCounter
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_MemAccessMode
0TOP_NextState_MemReady
#3486002
b00000000000000000000000001100111 TOP_CPU_Inputs_MemReadData
#3487000
0TOP_Control_Clock
#3488001
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
b00111100 TOP_UARTSim_NextState_txSimCounter
0TOP_State_MemReady
#3489000
0TOP_Control_Clock
#3490001
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS1
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHRA
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
b00111011 TOP_UARTSim_NextState_txSimCounter
#3491000
0TOP_Control_Clock
#3492001
1TOP_Control_Clock
0TOP_CPU_Regs_Inputs_Read
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
b00111010 TOP_UARTSim_NextState_txSimCounter
#3493000
0TOP_Control_Clock
#3494001
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110100 TOP_CPU_NextState_WBData
b00000000000000000000000000001000 TOP_CPU_NextState_PCOffset
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
b00111001 TOP_UARTSim_NextState_txSimCounter
#3495000
0TOP_Control_Clock
#3496001
1TOP_Control_Clock
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110100 TOP_CPU_Regs_Inputs_WriteData
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110100 TOP_CPU_State_WBData
b00000000000000000000000000001000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_CPU_NextState_PC
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
b00111000 TOP_UARTSim_NextState_txSimCounter
#3497000
0TOP_Control_Clock
