
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000171                       # Number of seconds simulated
sim_ticks                                   170767000                       # Number of ticks simulated
final_tick                                  170767000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168790                       # Simulator instruction rate (inst/s)
host_op_rate                                   170121                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5742842                       # Simulator tick rate (ticks/s)
host_mem_usage                                 892960                       # Number of bytes of host memory used
host_seconds                                    29.74                       # Real time elapsed on the host
sim_insts                                     5019056                       # Number of instructions simulated
sim_ops                                       5058648                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        121024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu16.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu16.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu17.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu18.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu20.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu21.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu22.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu24.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu25.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu28.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu30.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             166720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        35200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu16.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu19.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu23.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu31.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           1891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu16.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu16.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu17.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu18.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu20.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu21.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu22.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu24.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu25.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu28.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu30.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        206128819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        708708357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8619932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          1873898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           749559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           374780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          1873898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          2248678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu16.inst           374780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu16.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu17.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu18.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.inst           374780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu20.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu21.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu22.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.inst           374780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.data          1873898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu24.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu25.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu28.data          1873898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu30.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.inst           374780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.data          1499119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             976301042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    206128819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8619932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       749559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       374780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      1499119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu16.inst       374780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu19.inst       374780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu23.inst       374780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu31.inst       374780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        218871328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5996475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5996475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5996475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       206128819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       708708357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8619932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         1873898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          749559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          374780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         1873898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         2248678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu16.inst          374780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu16.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu17.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu18.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.inst          374780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu20.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu21.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu22.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.inst          374780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.data         1873898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu24.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu25.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu28.data         1873898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu30.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.inst          374780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.data         1499119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            982297516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2605                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2605                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 166656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  166720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     170723500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2605                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   16                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.164882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.289663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.196526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          238     50.96%     50.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           48     10.28%     61.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30      6.42%     67.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      3.21%     70.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      2.14%     73.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      2.36%     75.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.28%     76.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.50%     78.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          102     21.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          467                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     41198253                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                90023253                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13020000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15821.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34571.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       975.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    976.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2127                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      65136.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2766960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1509750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11380200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             10679760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             64977435                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             41256750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              132570855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            809.555929                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     68391000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      90178500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   718200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   391875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8502000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             10679760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             61953300                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             43909500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              126154635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            770.374700                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     76578750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       5460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      85848750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 35762                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           32604                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1320                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              31024                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 26862                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           86.584580                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1250                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                184                       # Number of system calls
system.cpu00.numCycles                         341535                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            49865                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       326751                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     35762                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            28112                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      246733                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2859                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                   34993                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 748                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           298031                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.212136                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.533521                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 231274     77.60%     77.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   5343      1.79%     79.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   7298      2.45%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                   3801      1.28%     83.12% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   9740      3.27%     86.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                   2686      0.90%     87.29% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   9041      3.03%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   7508      2.52%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  21340      7.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             298031                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.104710                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.956713                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  30342                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              220229                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   16688                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               29691                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1081                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1420                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 354                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               340903                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1331                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1081                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  40902                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  9232                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        21723                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   35664                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              189429                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               337748                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                63495                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1855                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               120578                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            397996                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1682740                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         534903                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              355629                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  42367                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              194                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          194                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  148400                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              45278                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             50021                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             766                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            430                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   333569                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               331                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  306800                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            2582                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         33609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       132953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       298031                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.029423                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.985056                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            140339     47.09%     47.09% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              8584      2.88%     49.97% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            149108     50.03%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        298031                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              185324     60.41%     60.41% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              32987     10.75%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.16% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              41405     13.50%     84.65% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             47081     15.35%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               306800                       # Type of FU issued
system.cpu00.iq.rate                         0.898297                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           914157                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          367524                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       305246                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               306772                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            100                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         5857                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         3343                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked          104                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1081                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  5002                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 620                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            333907                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             112                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               45278                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              50021                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              179                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 578                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          616                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1010                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              306178                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               41061                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             622                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                      88035                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  28172                       # Number of branches executed
system.cpu00.iew.exec_stores                    46974                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.896476                       # Inst execution rate
system.cpu00.iew.wb_sent                       305489                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      305274                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  223228                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  503736                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.893829                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.443145                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         33622                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           246                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             972                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       293186                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.024234                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.804352                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       178326     60.82%     60.82% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        31963     10.90%     71.73% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        56344     19.22%     90.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         5824      1.99%     92.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4          909      0.31%     93.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         2074      0.71%     93.95% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         8642      2.95%     96.89% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          522      0.18%     97.07% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8         8582      2.93%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       293186                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             270603                       # Number of instructions committed
system.cpu00.commit.committedOps               300291                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        86099                       # Number of memory references committed
system.cpu00.commit.loads                       39421                       # Number of loads committed
system.cpu00.commit.membars                       114                       # Number of memory barriers committed
system.cpu00.commit.branches                    27341                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  273760                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                440                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         181340     60.39%     60.39% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         32849     10.94%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.33% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         39421     13.13%     84.46% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        46678     15.54%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          300291                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                8582                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     617528                       # The number of ROB reads
system.cpu00.rob.rob_writes                    672681                       # The number of ROB writes
system.cpu00.timesIdled                           438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         43504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    270603                       # Number of Instructions Simulated
system.cpu00.committedOps                      300291                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.262126                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.262126                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.792314                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.792314                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 469641                       # number of integer regfile reads
system.cpu00.int_regfile_writes                214172                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    4982                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 1039826                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 147106                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 94130                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements            2294                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         770.092562                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             48367                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            3315                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           14.590347                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        70887250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   770.092562                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.752044                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.752044                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          974                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          177934                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         177934                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        38628                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         38628                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         9609                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         9609                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        48237                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          48237                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        48240                       # number of overall hits
system.cpu00.dcache.overall_hits::total         48240                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         2026                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         2026                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        36916                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        36916                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        38942                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        38942                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        38942                       # number of overall misses
system.cpu00.dcache.overall_misses::total        38942                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     40645710                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     40645710                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   2021102510                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   2021102510                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       189500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       189500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        17000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   2061748220                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   2061748220                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   2061748220                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   2061748220                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        40654                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        40654                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        46525                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        46525                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        87179                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        87179                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        87182                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        87182                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.049835                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.049835                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.793466                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.793466                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.446690                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.446690                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.446675                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.446675                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 20062.048371                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 20062.048371                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 54748.686477                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 54748.686477                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        47375                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        47375                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         8500                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 52944.076319                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 52944.076319                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 52944.076319                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 52944.076319                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          902                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    39.217391                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         2109                       # number of writebacks
system.cpu00.dcache.writebacks::total            2109                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         1568                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         1568                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        34016                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        34016                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        35584                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        35584                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        35584                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        35584                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          458                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         2900                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         2900                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         3358                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         3358                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         3358                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         3358                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     16462527                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     16462527                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    148726240                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    148726240                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data    165188767                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total    165188767                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data    165188767                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total    165188767                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.011266                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.011266                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.062332                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.062332                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.038518                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.038518                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.038517                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.038517                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 35944.382096                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 35944.382096                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 51284.910345                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 51284.910345                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        45625                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45625                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         7000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 49192.604824                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 49192.604824                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 49192.604824                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 49192.604824                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             260                       # number of replacements
system.cpu00.icache.tags.tagsinuse         316.321882                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             34115                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             654                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           52.163609                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   316.321882                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.617816                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.617816                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           70640                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          70640                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        34115                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         34115                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        34115                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          34115                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        34115                       # number of overall hits
system.cpu00.icache.overall_hits::total         34115                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          878                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          878                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          878                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          878                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          878                       # number of overall misses
system.cpu00.icache.overall_misses::total          878                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     58099199                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     58099199                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     58099199                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     58099199                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     58099199                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     58099199                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        34993                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        34993                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        34993                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        34993                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        34993                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        34993                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.025091                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.025091                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.025091                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.025091                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.025091                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.025091                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 66172.208428                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 66172.208428                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 66172.208428                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 66172.208428                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 66172.208428                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 66172.208428                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          222                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          222                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          222                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          222                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          222                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          222                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          656                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          656                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          656                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          656                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          656                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          656                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     44826783                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     44826783                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     44826783                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     44826783                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     44826783                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     44826783                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.018747                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.018747                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.018747                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.018747                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.018747                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.018747                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 68333.510671                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 68333.510671                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 68333.510671                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 68333.510671                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 68333.510671                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 68333.510671                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 21220                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           20891                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             238                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              18848                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 15064                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           79.923599                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                    81                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          97911                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            20286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       186437                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     21220                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            15145                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       73657                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   501                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                   18827                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            94201                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.992527                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.090511                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  61710     65.51%     65.51% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2821      2.99%     68.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   1939      2.06%     70.56% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   2914      3.09%     73.66% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   2163      2.30%     75.95% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   2066      2.19%     78.14% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   2232      2.37%     80.51% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   6965      7.39%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  11391     12.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              94201                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.216727                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.904148                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   9105                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               61905                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    2558                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles               20411                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  222                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                151                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               181479                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                  94                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  222                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  15298                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  7092                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1551                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   16673                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles               53365                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               180758                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                50642                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1170                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            263550                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              888468                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         286008                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              250952                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  12595                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               50                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   98988                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              41480                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1004                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             305                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores             21                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   179782                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                63                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  174740                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             728                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          9139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        41627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        94201                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.854970                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.504129                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              6130      6.51%      6.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              1402      1.49%      8.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             86669     92.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         94201                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              106970     61.22%     61.22% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              24580     14.07%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.28% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              42570     24.36%     99.65% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               620      0.35%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               174740                       # Type of FU issued
system.cpu01.iq.rate                         1.784682                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           444407                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          188991                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       171362                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               174740                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         2328                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          427                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         2982                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  222                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  2071                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 161                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            179848                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              49                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               41480                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1004                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                  53                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                221                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              174570                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               42420                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             168                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      43035                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  19826                       # Number of branches executed
system.cpu01.iew.exec_stores                      615                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.782946                       # Inst execution rate
system.cpu01.iew.wb_sent                       171380                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      171362                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  149671                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  258577                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.750181                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.578826                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          9078                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             210                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        92927                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.836990                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.284659                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        27865     29.99%     29.99% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        30906     33.26%     63.24% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2        13406     14.43%     77.67% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         7519      8.09%     85.76% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          328      0.35%     86.11% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4430      4.77%     90.88% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          191      0.21%     91.09% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          433      0.47%     91.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         7849      8.45%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        92927                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             170340                       # Number of instructions committed
system.cpu01.commit.committedOps               170706                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        39729                       # Number of memory references committed
system.cpu01.commit.loads                       39152                       # Number of loads committed
system.cpu01.commit.membars                        15                       # Number of memory barriers committed
system.cpu01.commit.branches                    19757                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  150992                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 29                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         106398     62.33%     62.33% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         24579     14.40%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.73% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         39152     22.94%     99.66% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          577      0.34%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          170706                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                7849                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     264797                       # The number of ROB reads
system.cpu01.rob.rob_writes                    360912                       # The number of ROB writes
system.cpu01.timesIdled                            33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     243623                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    170340                       # Number of Instructions Simulated
system.cpu01.committedOps                      170706                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.574797                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.574797                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.739743                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.739743                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 275006                       # number of integer regfile reads
system.cpu01.int_regfile_writes                133925                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  641445                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 117808                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 47289                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   85                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             295                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         105.260894                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             37247                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             848                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           43.923349                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   105.260894                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.102794                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.102794                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          553                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.540039                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           80872                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          80872                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        36887                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         36887                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          351                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          351                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data            1                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        37238                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          37238                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        37240                       # number of overall hits
system.cpu01.dcache.overall_hits::total         37240                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2511                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2511                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          203                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          203                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           18                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           15                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2714                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2714                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2715                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2715                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     41128464                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     41128464                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      5764250                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      5764250                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       130377                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       130377                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data         8500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       197000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       197000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     46892714                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     46892714                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     46892714                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     46892714                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        39398                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        39398                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        39952                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        39952                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        39955                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        39955                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.063734                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.063734                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.366426                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.366426                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.937500                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.937500                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.067932                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.067932                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.067951                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.067951                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 16379.316607                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 16379.316607                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 28395.320197                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 28395.320197                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  7243.166667                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  7243.166667                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data   566.666667                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total   566.666667                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 17278.081798                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 17278.081798                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 17271.717864                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 17271.717864                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         4340                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          180                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             253                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    17.154150                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          180                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          187                       # number of writebacks
system.cpu01.dcache.writebacks::total             187                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1753                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1753                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          104                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          104                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1857                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1857                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1857                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1857                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          758                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           99                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           18                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           15                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          857                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          857                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          858                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          858                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     14925761                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     14925761                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      2163000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      2163000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        93623                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        93623                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       177500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       177500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     17088761                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     17088761                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     17100261                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     17100261                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.019240                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.019240                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.178700                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.178700                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.937500                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.021451                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.021451                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.021474                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.021474                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 19690.977573                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 19690.977573                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 21848.484848                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 21848.484848                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  5201.277778                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5201.277778                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data   366.666667                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total   366.666667                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 19940.211202                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 19940.211202                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 19930.374126                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 19930.374126                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          13.280738                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             18742                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          340.763636                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    13.280738                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.025939                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.025939                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           37709                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          37709                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        18742                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         18742                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        18742                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          18742                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        18742                       # number of overall hits
system.cpu01.icache.overall_hits::total         18742                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           85                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           85                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           85                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           85                       # number of overall misses
system.cpu01.icache.overall_misses::total           85                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      5516447                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      5516447                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      5516447                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      5516447                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      5516447                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      5516447                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        18827                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        18827                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        18827                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        18827                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        18827                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        18827                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.004515                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.004515                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.004515                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.004515                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.004515                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.004515                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 64899.376471                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 64899.376471                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 64899.376471                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 64899.376471                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 64899.376471                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 64899.376471                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           30                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           30                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           30                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           55                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           55                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           55                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3718279                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3718279                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3718279                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3718279                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3718279                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3718279                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.002921                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.002921                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.002921                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.002921                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.002921                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.002921                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 67605.072727                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 67605.072727                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 67605.072727                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 67605.072727                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 67605.072727                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 67605.072727                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 20795                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           20463                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             235                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              18626                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 14846                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           79.705788                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                    87                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          97361                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            20178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       184665                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     20795                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            14933                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       73711                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   495                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                   18813                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            94144                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.975038                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.086606                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  62110     65.97%     65.97% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   2673      2.84%     68.81% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   1967      2.09%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   2764      2.94%     73.84% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   2159      2.29%     76.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   1974      2.10%     78.23% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   2337      2.48%     80.71% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   6769      7.19%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  11391     12.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              94144                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.213587                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.896704                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   8947                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               62190                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    2749                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles               20039                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  219                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                153                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               179893                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 102                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  219                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  15165                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  8078                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         1612                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   16421                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles               52649                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               179121                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                50226                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  796                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            260458                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              880463                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         283738                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              247618                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  12837                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   98967                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              41318                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1005                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             329                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores             28                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   178177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                61                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  173333                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             744                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          9311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        42271                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        94144                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.841148                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.525700                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              6719      7.14%      7.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1517      1.61%      8.75% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             85908     91.25%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         94144                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              105440     60.83%     60.83% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              24580     14.18%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.01% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              42697     24.63%     99.64% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               616      0.36%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               173333                       # Type of FU issued
system.cpu02.iq.rate                         1.780312                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           441552                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          187556                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       169618                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               173333                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2389                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          428                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         3317                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  219                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2755                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 194                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            178241                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               41318                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1005                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                  51                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                218                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              173160                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               42544                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             171                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      43155                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  19384                       # Number of branches executed
system.cpu02.iew.exec_stores                      611                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.778536                       # Inst execution rate
system.cpu02.iew.wb_sent                       169637                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      169618                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  148292                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  255765                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.742155                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.579798                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          9250                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             207                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        92852                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.819315                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.286747                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        28696     30.91%     30.91% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        30383     32.72%     63.63% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2        13226     14.24%     77.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         7428      8.00%     85.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          319      0.34%     86.21% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         4341      4.68%     90.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          200      0.22%     91.11% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          445      0.48%     91.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         7814      8.42%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        92852                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             168561                       # Number of instructions committed
system.cpu02.commit.committedOps               168927                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        39506                       # Number of memory references committed
system.cpu02.commit.loads                       38929                       # Number of loads committed
system.cpu02.commit.membars                        15                       # Number of memory barriers committed
system.cpu02.commit.branches                    19312                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  149658                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 29                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         104842     62.06%     62.06% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         24579     14.55%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.61% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         38929     23.04%     99.66% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          577      0.34%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          168927                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                7814                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     263150                       # The number of ROB reads
system.cpu02.rob.rob_writes                    357713                       # The number of ROB writes
system.cpu02.timesIdled                            32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          3217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     244173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    168561                       # Number of Instructions Simulated
system.cpu02.committedOps                      168927                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.577601                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.577601                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.731299                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.731299                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 273009                       # number of integer regfile reads
system.cpu02.int_regfile_writes                133278                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  636576                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 115207                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 47065                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   85                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             345                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         105.025918                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             36925                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             901                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           40.982242                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   105.025918                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.102564                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.102564                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          546                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           80492                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          80492                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        36624                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         36624                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          294                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          294                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            1                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data        36918                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          36918                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        36920                       # number of overall hits
system.cpu02.dcache.overall_hits::total         36920                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2561                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2561                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          260                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           20                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           14                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2821                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2821                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2822                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2822                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     43894998                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     43894998                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      7166253                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      7166253                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       199400                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       199400                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       162000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       162000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     51061251                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     51061251                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     51061251                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     51061251                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        39185                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        39185                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        39739                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        39739                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        39742                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        39742                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.065357                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.065357                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.469314                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.469314                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.952381                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.952381                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.070988                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.070988                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.071008                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.071008                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 17139.788364                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 17139.788364                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 27562.511538                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 27562.511538                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         9970                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         9970                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data   857.142857                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total   857.142857                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 18100.408011                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 18100.408011                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 18093.993976                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 18093.993976                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         5389                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          269                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             254                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    21.216535                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          269                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          221                       # number of writebacks
system.cpu02.dcache.writebacks::total             221                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1780                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1780                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          134                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          134                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1914                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1914                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1914                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1914                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          781                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          781                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          126                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          126                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           20                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           14                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          907                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          908                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     16397002                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     16397002                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      2638999                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      2638999                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       157600                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       157600                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       145500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       145500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     19036001                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     19036001                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     19039001                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     19039001                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.019931                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.019931                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.227437                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.227437                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.952381                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.022824                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.022824                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.022847                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.022847                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 20994.880922                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 20994.880922                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 20944.436508                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 20944.436508                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         7880                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7880                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data   535.714286                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total   535.714286                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 20987.873208                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 20987.873208                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 20968.062775                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 20968.062775                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          13.036988                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             18734                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          340.618182                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    13.036988                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.025463                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.025463                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           37681                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          37681                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        18734                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         18734                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        18734                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          18734                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        18734                       # number of overall hits
system.cpu02.icache.overall_hits::total         18734                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           79                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           79                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           79                       # number of overall misses
system.cpu02.icache.overall_misses::total           79                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      4778937                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      4778937                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      4778937                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      4778937                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      4778937                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      4778937                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        18813                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        18813                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        18813                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        18813                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        18813                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        18813                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.004199                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.004199                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.004199                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.004199                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.004199                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.004199                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 60492.873418                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 60492.873418                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 60492.873418                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 60492.873418                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 60492.873418                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 60492.873418                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           24                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           24                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           24                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           55                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           55                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           55                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      3198289                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      3198289                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      3198289                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      3198289                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      3198289                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      3198289                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.002924                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.002924                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.002924                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.002924                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.002924                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.002924                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 58150.709091                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 58150.709091                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 58150.709091                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 58150.709091                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 58150.709091                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 58150.709091                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 21310                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           20991                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             234                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              18803                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 15069                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           80.141467                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                    81                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          97001                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            19859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       186494                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     21310                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            15150                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       74048                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   491                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                   18674                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            94160                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.993585                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.114847                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  62254     66.12%     66.12% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   2696      2.86%     68.98% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   1689      1.79%     70.77% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   2630      2.79%     73.57% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   2269      2.41%     75.97% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   1651      1.75%     77.73% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   2572      2.73%     80.46% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   6203      6.59%     87.05% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  12196     12.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              94160                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.219688                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.922599                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   9123                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               61688                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    2384                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles               20748                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  217                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                151                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               182175                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  217                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  15695                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  7059                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles          771                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   16371                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles               54047                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               181375                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                51462                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  967                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            264884                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              891433                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         286845                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              252235                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  12645                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                  102617                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              41595                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores               978                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             328                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores             33                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   180545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                42                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  175830                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             788                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          9226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        42424                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        94160                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.867353                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.483472                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              5588      5.93%      5.93% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1314      1.40%      7.33% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             87258     92.67%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         94160                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              107489     61.13%     61.13% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              24580     13.98%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.11% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              43158     24.55%     99.66% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               603      0.34%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               175830                       # Type of FU issued
system.cpu03.iq.rate                         1.812662                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           446606                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          189819                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       171944                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               175830                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         2367                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          417                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         3492                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  217                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  2177                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 188                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            180590                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               1                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               41595                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts                978                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               17                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                  73                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                217                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              175659                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               43005                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             169                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      43602                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  19989                       # Number of branches executed
system.cpu03.iew.exec_stores                      597                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.810899                       # Inst execution rate
system.cpu03.iew.wb_sent                       171962                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      171944                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  150274                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  259857                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.772600                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.578295                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          9165                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             206                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        92881                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.844952                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.273552                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        27166     29.25%     29.25% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        31196     33.59%     62.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2        13627     14.67%     77.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         7778      8.37%     85.88% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          361      0.39%     86.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         4451      4.79%     91.06% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          119      0.13%     91.19% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          300      0.32%     91.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         7883      8.49%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        92881                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             170995                       # Number of instructions committed
system.cpu03.commit.committedOps               171361                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        39789                       # Number of memory references committed
system.cpu03.commit.loads                       39228                       # Number of loads committed
system.cpu03.commit.membars                        15                       # Number of memory barriers committed
system.cpu03.commit.branches                    19925                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  151479                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 29                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         106993     62.44%     62.44% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         24579     14.34%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.78% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         39228     22.89%     99.67% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          561      0.33%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          171361                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                7883                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     265459                       # The number of ROB reads
system.cpu03.rob.rob_writes                    362399                       # The number of ROB writes
system.cpu03.timesIdled                            31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     244533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    170995                       # Number of Instructions Simulated
system.cpu03.committedOps                      171361                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.567274                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.567274                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.762817                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.762817                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 276387                       # number of integer regfile reads
system.cpu03.int_regfile_writes                134089                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  644904                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 118876                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 47322                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   19                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             359                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         104.310200                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             37675                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             911                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           41.355653                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   104.310200                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.101865                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.101865                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          552                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           81031                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          81031                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        37384                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         37384                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          284                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          284                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.demand_hits::cpu03.data        37668                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          37668                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        37670                       # number of overall hits
system.cpu03.dcache.overall_hits::total         37670                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2107                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2107                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          270                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          270                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2377                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2377                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2378                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2378                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     39148986                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     39148986                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      6626250                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      6626250                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        24492                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        24492                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        13500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        13500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     45775236                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     45775236                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     45775236                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     45775236                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        39491                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        39491                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        40045                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        40045                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        40048                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        40048                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.053354                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.053354                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.487365                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.487365                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.059358                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.059358                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.059379                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.059379                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 18580.439487                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 18580.439487                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 24541.666667                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 24541.666667                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6123                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6123                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         4500                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         4500                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 19257.566681                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 19257.566681                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 19249.468461                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 19249.468461                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         4923                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          367                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             283                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    17.395760                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          367                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          172                       # number of writebacks
system.cpu03.dcache.writebacks::total             172                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1321                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1321                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          139                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          139                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1460                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1460                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1460                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1460                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          786                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          786                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          131                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          917                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          917                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          918                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          918                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     15606006                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     15606006                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      2442500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      2442500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        17508                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        17508                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     18048506                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     18048506                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     18051006                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     18051006                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.019903                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.019903                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.236462                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.236462                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.022899                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.022899                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.022922                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.022922                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 19854.969466                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 19854.969466                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 18645.038168                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 18645.038168                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         4377                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4377                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         3000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 19682.122137                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 19682.122137                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 19663.405229                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 19663.405229                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          13.032248                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             18593                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          338.054545                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    13.032248                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.025454                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.025454                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           37403                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          37403                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        18593                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         18593                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        18593                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          18593                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        18593                       # number of overall hits
system.cpu03.icache.overall_hits::total         18593                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           81                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           81                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           81                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           81                       # number of overall misses
system.cpu03.icache.overall_misses::total           81                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      4654626                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      4654626                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      4654626                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      4654626                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      4654626                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      4654626                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        18674                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        18674                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        18674                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        18674                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        18674                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        18674                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.004338                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.004338                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.004338                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.004338                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.004338                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.004338                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 57464.518519                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 57464.518519                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 57464.518519                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 57464.518519                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 57464.518519                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 57464.518519                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           26                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           26                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           26                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           55                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           55                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           55                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2832579                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2832579                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2832579                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2832579                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2832579                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2832579                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.002945                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.002945                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.002945                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.002945                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 51501.436364                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 51501.436364                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 51501.436364                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 51501.436364                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 51501.436364                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 51501.436364                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 20111                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           19774                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             235                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              18213                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 14489                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           79.553066                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                    90                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          96459                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            19679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       181985                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     20111                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            14579                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       74409                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   495                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                   18727                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  52                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            94343                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.942349                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.090399                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  63366     67.17%     67.17% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   2359      2.50%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   1556      1.65%     71.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   2749      2.91%     74.23% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   2256      2.39%     76.62% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1606      1.70%     78.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   2755      2.92%     81.24% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   5623      5.96%     87.20% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  12073     12.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              94343                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.208493                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.886657                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   8781                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               62726                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    2356                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles               20262                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  218                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                166                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               177826                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  218                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  15238                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  8681                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         2114                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   15928                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles               52164                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               176939                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                49963                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  355                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            256066                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              869697                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         280705                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              242743                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  13322                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               61                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           59                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                  100037                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              41119                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1060                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             343                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores             34                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   176024                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                67                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  171362                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             847                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          9743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        44614                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        94343                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.816372                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.561769                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              7815      8.28%      8.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1694      1.80%     10.08% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             84834     89.92%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         94343                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              103101     60.17%     60.17% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              24580     14.34%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.51% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              43044     25.12%     99.63% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               637      0.37%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               171362                       # Type of FU issued
system.cpu04.iq.rate                         1.776527                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           437912                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          185841                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       167000                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               171362                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         2508                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          471                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         3971                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  218                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  3133                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 392                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            176094                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               41119                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1060                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               44                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 208                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                218                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              171185                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               42889                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             175                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      43518                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  18740                       # Number of branches executed
system.cpu04.iew.exec_stores                      629                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.774692                       # Inst execution rate
system.cpu04.iew.wb_sent                       167023                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      167000                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  146366                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  251995                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.731306                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.580829                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          9681                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             206                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        92991                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.788861                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.259583                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        28869     31.04%     31.04% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        30456     32.75%     63.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2        13701     14.73%     78.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         7450      8.01%     86.54% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          353      0.38%     86.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         4071      4.38%     91.30% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           61      0.07%     91.36% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          233      0.25%     91.62% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         7797      8.38%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        92991                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             165982                       # Number of instructions committed
system.cpu04.commit.committedOps               166348                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        39200                       # Number of memory references committed
system.cpu04.commit.loads                       38611                       # Number of loads committed
system.cpu04.commit.membars                        15                       # Number of memory barriers committed
system.cpu04.commit.branches                    18665                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  147726                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 29                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         102569     61.66%     61.66% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         24579     14.78%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         38611     23.21%     99.65% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          589      0.35%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          166348                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                7797                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     261158                       # The number of ROB reads
system.cpu04.rob.rob_writes                    353475                       # The number of ROB writes
system.cpu04.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          2116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     245075                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    165982                       # Number of Instructions Simulated
system.cpu04.committedOps                      166348                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.581141                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.581141                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.720752                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.720752                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 270107                       # number of integer regfile reads
system.cpu04.int_regfile_writes                132278                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  629799                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 111292                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 46810                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  137                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             355                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         103.934091                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             37374                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             912                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           40.980263                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   103.934091                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.101498                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.101498                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           79895                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          79895                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        37083                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         37083                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          284                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          284                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            3                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data        37367                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          37367                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        37369                       # number of overall hits
system.cpu04.dcache.overall_hits::total         37369                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1778                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1778                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          270                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          270                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           30                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           16                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2048                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2048                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2049                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2049                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     39350234                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     39350234                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      8343500                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      8343500                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       271398                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       271398                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       178500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       178500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     47693734                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     47693734                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     47693734                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     47693734                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        38861                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        38861                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        39415                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        39415                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        39418                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        39418                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.045753                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.045753                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.487365                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.487365                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.051960                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.051960                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.051981                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.051981                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 22131.740157                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 22131.740157                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 30901.851852                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 30901.851852                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  9046.600000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  9046.600000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data          750                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          750                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 23287.956055                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 23287.956055                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 23276.590532                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 23276.590532                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         6230                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          463                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             297                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.976431                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          463                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          131                       # number of writebacks
system.cpu04.dcache.writebacks::total             131                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          991                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          991                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          139                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          139                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1130                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1130                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1130                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1130                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          787                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          787                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          131                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           30                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           16                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          918                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          918                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          919                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          919                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     17099007                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     17099007                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      2941000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      2941000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       211602                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       211602                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       159000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       159000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     20040007                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     20040007                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     20042507                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     20042507                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.020252                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.020252                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.236462                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.236462                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.023291                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.023291                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.023314                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.023314                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 21726.819568                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 21726.819568                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 22450.381679                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 22450.381679                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  7053.400000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7053.400000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data   468.750000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total   468.750000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 21830.072985                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 21830.072985                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 21809.039173                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 21809.039173                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          13.022187                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             18657                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          352.018868                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    13.022187                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.025434                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.025434                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           37507                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          37507                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        18657                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         18657                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        18657                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          18657                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        18657                       # number of overall hits
system.cpu04.icache.overall_hits::total         18657                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           70                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           70                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           70                       # number of overall misses
system.cpu04.icache.overall_misses::total           70                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      2941675                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      2941675                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      2941675                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      2941675                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      2941675                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      2941675                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        18727                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        18727                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        18727                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        18727                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        18727                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        18727                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.003738                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003738                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.003738                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003738                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.003738                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003738                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 42023.928571                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 42023.928571                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 42023.928571                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 42023.928571                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 42023.928571                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 42023.928571                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           17                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           17                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           17                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           53                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           53                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      2155296                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      2155296                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      2155296                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      2155296                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      2155296                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      2155296                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.002830                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.002830                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.002830                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.002830                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.002830                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.002830                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 40665.962264                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 40665.962264                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 40665.962264                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 40665.962264                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 40665.962264                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 40665.962264                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 19473                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           19123                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             238                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              17818                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 14150                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           79.414076                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                    88                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          95913                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            19735                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       179466                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     19473                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            14238                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       73820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   505                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                   18771                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            93815                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.927176                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.028282                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  61948     66.03%     66.03% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   2698      2.88%     68.91% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   1835      1.96%     70.86% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   3318      3.54%     74.40% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   2230      2.38%     76.78% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   2455      2.62%     79.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   2558      2.73%     82.12% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   6251      6.66%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  10522     11.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              93815                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.203028                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.871133                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   8634                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               62693                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    2458                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles               19807                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  223                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                168                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               175149                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  223                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  14802                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                 10019                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         1051                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   15851                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles               51869                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               174235                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   6                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                49302                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  644                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands            250995                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              856609                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         277020                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              237661                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  13330                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   97367                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              40753                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1040                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             339                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores             29                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   173268                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                41                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  171204                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             847                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          9719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        44147                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        93815                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.824911                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.547954                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              7309      7.79%      7.79% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1808      1.93%      9.72% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             84698     90.28%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         93815                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              100788     58.87%     58.87% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              24580     14.36%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.23% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              45224     26.42%     99.64% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               612      0.36%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               171204                       # Type of FU issued
system.cpu05.iq.rate                         1.784993                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           437068                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          183038                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       164305                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               171204                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         2496                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          478                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         6500                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  223                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  3496                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 616                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            173312                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              12                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               40753                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1040                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               17                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   39                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 377                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                221                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              171021                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               45069                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             181                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      45671                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  18064                       # Number of branches executed
system.cpu05.iew.exec_stores                      602                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.783085                       # Inst execution rate
system.cpu05.iew.wb_sent                       164331                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      164305                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  144020                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  246937                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.713063                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.583226                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          9657                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             209                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        92465                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.769210                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.257807                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        29490     31.89%     31.89% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        29727     32.15%     64.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2        13756     14.88%     78.92% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         7229      7.82%     86.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          340      0.37%     87.11% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         3923      4.24%     91.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           58      0.06%     91.41% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          195      0.21%     91.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         7747      8.38%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        92465                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             163224                       # Number of instructions committed
system.cpu05.commit.committedOps               163590                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        38819                       # Number of memory references committed
system.cpu05.commit.loads                       38257                       # Number of loads committed
system.cpu05.commit.membars                        15                       # Number of memory barriers committed
system.cpu05.commit.branches                    17982                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  145651                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 29                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         100192     61.25%     61.25% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         24579     15.02%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         38257     23.39%     99.66% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          562      0.34%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          163590                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                7747                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     257900                       # The number of ROB reads
system.cpu05.rob.rob_writes                    347913                       # The number of ROB writes
system.cpu05.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          2098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     245621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    163224                       # Number of Instructions Simulated
system.cpu05.committedOps                      163590                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.587616                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.587616                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.701792                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.701792                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 269522                       # number of integer regfile reads
system.cpu05.int_regfile_writes                131258                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  628182                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 107338                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 46392                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             355                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         101.955101                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             37058                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             908                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           40.812775                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   101.955101                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.099566                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.099566                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          553                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.540039                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           79134                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          79134                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        36767                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         36767                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          284                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          284                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data        37051                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          37051                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        37053                       # number of overall hits
system.cpu05.dcache.overall_hits::total         37053                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1772                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1772                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          270                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          270                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            6                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2042                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2042                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2043                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2043                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     45895984                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     45895984                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      7903500                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      7903500                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        60478                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        60478                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        28999                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        28999                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     53799484                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     53799484                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     53799484                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     53799484                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        38539                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        38539                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        39093                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        39093                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        39096                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        39096                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.045979                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.045979                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.487365                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.487365                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.052234                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.052234                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.052256                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.052256                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 25900.668172                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 25900.668172                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 29272.222222                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 29272.222222                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 10079.666667                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 10079.666667                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         3000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 26346.466210                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 26346.466210                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 26333.570240                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 26333.570240                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         8830                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             482                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    18.319502                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          161                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          150                       # number of writebacks
system.cpu05.dcache.writebacks::total             150                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          988                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          988                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          139                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          139                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1127                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1127                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1127                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1127                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          784                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          784                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          131                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            6                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          915                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          915                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          916                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          916                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     22529004                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     22529004                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      2891250                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      2891250                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        49522                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        49522                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        26501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        26501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     25420254                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     25420254                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     25422754                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     25422754                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020343                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020343                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.236462                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.236462                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.023406                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.023406                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.023430                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.023430                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 28735.974490                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 28735.974490                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 22070.610687                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 22070.610687                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  8253.666667                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8253.666667                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         1875                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 27781.698361                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 27781.698361                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 27754.098253                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 27754.098253                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          13.273819                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             18704                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs                 334                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    13.273819                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.025925                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.025925                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           37598                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          37598                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        18704                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         18704                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        18704                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          18704                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        18704                       # number of overall hits
system.cpu05.icache.overall_hits::total         18704                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           67                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           67                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           67                       # number of overall misses
system.cpu05.icache.overall_misses::total           67                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      2236246                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      2236246                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      2236246                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      2236246                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      2236246                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      2236246                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        18771                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        18771                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        18771                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        18771                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        18771                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        18771                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.003569                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003569                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.003569                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003569                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.003569                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003569                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 33376.805970                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 33376.805970                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 33376.805970                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 33376.805970                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 33376.805970                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 33376.805970                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           11                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           11                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           11                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           56                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           56                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           56                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1973254                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1973254                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1973254                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1973254                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1973254                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1973254                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.002983                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.002983                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.002983                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.002983                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.002983                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.002983                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 35236.678571                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 35236.678571                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 35236.678571                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 35236.678571                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 35236.678571                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 35236.678571                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 20395                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           20055                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             238                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              18156                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 14625                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           80.551884                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                    83                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          95369                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            19816                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       183148                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     20395                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            14708                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       73022                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   501                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                   18751                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            93096                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.981492                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.107697                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  61820     66.40%     66.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   2441      2.62%     69.03% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   1748      1.88%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   2589      2.78%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   2242      2.41%     76.09% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1703      1.83%     77.92% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   2586      2.78%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   5970      6.41%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  11997     12.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              93096                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.213854                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.920414                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   8844                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               61326                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    2532                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles               20173                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  221                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                153                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               178726                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  221                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  15256                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  6935                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2016                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   16110                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles               52558                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               177853                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                50032                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  776                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands            257852                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              874231                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         282028                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              244748                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  13093                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               57                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           56                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   98984                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              41177                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1019                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             328                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores             28                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   176865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                69                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  171722                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             799                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          9519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        43857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        93096                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.844569                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.520578                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              6504      6.99%      6.99% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1462      1.57%      8.56% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             85130     91.44%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         93096                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              104010     60.57%     60.57% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              24580     14.31%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.88% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              42502     24.75%     99.63% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               630      0.37%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               171722                       # Type of FU issued
system.cpu06.iq.rate                         1.800606                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           437337                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          186460                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       167998                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               171722                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         2434                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          434                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         3326                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  221                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2126                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 169                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            176937                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               41177                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1019                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               42                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  53                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                220                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              171545                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               42350                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             175                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                      42972                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  18999                       # Number of branches executed
system.cpu06.iew.exec_stores                      622                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.798750                       # Inst execution rate
system.cpu06.iew.wb_sent                       168018                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      167998                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  147316                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  254032                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.761558                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.579911                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          9459                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             209                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        91773                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.824229                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.270503                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        27334     29.78%     29.78% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        30609     33.35%     63.14% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2        13710     14.94%     78.08% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         7525      8.20%     86.28% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          310      0.34%     86.61% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         4107      4.48%     91.09% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           62      0.07%     91.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          264      0.29%     91.44% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         7852      8.56%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        91773                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             167049                       # Number of instructions committed
system.cpu06.commit.committedOps               167415                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        39328                       # Number of memory references committed
system.cpu06.commit.loads                       38743                       # Number of loads committed
system.cpu06.commit.membars                        15                       # Number of memory barriers committed
system.cpu06.commit.branches                    18932                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  148526                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 29                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         103508     61.83%     61.83% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         24579     14.68%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         38743     23.14%     99.65% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          585      0.35%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          167415                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                7852                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     260730                       # The number of ROB reads
system.cpu06.rob.rob_writes                    355138                       # The number of ROB writes
system.cpu06.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          2273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     246165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    167049                       # Number of Instructions Simulated
system.cpu06.committedOps                      167415                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.570904                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.570904                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.751607                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.751607                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 270699                       # number of integer regfile reads
system.cpu06.int_regfile_writes                132637                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  631179                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 112846                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 46845                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  119                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             346                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         105.241146                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             37519                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             902                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           41.595344                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   105.241146                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.102775                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.102775                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           80133                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          80133                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        37232                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         37232                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          280                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          280                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data        37512                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          37512                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        37514                       # number of overall hits
system.cpu06.dcache.overall_hits::total         37514                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1748                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1748                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          274                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           29                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           22                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2022                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2022                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2023                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2023                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     34347975                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     34347975                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      6532498                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      6532498                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       203770                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       203770                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        12500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       236000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       236000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     40880473                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     40880473                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     40880473                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     40880473                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        38980                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        38980                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        39534                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        39534                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        39537                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        39537                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.044844                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.044844                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.494585                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.494585                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.051146                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.051146                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.051167                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.051167                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 19649.871281                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 19649.871281                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 23841.233577                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 23841.233577                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  7026.551724                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  7026.551724                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data   568.181818                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total   568.181818                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 20217.840257                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 20217.840257                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 20207.846268                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 20207.846268                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         4831                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          219                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             311                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    15.533762                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          219                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          133                       # number of writebacks
system.cpu06.dcache.writebacks::total             133                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          972                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          972                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          141                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1113                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1113                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1113                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1113                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          776                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          776                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          133                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           29                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           22                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          909                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          910                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     15419016                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     15419016                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      2447001                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      2447001                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       141730                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       141730                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       207500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       207500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     17866017                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     17866017                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     17868517                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     17868517                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.019908                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.019908                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.240072                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.240072                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.022993                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.022993                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.023016                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.023016                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 19869.865979                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 19869.865979                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 18398.503759                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 18398.503759                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  4887.241379                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4887.241379                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data   363.636364                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total   363.636364                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 19654.584158                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 19654.584158                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 19635.732967                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 19635.732967                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          13.454489                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             18677                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          327.666667                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    13.454489                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.026278                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.026278                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           37559                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          37559                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        18677                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         18677                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        18677                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          18677                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        18677                       # number of overall hits
system.cpu06.icache.overall_hits::total         18677                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           74                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           74                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           74                       # number of overall misses
system.cpu06.icache.overall_misses::total           74                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      3000896                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      3000896                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      3000896                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      3000896                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      3000896                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      3000896                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        18751                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        18751                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        18751                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        18751                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        18751                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        18751                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.003946                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003946                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.003946                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003946                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.003946                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003946                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 40552.648649                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 40552.648649                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 40552.648649                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 40552.648649                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 40552.648649                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 40552.648649                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           17                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           17                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           17                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           57                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           57                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           57                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      2220813                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      2220813                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      2220813                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      2220813                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      2220813                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      2220813                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.003040                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.003040                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.003040                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.003040                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.003040                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.003040                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 38961.631579                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 38961.631579                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 38961.631579                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 38961.631579                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 38961.631579                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 38961.631579                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 19358                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           19004                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             236                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              17500                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 14096                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           80.548571                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                    89                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          94803                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            19656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       179052                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     19358                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            14185                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       72777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   497                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                   18753                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  48                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            92689                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.946240                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.085452                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  61969     66.86%     66.86% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2450      2.64%     69.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   1713      1.85%     71.35% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   2571      2.77%     74.12% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   2218      2.39%     76.52% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1731      1.87%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   2583      2.79%     81.17% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   5851      6.31%     87.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  11603     12.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              92689                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.204192                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.888674                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   8606                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               61627                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    2488                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles               19749                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  219                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                169                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               174796                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  219                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  14839                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8925                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         1805                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   15758                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles               51143                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               173893                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                49003                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  311                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands            250246                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              854884                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         276542                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              236794                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  13449                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               50                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   97284                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              40732                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1055                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             343                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores             34                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   172907                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                56                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  168532                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             856                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          9807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        44709                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        92689                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.818252                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.558489                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              7563      8.16%      8.16% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              1720      1.86%     10.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             83406     89.98%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         92689                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              100361     59.55%     59.55% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              24580     14.58%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              42958     25.49%     99.62% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               633      0.38%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               168532                       # Type of FU issued
system.cpu07.iq.rate                         1.777707                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           430607                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          182777                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       163851                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               168532                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         2524                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          477                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         4278                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  219                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  3069                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 642                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            172966                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               40732                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1055                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 469                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                218                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              168349                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               42803                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             181                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                      43425                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  17949                       # Number of branches executed
system.cpu07.iew.exec_stores                      622                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.775777                       # Inst execution rate
system.cpu07.iew.wb_sent                       163875                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      163851                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  143927                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  247134                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.728331                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.582384                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          9745                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             207                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        91333                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.786386                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.269010                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        28656     31.38%     31.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        29662     32.48%     63.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2        13583     14.87%     78.72% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         7186      7.87%     86.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          335      0.37%     86.96% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         3851      4.22%     91.18% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           53      0.06%     91.23% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          199      0.22%     91.45% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         7808      8.55%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        91333                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             162790                       # Number of instructions committed
system.cpu07.commit.committedOps               163156                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        38786                       # Number of memory references committed
system.cpu07.commit.loads                       38208                       # Number of loads committed
system.cpu07.commit.membars                        15                       # Number of memory barriers committed
system.cpu07.commit.branches                    17869                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  145330                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 29                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          99791     61.16%     61.16% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         24579     15.06%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         38208     23.42%     99.65% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          578      0.35%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          163156                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                7808                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     256361                       # The number of ROB reads
system.cpu07.rob.rob_writes                    347225                       # The number of ROB writes
system.cpu07.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          2114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     246731                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    162790                       # Number of Instructions Simulated
system.cpu07.committedOps                      163156                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.582364                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.582364                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.717140                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.717140                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 266191                       # number of integer regfile reads
system.cpu07.int_regfile_writes                131097                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  620064                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 106588                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 46361                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   89                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             351                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         103.114330                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             36987                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             907                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           40.779493                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   103.114330                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.100698                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.100698                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           79080                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          79080                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        36702                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         36702                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          278                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          278                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            1                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data        36980                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          36980                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        36982                       # number of overall hits
system.cpu07.dcache.overall_hits::total         36982                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1775                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1775                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          276                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           21                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           12                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2051                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2051                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2052                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2052                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     39258484                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     39258484                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      8189498                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      8189498                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       242899                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       242899                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       127500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       127500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     47447982                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     47447982                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     47447982                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     47447982                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        38477                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        38477                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        39031                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        39031                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        39034                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        39034                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.046131                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.046131                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.498195                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.498195                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.954545                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.954545                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.052548                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.052548                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.052570                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.052570                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 22117.455775                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 22117.455775                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 29672.094203                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 29672.094203                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 11566.619048                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 11566.619048                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         1000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         1000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 23134.072160                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 23134.072160                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 23122.798246                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 23122.798246                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         6633                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             319                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    20.793103                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu07.dcache.writebacks::total             126                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          995                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          995                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          142                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1137                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1137                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1137                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1137                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          780                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          780                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          134                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           21                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           12                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          914                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          915                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          915                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     17774007                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     17774007                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      3000501                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      3000501                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       198601                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       198601                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       114000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       114000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     20774508                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     20774508                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     20777008                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     20777008                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020272                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020272                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.241877                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.241877                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.954545                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.023417                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.023417                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.023441                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.023441                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 22787.188462                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 22787.188462                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 22391.798507                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 22391.798507                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  9457.190476                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9457.190476                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data          625                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total          625                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 22729.221007                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 22729.221007                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 22707.112568                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 22707.112568                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          13.145065                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             18689                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          346.092593                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    13.145065                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.025674                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.025674                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           37560                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          37560                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        18689                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         18689                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        18689                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          18689                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        18689                       # number of overall hits
system.cpu07.icache.overall_hits::total         18689                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           64                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           64                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           64                       # number of overall misses
system.cpu07.icache.overall_misses::total           64                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      2207749                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      2207749                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      2207749                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      2207749                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      2207749                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      2207749                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        18753                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        18753                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        18753                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        18753                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        18753                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        18753                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.003413                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003413                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.003413                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003413                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.003413                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003413                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 34496.078125                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 34496.078125                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 34496.078125                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 34496.078125                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 34496.078125                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 34496.078125                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           10                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           10                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           54                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           54                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1946251                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1946251                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1946251                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1946251                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1946251                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1946251                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.002880                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.002880                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.002880                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.002880                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 36041.685185                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 36041.685185                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 36041.685185                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 36041.685185                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 36041.685185                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 36041.685185                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 19961                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           19636                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             236                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              17647                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 14390                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           81.543605                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                    87                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          94259                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            19708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       181189                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     19961                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            14477                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       72055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   491                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                   18656                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            92016                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.982992                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.113503                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  61287     66.60%     66.60% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2309      2.51%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   1481      1.61%     70.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   2734      2.97%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   2230      2.42%     76.12% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1530      1.66%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   2803      3.05%     80.83% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   5530      6.01%     86.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  12112     13.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              92016                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.211768                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.922246                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   8780                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               60488                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    2298                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles               20234                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  216                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                146                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               177106                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  216                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  15274                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  7045                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         1881                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   15827                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles               51773                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               176211                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                49666                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  331                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands            254992                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              866225                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         279769                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              242091                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  12898                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   99259                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              40959                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores               993                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             286                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores             23                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   175291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                64                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  170186                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             811                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          9405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        43270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        92016                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.849526                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.513244                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              6238      6.78%      6.78% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              1370      1.49%      8.27% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             84408     91.73%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         92016                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              102757     60.38%     60.38% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              24580     14.44%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.82% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              42239     24.82%     99.64% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               610      0.36%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               170186                       # Type of FU issued
system.cpu08.iq.rate                         1.805515                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           433197                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          184765                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       166538                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               170186                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2411                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          429                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         3257                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  216                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2041                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 608                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            175358                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               40959                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts                993                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 493                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                219                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              170011                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               42087                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             173                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                      42690                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  18652                       # Number of branches executed
system.cpu08.iew.exec_stores                      603                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.803658                       # Inst execution rate
system.cpu08.iew.wb_sent                       166554                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      166538                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  146295                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  251994                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.766813                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.580550                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          9341                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             207                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        90714                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.829376                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.276280                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        26940     29.70%     29.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        30236     33.33%     63.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2        13637     15.03%     78.06% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         7457      8.22%     86.28% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          286      0.32%     86.60% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         4000      4.41%     91.01% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6           55      0.06%     91.07% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          229      0.25%     91.32% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         7874      8.68%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        90714                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             165613                       # Number of instructions committed
system.cpu08.commit.committedOps               165950                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        39112                       # Number of memory references committed
system.cpu08.commit.loads                       38548                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                    18577                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  147411                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 26                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         102259     61.62%     61.62% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         24579     14.81%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         38548     23.23%     99.66% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          564      0.34%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          165950                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                7874                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     258079                       # The number of ROB reads
system.cpu08.rob.rob_writes                    351953                       # The number of ROB writes
system.cpu08.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          2243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     247275                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    165613                       # Number of Instructions Simulated
system.cpu08.committedOps                      165950                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.569152                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.569152                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.756999                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.756999                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 268647                       # number of integer regfile reads
system.cpu08.int_regfile_writes                132035                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  625989                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 110827                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 46631                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  103                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             351                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         104.980633                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             37353                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             904                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           41.319690                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   104.980633                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.102520                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.102520                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          553                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.540039                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           79688                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          79688                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        37086                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         37086                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          260                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          260                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data        37346                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          37346                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        37348                       # number of overall hits
system.cpu08.dcache.overall_hits::total         37348                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1705                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1705                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          276                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           26                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           14                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         1981                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         1981                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         1982                       # number of overall misses
system.cpu08.dcache.overall_misses::total         1982                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     32407976                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     32407976                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      5659500                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      5659500                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       262870                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       262870                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       143500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       143500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     38067476                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     38067476                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     38067476                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     38067476                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        38791                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        38791                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        39327                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        39327                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        39330                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        39330                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.043953                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.043953                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.514925                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.514925                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.050373                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.050373                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.050394                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.050394                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 19007.610557                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 19007.610557                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 20505.434783                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 20505.434783                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 10110.384615                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 10110.384615                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data   857.142857                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total   857.142857                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 19216.292781                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 19216.292781                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 19206.597376                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 19206.597376                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         4602                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             273                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    16.857143                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu08.dcache.writebacks::total             129                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          928                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          928                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          142                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1070                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1070                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1070                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1070                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          777                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          777                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          134                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           26                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           14                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          911                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          911                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          912                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          912                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     14910012                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     14910012                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      2168000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      2168000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       206130                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       206130                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       127000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       127000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     17078012                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     17078012                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     17080512                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     17080512                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.020030                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.020030                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.023165                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.023165                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.023188                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.023188                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 19189.204633                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 19189.204633                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 16179.104478                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 16179.104478                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  7928.076923                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7928.076923                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data   535.714286                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total   535.714286                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 18746.445664                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 18746.445664                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 18728.631579                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 18728.631579                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          13.339423                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             18582                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 326                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    13.339423                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.026054                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.026054                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           37369                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          37369                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        18582                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         18582                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        18582                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          18582                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        18582                       # number of overall hits
system.cpu08.icache.overall_hits::total         18582                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           74                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           74                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           74                       # number of overall misses
system.cpu08.icache.overall_misses::total           74                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      3070690                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      3070690                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      3070690                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      3070690                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      3070690                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      3070690                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        18656                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        18656                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        18656                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        18656                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        18656                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        18656                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.003967                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003967                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.003967                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003967                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.003967                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003967                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 41495.810811                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 41495.810811                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 41495.810811                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 41495.810811                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 41495.810811                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 41495.810811                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           17                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           17                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           17                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           57                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           57                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           57                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      2286806                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      2286806                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      2286806                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      2286806                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      2286806                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      2286806                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.003055                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.003055                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.003055                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.003055                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.003055                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.003055                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 40119.403509                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 40119.403509                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 40119.403509                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 40119.403509                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 40119.403509                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 40119.403509                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 19716                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           19393                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             236                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              17390                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 14271                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           82.064405                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                    87                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          93715                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            19705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       180288                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     19716                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            14358                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       71479                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   493                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                   18677                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  52                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            91438                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.985728                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.112314                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  60746     66.43%     66.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   2360      2.58%     69.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   1663      1.82%     70.83% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   2534      2.77%     73.61% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   2232      2.44%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1597      1.75%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   2693      2.95%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   5692      6.22%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  11921     13.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              91438                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.210383                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.923790                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   8717                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               60094                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    2423                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles               19987                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  217                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                145                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               176186                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  217                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  15128                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6718                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         1746                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   15804                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles               51825                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               175270                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                49364                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  781                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands            253186                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              861653                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         278504                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              240201                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  12974                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               50                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   98657                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              40850                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores               998                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             286                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             23                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   174339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                61                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  169286                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             835                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          9460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        43585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        91438                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.851375                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.510422                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              6126      6.70%      6.70% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1338      1.46%      8.16% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             83974     91.84%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         91438                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              101873     60.18%     60.18% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              24580     14.52%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              42231     24.95%     99.64% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               602      0.36%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               169286                       # Type of FU issued
system.cpu09.iq.rate                         1.806392                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           430843                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          183866                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       165521                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               169286                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2430                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          437                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         3378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  217                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2126                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 190                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            174403                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               40850                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts                998                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                  64                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                219                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              169110                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               42079                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             174                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                      42674                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  18398                       # Number of branches executed
system.cpu09.iew.exec_stores                      595                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.804514                       # Inst execution rate
system.cpu09.iew.wb_sent                       165537                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      165521                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  145568                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  250543                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.766217                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.581010                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          9397                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             207                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        90128                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.830064                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.280251                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        26830     29.77%     29.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        29977     33.26%     63.03% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2        13595     15.08%     78.11% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         7346      8.15%     86.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          314      0.35%     86.61% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         3899      4.33%     90.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           46      0.05%     90.99% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          260      0.29%     91.28% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         7861      8.72%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        90128                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             164603                       # Number of instructions committed
system.cpu09.commit.committedOps               164940                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        38981                       # Number of memory references committed
system.cpu09.commit.loads                       38420                       # Number of loads committed
system.cpu09.commit.membars                        14                       # Number of memory barriers committed
system.cpu09.commit.branches                    18325                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  146653                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 26                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         101380     61.46%     61.46% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         24579     14.90%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.37% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         38420     23.29%     99.66% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          561      0.34%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          164940                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                7861                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     256552                       # The number of ROB reads
system.cpu09.rob.rob_writes                    350050                       # The number of ROB writes
system.cpu09.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          2277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     247819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    164603                       # Number of Instructions Simulated
system.cpu09.committedOps                      164940                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.569340                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.569340                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.756421                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.756421                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 267364                       # number of integer regfile reads
system.cpu09.int_regfile_writes                131654                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  622905                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 109315                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 46509                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   92                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             344                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         105.349465                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             37260                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           41.400000                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   105.349465                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.102880                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.102880                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           79419                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          79419                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        36993                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         36993                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          260                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          260                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data            1                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu09.dcache.demand_hits::cpu09.data        37253                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          37253                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        37255                       # number of overall hits
system.cpu09.dcache.overall_hits::total         37255                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1675                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1675                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          276                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           22                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           11                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1951                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1951                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1952                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1952                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     33063480                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     33063480                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      6690750                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      6690750                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       257901                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       257901                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       117500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       117500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     39754230                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     39754230                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     39754230                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     39754230                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        38668                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        38668                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        39204                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        39204                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        39207                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        39207                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.043317                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.043317                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.514925                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.514925                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.956522                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.956522                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.049765                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.049765                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.049787                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.049787                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 19739.391045                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 19739.391045                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 24241.847826                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 24241.847826                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 11722.772727                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 11722.772727                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  1090.909091                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  1090.909091                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 20376.335213                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 20376.335213                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 20365.896516                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 20365.896516                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         4801                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             311                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    15.437299                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu09.dcache.writebacks::total             126                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          902                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          902                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          142                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1044                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1044                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1044                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1044                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          773                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          134                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           22                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           11                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          907                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          908                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     15402513                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     15402513                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      2516750                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      2516750                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       209099                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       209099                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       105500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       105500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     17919263                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     17919263                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     17921763                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     17921763                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.019991                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.019991                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.956522                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.023135                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.023135                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.023159                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.023159                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 19925.631307                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 19925.631307                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 18781.716418                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 18781.716418                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  9504.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9504.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data   681.818182                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total   681.818182                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 19756.629548                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 19756.629548                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 19737.624449                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 19737.624449                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          13.282831                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             18602                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          326.350877                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    13.282831                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.025943                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.025943                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           37411                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          37411                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        18602                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         18602                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        18602                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          18602                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        18602                       # number of overall hits
system.cpu09.icache.overall_hits::total         18602                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           75                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           75                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           75                       # number of overall misses
system.cpu09.icache.overall_misses::total           75                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      3071685                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      3071685                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      3071685                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      3071685                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      3071685                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      3071685                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        18677                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        18677                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        18677                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        18677                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        18677                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        18677                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.004016                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.004016                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.004016                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.004016                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.004016                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.004016                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 40955.800000                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 40955.800000                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 40955.800000                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 40955.800000                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 40955.800000                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 40955.800000                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           18                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           18                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           18                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           57                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           57                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           57                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      2243295                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      2243295                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      2243295                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      2243295                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      2243295                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      2243295                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.003052                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.003052                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.003052                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.003052                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.003052                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.003052                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 39356.052632                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 39356.052632                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 39356.052632                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 39356.052632                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 39356.052632                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 39356.052632                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 18409                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           18045                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             243                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              16502                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 13611                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           82.480911                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                    95                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          93171                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            19680                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       175439                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     18409                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            13706                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       71108                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   511                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                   18770                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  50                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            91051                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.942022                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.072996                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  60707     66.67%     66.67% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   2462      2.70%     69.38% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   1797      1.97%     71.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   2506      2.75%     74.10% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   2248      2.47%     76.57% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   1755      1.93%     78.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   2593      2.85%     81.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   5940      6.52%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  11043     12.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              91051                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.197583                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.882979                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   8416                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               60630                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    2641                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles               19138                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  226                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                170                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               171134                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  226                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  14574                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9350                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1675                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   15389                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles               49837                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               170112                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                47708                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  321                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands            243096                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              836476                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         271347                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              229727                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  13365                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           50                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   94776                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              40215                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1044                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             281                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             16                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   169046                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                64                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  164679                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             878                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          9769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        44281                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        91051                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.808646                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.572911                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              7898      8.67%      8.67% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1627      1.79%     10.46% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             81526     89.54%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         91051                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               97083     58.95%     58.95% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              24580     14.93%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.88% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              42410     25.75%     99.63% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               606      0.37%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               164679                       # Type of FU issued
system.cpu10.iq.rate                         1.767492                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           421285                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          178891                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       160066                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               164679                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2496                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          488                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         4204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  226                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  2977                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 754                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            169113                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              74                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               40215                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1044                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 579                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          140                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                227                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              164492                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               42254                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             185                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                      42852                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  17015                       # Number of branches executed
system.cpu10.iew.exec_stores                      598                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.765485                       # Inst execution rate
system.cpu10.iew.wb_sent                       160092                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      160066                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  141166                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  241675                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.717981                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.584115                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          9708                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        89697                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.776436                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.282136                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        28850     32.16%     32.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        28629     31.92%     64.08% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2        13418     14.96%     79.04% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         6869      7.66%     86.70% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          339      0.38%     87.08% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         3499      3.90%     90.98% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           63      0.07%     91.05% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          200      0.22%     91.27% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         7830      8.73%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        89697                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             159004                       # Number of instructions committed
system.cpu10.commit.committedOps               159341                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        38275                       # Number of memory references committed
system.cpu10.commit.loads                       37719                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                    16927                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  142452                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 26                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          96487     60.55%     60.55% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         24579     15.43%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         37719     23.67%     99.65% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          556      0.35%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          159341                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                7830                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     250864                       # The number of ROB reads
system.cpu10.rob.rob_writes                    339521                       # The number of ROB writes
system.cpu10.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          2120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     248363                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    159004                       # Number of Instructions Simulated
system.cpu10.committedOps                      159341                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.585966                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.585966                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.706583                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.706583                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 260917                       # number of integer regfile reads
system.cpu10.int_regfile_writes                129643                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                  607056                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 101038                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 45882                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   71                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             343                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         102.975735                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             36508                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             899                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           40.609566                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   102.975735                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.100562                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.100562                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           78084                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          78084                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        36241                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         36241                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          260                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          260                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            1                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data        36501                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          36501                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        36503                       # number of overall hits
system.cpu10.dcache.overall_hits::total         36503                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1769                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1769                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          276                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           18                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            9                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2045                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2045                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2046                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2046                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     41559242                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     41559242                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      9352000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      9352000                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       246416                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       246416                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        81500                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        81500                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     50911242                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     50911242                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     50911242                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     50911242                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        38010                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        38010                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        38546                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        38546                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        38549                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        38549                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.046540                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.046540                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.514925                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.514925                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.947368                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.947368                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.053053                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.053053                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.053075                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.053075                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 23493.070661                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 23493.070661                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 33884.057971                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 33884.057971                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 13689.777778                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 13689.777778                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  1333.333333                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  1333.333333                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 24895.472861                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 24895.472861                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 24883.304985                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 24883.304985                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         6387                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          616                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             304                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    21.009868                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          616                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu10.dcache.writebacks::total             134                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          997                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          997                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          142                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1139                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1139                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1139                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1139                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          772                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          134                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           18                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            9                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          906                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          907                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     17454504                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     17454504                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      3249500                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      3249500                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       206584                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       206584                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        72500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        72500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     20704004                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     20704004                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     20706504                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     20706504                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.020310                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.020310                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.947368                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.023504                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.023504                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.023528                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.023528                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 22609.461140                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 22609.461140                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data        24250                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total        24250                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 11476.888889                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11476.888889                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data   833.333333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total   833.333333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 22852.101545                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 22852.101545                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 22829.662624                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 22829.662624                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          12.957715                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             18704                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          340.072727                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    12.957715                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.025308                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.025308                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           37595                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          37595                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        18704                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         18704                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        18704                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          18704                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        18704                       # number of overall hits
system.cpu10.icache.overall_hits::total         18704                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           66                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           66                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           66                       # number of overall misses
system.cpu10.icache.overall_misses::total           66                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      2283501                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      2283501                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      2283501                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      2283501                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      2283501                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      2283501                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        18770                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        18770                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        18770                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        18770                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        18770                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        18770                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.003516                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003516                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.003516                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003516                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.003516                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003516                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 34598.500000                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 34598.500000                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 34598.500000                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 34598.500000                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 34598.500000                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 34598.500000                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           11                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           11                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           11                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           55                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           55                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           55                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      2015999                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      2015999                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      2015999                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      2015999                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      2015999                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      2015999                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.002930                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.002930                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.002930                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.002930                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 36654.527273                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 36654.527273                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 36654.527273                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 36654.527273                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 36654.527273                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 36654.527273                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 18756                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           18410                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             241                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              16555                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 13824                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           83.503473                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                    82                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          92627                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            19906                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       176824                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     18756                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            13906                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       70159                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   505                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                   18845                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            90325                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.972211                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.071279                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  59270     65.62%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2784      3.08%     68.70% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   1838      2.03%     70.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   2801      3.10%     73.84% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   2121      2.35%     76.18% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   2035      2.25%     78.44% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   2282      2.53%     80.96% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   6626      7.34%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  10568     11.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              90325                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.202490                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.908990                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   8515                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               59783                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    2372                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles               19432                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  223                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                148                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               171970                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  223                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  14447                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  7226                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         2534                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   15727                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles               50168                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               171107                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                47793                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  697                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands            245223                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              841419                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         272799                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              232322                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  12897                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               61                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           60                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   93909                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              40286                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               995                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             278                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             16                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   170011                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                78                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  165194                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             741                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          9337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        42637                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        90325                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.828885                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.544154                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              6967      7.71%      7.71% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1522      1.69%      9.40% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             81836     90.60%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         90325                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               98264     59.48%     59.48% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              24580     14.88%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.36% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              41732     25.26%     99.63% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               618      0.37%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               165194                       # Type of FU issued
system.cpu11.iq.rate                         1.783432                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           421452                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          179433                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       161393                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               165194                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         2385                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          424                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         3406                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  223                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  2048                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 193                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            170092                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              75                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               40286                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                995                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               47                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                  76                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          140                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                224                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              165009                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               41579                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             183                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                      42190                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  17350                       # Number of branches executed
system.cpu11.iew.exec_stores                      611                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.781435                       # Inst execution rate
system.cpu11.iew.wb_sent                       161407                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      161393                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  142292                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  243958                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.742397                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.583264                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          9276                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             212                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        89022                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.805756                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.285999                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        27476     30.86%     30.86% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        29099     32.69%     63.55% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2        13493     15.16%     78.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         6915      7.77%     86.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          318      0.36%     86.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         3603      4.05%     90.88% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           49      0.06%     90.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          211      0.24%     91.17% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         7858      8.83%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        89022                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             160415                       # Number of instructions committed
system.cpu11.commit.committedOps               160752                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        38472                       # Number of memory references committed
system.cpu11.commit.loads                       37901                       # Number of loads committed
system.cpu11.commit.membars                        14                       # Number of memory barriers committed
system.cpu11.commit.branches                    17276                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  143514                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 26                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          97701     60.78%     60.78% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         24579     15.29%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         37901     23.58%     99.64% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          571      0.36%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          160752                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                7858                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     251140                       # The number of ROB reads
system.cpu11.rob.rob_writes                    341428                       # The number of ROB writes
system.cpu11.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          2302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     248907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    160415                       # Number of Instructions Simulated
system.cpu11.committedOps                      160752                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.577421                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.577421                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.731838                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.731838                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 261785                       # number of integer regfile reads
system.cpu11.int_regfile_writes                130146                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                  609045                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 102964                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 46005                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  136                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             345                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         105.466400                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             36680                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             903                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           40.620155                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   105.466400                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.102995                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.102995                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          546                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           78400                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          78400                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        36413                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         36413                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          260                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          260                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            4                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data        36673                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          36673                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        36675                       # number of overall hits
system.cpu11.dcache.overall_hits::total         36675                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1713                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1713                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          276                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           30                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           22                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         1989                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         1989                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         1990                       # number of overall misses
system.cpu11.dcache.overall_misses::total         1990                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     34119979                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     34119979                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      7914498                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      7914498                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       204808                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       204808                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       209001                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       209001                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     42034477                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     42034477                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     42034477                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     42034477                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        38126                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        38126                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        38662                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        38662                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        38665                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        38665                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.044930                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.044930                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.514925                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.514925                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.051446                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.051446                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.051468                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.051468                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 19918.259778                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 19918.259778                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 28675.717391                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 28675.717391                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  6826.933333                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  6826.933333                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data   545.454545                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total   545.454545                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 21133.472599                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 21133.472599                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 21122.852764                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 21122.852764                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         4891                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          187                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             312                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    15.676282                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          187                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu11.dcache.writebacks::total             126                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          938                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          938                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          142                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1080                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1080                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1080                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1080                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          775                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          134                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           30                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           22                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          909                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          910                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     15618517                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     15618517                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      2855001                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      2855001                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       143192                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       143192                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       180499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       180499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     18473518                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     18473518                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     18476018                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     18476018                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020327                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020327                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.023511                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.023511                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.023535                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.023535                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 20152.925161                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 20152.925161                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 21305.977612                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 21305.977612                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  4773.066667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4773.066667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data   340.909091                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total   340.909091                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 20322.902090                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 20322.902090                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 20303.316484                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 20303.316484                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          13.113915                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             18772                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          335.214286                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    13.113915                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.025613                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.025613                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           37746                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          37746                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        18772                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         18772                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        18772                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          18772                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        18772                       # number of overall hits
system.cpu11.icache.overall_hits::total         18772                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           73                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           73                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           73                       # number of overall misses
system.cpu11.icache.overall_misses::total           73                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      3233897                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      3233897                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      3233897                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      3233897                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      3233897                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      3233897                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        18845                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        18845                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        18845                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        18845                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        18845                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        18845                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.003874                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003874                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.003874                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003874                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.003874                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003874                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 44299.958904                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 44299.958904                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 44299.958904                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 44299.958904                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 44299.958904                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 44299.958904                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           17                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           17                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           17                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           56                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           56                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           56                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      2200068                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      2200068                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      2200068                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      2200068                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      2200068                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      2200068                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.002972                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.002972                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.002972                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.002972                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.002972                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.002972                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 39286.928571                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 39286.928571                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 39286.928571                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 39286.928571                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 39286.928571                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 39286.928571                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 18150                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           17818                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             232                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              16066                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 13491                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           83.972364                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   103                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          91574                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            19662                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       174131                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     18150                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            13594                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       69525                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   487                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                   18736                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            89438                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.961638                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.079205                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  59280     66.28%     66.28% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   2493      2.79%     69.07% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   1580      1.77%     70.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   2753      3.08%     73.91% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   2244      2.51%     76.42% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   1628      1.82%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   2734      3.06%     81.30% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   5795      6.48%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  10931     12.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              89438                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.198200                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.901533                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   8388                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               59205                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    2342                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles               19289                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  214                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                163                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               170017                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  214                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  14511                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  7972                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1876                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   15299                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles               49566                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               169129                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                47363                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  412                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands            241437                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              831682                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         269993                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              228167                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  13266                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               47                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                   93874                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              40125                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1036                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             330                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             28                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   168172                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                55                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  163424                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             847                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          9718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        44340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        89438                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.827232                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.546018                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              6941      7.76%      7.76% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1570      1.76%      9.52% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2             80927     90.48%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         89438                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               96304     58.93%     58.93% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              24580     15.04%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              41931     25.66%     99.63% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               609      0.37%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               163424                       # Type of FU issued
system.cpu12.iq.rate                         1.784611                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           417131                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          177954                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       159185                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               163424                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         2510                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          480                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         3841                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  214                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2951                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 257                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            168230                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               40125                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1036                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 104                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                215                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              163245                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               41776                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             177                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                      42374                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  16793                       # Number of branches executed
system.cpu12.iew.exec_stores                      598                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.782657                       # Inst execution rate
system.cpu12.iew.wb_sent                       159210                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      159185                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  140581                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  240467                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.738321                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.584617                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          9657                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             203                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        88092                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.799357                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.285064                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        27311     31.00%     31.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        28760     32.65%     63.65% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2        13368     15.18%     78.83% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         6803      7.72%     86.55% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          628      0.71%     87.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         3100      3.52%     90.78% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           64      0.07%     90.85% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          256      0.29%     91.14% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         7802      8.86%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        88092                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             158172                       # Number of instructions committed
system.cpu12.commit.committedOps               158509                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        38171                       # Number of memory references committed
system.cpu12.commit.loads                       37615                       # Number of loads committed
system.cpu12.commit.membars                        14                       # Number of memory barriers committed
system.cpu12.commit.branches                    16719                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  141828                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 26                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          95759     60.41%     60.41% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         24579     15.51%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         37615     23.73%     99.65% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          556      0.35%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          158509                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                7802                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     248404                       # The number of ROB reads
system.cpu12.rob.rob_writes                    337747                       # The number of ROB writes
system.cpu12.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          2136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     249960                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    158172                       # Number of Instructions Simulated
system.cpu12.committedOps                      158509                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.578952                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.578952                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.727259                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.727259                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 259272                       # number of integer regfile reads
system.cpu12.int_regfile_writes                129314                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                  602976                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  99718                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 45731                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   70                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             342                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         103.836201                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             36378                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             899                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           40.464961                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   103.836201                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.101403                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.101403                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          546                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           77858                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          77858                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        36111                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         36111                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          260                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          260                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.demand_hits::cpu12.data        36371                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          36371                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        36373                       # number of overall hits
system.cpu12.dcache.overall_hits::total         36373                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1784                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          276                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           18                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           11                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2060                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2060                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2061                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2061                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     36617993                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     36617993                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      7402250                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      7402250                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       216871                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       216871                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       104500                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       104500                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     44020243                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     44020243                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     44020243                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     44020243                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        37895                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        37895                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        38431                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        38431                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        38434                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        38434                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.047077                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.047077                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.514925                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.514925                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.053603                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.053603                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.053624                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.053624                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 20525.780830                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 20525.780830                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 26819.746377                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 26819.746377                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 12048.388889                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 12048.388889                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  1090.909091                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  1090.909091                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 21369.050000                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 21369.050000                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 21358.681708                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 21358.681708                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         6019                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           82                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             308                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    19.542208                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           82                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          141                       # number of writebacks
system.cpu12.dcache.writebacks::total             141                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1012                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1012                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          142                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1154                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1154                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1154                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1154                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          772                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          134                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           18                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           11                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          906                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          907                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     16970004                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     16970004                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      2860250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      2860250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       176129                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       176129                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     19830254                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     19830254                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     19832754                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     19832754                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.020372                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.020372                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.023575                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.023575                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.023599                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.023599                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 21981.870466                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 21981.870466                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 21345.149254                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 21345.149254                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  9784.944444                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9784.944444                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data   681.818182                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total   681.818182                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 21887.697572                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 21887.697572                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 21866.321940                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 21866.321940                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          13.015283                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             18671                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          339.472727                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    13.015283                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.025420                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.025420                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           37527                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          37527                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        18671                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         18671                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        18671                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          18671                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        18671                       # number of overall hits
system.cpu12.icache.overall_hits::total         18671                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           65                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           65                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           65                       # number of overall misses
system.cpu12.icache.overall_misses::total           65                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      2247730                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      2247730                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      2247730                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      2247730                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      2247730                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      2247730                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        18736                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        18736                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        18736                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        18736                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        18736                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        18736                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.003469                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003469                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.003469                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003469                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.003469                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003469                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 34580.461538                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 34580.461538                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 34580.461538                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 34580.461538                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 34580.461538                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 34580.461538                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           10                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           10                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           10                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           55                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           55                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1980269                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1980269                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1980269                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1980269                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1980269                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1980269                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.002936                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.002936                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.002936                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.002936                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.002936                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.002936                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 36004.890909                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 36004.890909                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 36004.890909                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 36004.890909                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 36004.890909                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 36004.890909                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 17887                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           17556                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             233                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              15809                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 13364                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           84.534126                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   103                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          91029                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            19702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       173167                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     17887                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            13467                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       68959                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   489                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                   18760                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            88913                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.962390                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.075449                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  58764     66.09%     66.09% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2580      2.90%     68.99% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   1736      1.95%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   2619      2.95%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   2185      2.46%     76.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1695      1.91%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   2635      2.96%     81.22% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   6044      6.80%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  10655     11.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              88913                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.196498                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.902328                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   8362                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               58856                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    2409                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles               19071                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  215                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                163                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               168888                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  215                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  14353                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8620                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         1398                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   15282                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles               49045                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               168052                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                47017                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  305                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands            239392                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              826456                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         268533                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps              226064                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  13325                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               42                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           43                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   93274                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              39987                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              1034                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             332                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             28                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   167084                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  162369                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             829                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          9756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        44463                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        88913                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.826156                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.546904                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              6912      7.77%      7.77% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1633      1.84%      9.61% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             80368     90.39%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         88913                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               95332     58.71%     58.71% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              24580     15.14%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.85% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              41856     25.78%     99.63% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               601      0.37%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               162369                       # Type of FU issued
system.cpu13.iq.rate                         1.783706                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           414478                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          176899                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       158067                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               162369                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         2516                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          483                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         3901                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  215                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  2982                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 487                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            167137                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               39987                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               1034                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 322                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                216                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              162192                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               41699                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             175                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                      42292                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  16512                       # Number of branches executed
system.cpu13.iew.exec_stores                      593                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.781762                       # Inst execution rate
system.cpu13.iew.wb_sent                       158093                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      158067                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  139692                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  238701                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.736447                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.585217                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          9694                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             204                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        87564                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.797291                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.290755                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        27461     31.36%     31.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        28251     32.26%     63.62% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2        13403     15.31%     78.93% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         6743      7.70%     86.63% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          331      0.38%     87.01% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         3316      3.79%     90.80% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           42      0.05%     90.84% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          200      0.23%     91.07% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         7817      8.93%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        87564                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             157041                       # Number of instructions committed
system.cpu13.commit.committedOps               157378                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        38022                       # Number of memory references committed
system.cpu13.commit.loads                       37471                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.branches                    16437                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  140979                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 26                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          94777     60.22%     60.22% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         24579     15.62%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.84% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         37471     23.81%     99.65% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          551      0.35%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          157378                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                7817                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     246767                       # The number of ROB reads
system.cpu13.rob.rob_writes                    335560                       # The number of ROB writes
system.cpu13.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          2116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     250505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    157041                       # Number of Instructions Simulated
system.cpu13.committedOps                      157378                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.579651                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.579651                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.725175                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.725175                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 257827                       # number of integer regfile reads
system.cpu13.int_regfile_writes                128899                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                  599379                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  98044                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 45597                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             345                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         103.060831                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             36364                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           40.404444                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   103.060831                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.100645                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.100645                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           77566                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          77566                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        36097                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         36097                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          260                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          260                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data        36357                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          36357                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        36359                       # number of overall hits
system.cpu13.dcache.overall_hits::total         36359                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1665                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1665                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          276                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           13                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            7                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         1941                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         1941                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         1942                       # number of overall misses
system.cpu13.dcache.overall_misses::total         1942                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     36572473                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     36572473                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      7855500                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      7855500                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       171431                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       171431                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        62000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        62000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     44427973                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     44427973                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     44427973                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     44427973                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        37762                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        37762                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        38298                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        38298                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        38301                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        38301                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.044092                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.044092                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.514925                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.514925                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.050681                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.050681                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.050704                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.050704                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 21965.449249                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 21965.449249                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 28461.956522                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 28461.956522                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data        13187                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total        13187                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  1714.285714                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  1714.285714                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 22889.218444                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 22889.218444                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 22877.432029                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 22877.432029                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         6169                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          200                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             288                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    21.420139                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          200                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu13.dcache.writebacks::total             126                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          892                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          892                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          142                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1034                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1034                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1034                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1034                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          773                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          134                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           13                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            7                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          907                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          908                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     16984519                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     16984519                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      2882500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      2882500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       143069                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       143069                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     19867019                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     19867019                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     19869519                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     19869519                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020470                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020470                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.023683                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.023683                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.023707                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.023707                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 21972.210867                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 21972.210867                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 21511.194030                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 21511.194030                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 11005.307692                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11005.307692                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  1071.428571                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  1071.428571                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 21904.100331                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 21904.100331                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 21882.730176                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 21882.730176                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          12.744655                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             18696                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          346.222222                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    12.744655                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.024892                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.024892                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           37574                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          37574                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        18696                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         18696                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        18696                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          18696                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        18696                       # number of overall hits
system.cpu13.icache.overall_hits::total         18696                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           64                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           64                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           64                       # number of overall misses
system.cpu13.icache.overall_misses::total           64                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      2200963                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      2200963                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      2200963                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      2200963                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      2200963                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      2200963                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        18760                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        18760                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        18760                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        18760                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        18760                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        18760                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.003412                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003412                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.003412                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003412                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.003412                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003412                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 34390.046875                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 34390.046875                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 34390.046875                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 34390.046875                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 34390.046875                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 34390.046875                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           10                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           10                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           54                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           54                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1939033                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1939033                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1939033                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1939033                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1939033                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1939033                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.002878                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.002878                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.002878                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.002878                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.002878                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.002878                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 35908.018519                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 35908.018519                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 35908.018519                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 35908.018519                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 35908.018519                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 35908.018519                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 18317                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           17995                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             236                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              15911                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 13601                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           85.481742                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                    87                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          90481                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            19917                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       174859                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     18317                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            13688                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       68035                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   495                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                   18810                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            88207                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.996814                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.081506                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  57489     65.18%     65.18% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   2742      3.11%     68.28% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   1909      2.16%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   2650      3.00%     73.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   2169      2.46%     75.91% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1865      2.11%     78.03% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   2421      2.74%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   6600      7.48%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  10362     11.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              88207                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.202440                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.932549                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   8513                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               57878                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    2528                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles               19070                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  218                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                146                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               170230                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  218                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  14386                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  7086                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1380                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   15578                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles               49559                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               169446                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                47082                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  797                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands            242240                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              833351                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         270537                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps              229298                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  12938                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               41                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                   92210                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              40109                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               988                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             308                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             23                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   168456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                52                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  163373                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             760                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          9403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        43183                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        88207                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.852155                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.507979                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              5824      6.60%      6.60% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1393      1.58%      8.18% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2             80990     91.82%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         88207                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               96813     59.26%     59.26% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              24580     15.05%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.30% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              41386     25.33%     99.64% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               594      0.36%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               163373                       # Type of FU issued
system.cpu14.iq.rate                         1.805606                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           415711                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          177918                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       159712                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               163373                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2421                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          436                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         3274                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  218                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  2038                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 153                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            168511                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               40109                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                988                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               26                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                  46                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                219                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              163197                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               41235                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             174                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      41821                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  16934                       # Number of branches executed
system.cpu14.iew.exec_stores                      586                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.803660                       # Inst execution rate
system.cpu14.iew.wb_sent                       159727                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      159712                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  141084                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  241525                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.765144                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.584138                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          9341                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             207                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        86904                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.830813                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.303461                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        26371     30.34%     30.34% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        28481     32.77%     63.12% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2        13289     15.29%     78.41% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         6805      7.83%     86.24% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          304      0.35%     86.59% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         3484      4.01%     90.60% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           71      0.08%     90.68% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          223      0.26%     90.94% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         7876      9.06%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        86904                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             158768                       # Number of instructions committed
system.cpu14.commit.committedOps               159105                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        38240                       # Number of memory references committed
system.cpu14.commit.loads                       37688                       # Number of loads committed
system.cpu14.commit.membars                        14                       # Number of memory barriers committed
system.cpu14.commit.branches                    16869                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  142274                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 26                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          96286     60.52%     60.52% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         24579     15.45%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.97% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         37688     23.69%     99.65% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          552      0.35%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          159105                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                7876                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     247422                       # The number of ROB reads
system.cpu14.rob.rob_writes                    338264                       # The number of ROB writes
system.cpu14.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          2274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     251053                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    158768                       # Number of Instructions Simulated
system.cpu14.committedOps                      159105                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.569894                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.569894                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.754711                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.754711                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 259341                       # number of integer regfile reads
system.cpu14.int_regfile_writes                129500                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                  602916                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 100549                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 45726                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             341                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         104.939116                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             36430                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             896                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           40.658482                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   104.939116                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.102480                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.102480                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           77927                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          77927                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        36163                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         36163                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          260                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          260                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data        36423                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          36423                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        36425                       # number of overall hits
system.cpu14.dcache.overall_hits::total         36425                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1771                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1771                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          276                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           14                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           13                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2047                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2047                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2048                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2048                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     34185971                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     34185971                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      6226494                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      6226494                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       123348                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       123348                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data       129499                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       129499                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     40412465                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     40412465                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     40412465                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     40412465                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        37934                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        37934                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        38470                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        38470                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        38473                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        38473                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.046686                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.046686                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.514925                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.514925                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.053210                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.053210                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.053232                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.053232                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 19303.202146                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 19303.202146                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 22559.760870                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 22559.760870                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  8810.571429                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  8810.571429                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data   923.076923                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total   923.076923                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 19742.288715                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 19742.288715                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 19732.648926                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 19732.648926                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         4681                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          196                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             289                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    16.197232                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          196                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          135                       # number of writebacks
system.cpu14.dcache.writebacks::total             135                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1002                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1002                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          142                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1144                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1144                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1144                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1144                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          769                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          769                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          134                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           14                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           13                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          903                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          903                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          904                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     15120017                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     15120017                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      2355252                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      2355252                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        92652                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        92652                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data       113501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       113501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     17475269                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     17475269                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     17477769                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     17477769                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.020272                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.020272                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.023473                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.023473                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.023497                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.023497                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 19661.920676                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 19661.920676                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 17576.507463                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 17576.507463                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         6618                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6618                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data   576.923077                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total   576.923077                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 19352.457364                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 19352.457364                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 19333.815265                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 19333.815265                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          12.945158                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             18735                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          328.684211                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    12.945158                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.025284                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.025284                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           37677                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          37677                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        18735                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         18735                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        18735                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          18735                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        18735                       # number of overall hits
system.cpu14.icache.overall_hits::total         18735                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           75                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           75                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           75                       # number of overall misses
system.cpu14.icache.overall_misses::total           75                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      3355193                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      3355193                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      3355193                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      3355193                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      3355193                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      3355193                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        18810                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        18810                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        18810                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        18810                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        18810                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        18810                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.003987                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003987                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.003987                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003987                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.003987                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003987                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 44735.906667                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 44735.906667                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 44735.906667                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 44735.906667                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 44735.906667                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 44735.906667                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           18                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           18                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           18                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           57                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           57                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           57                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      2234795                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      2234795                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      2234795                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      2234795                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      2234795                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      2234795                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.003030                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.003030                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.003030                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.003030                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.003030                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.003030                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 39206.929825                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 39206.929825                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 39206.929825                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 39206.929825                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 39206.929825                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 39206.929825                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 17435                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           17172                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             234                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              15351                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 13162                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           85.740343                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                    65                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          89937                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            19753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       171529                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     17435                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            13227                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       67671                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   489                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   18717                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            87676                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.968361                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.059714                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  57390     65.46%     65.46% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2753      3.14%     68.60% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   1821      2.08%     70.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   2787      3.18%     73.85% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   2143      2.44%     76.30% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1908      2.18%     78.47% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   2341      2.67%     81.14% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   6600      7.53%     88.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   9933     11.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              87676                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.193858                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.907213                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   8308                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               58031                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    2323                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles               18799                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  215                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                113                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               166588                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  215                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  14004                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8108                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1779                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   15252                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles               48318                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               165861                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                46272                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  332                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands            235849                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              816005                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         265728                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps              223392                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  12456                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               42                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   90926                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              39642                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               919                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             281                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             11                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   164889                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                54                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  160709                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             741                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          9010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        41292                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        87676                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.832987                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.536837                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              6535      7.45%      7.45% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1573      1.79%      9.25% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2             79568     90.75%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         87676                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               94064     58.53%     58.53% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              24580     15.29%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.83% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              41483     25.81%     99.64% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               582      0.36%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               160709                       # Type of FU issued
system.cpu15.iq.rate                         1.786906                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           409833                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          173963                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       156557                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               160709                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         2359                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          375                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         3764                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  215                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  2275                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 191                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            164946                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               39642                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                919                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  43                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                216                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              160540                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               41339                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             167                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                      41913                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  16144                       # Number of branches executed
system.cpu15.iew.exec_stores                      574                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.785027                       # Inst execution rate
system.cpu15.iew.wb_sent                       156573                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      156557                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  138599                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  236522                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.740741                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.585988                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          8949                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             205                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        86425                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.804258                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.305238                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        27235     31.51%     31.51% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        27779     32.14%     63.66% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2        13175     15.24%     78.90% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         6549      7.58%     86.48% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          311      0.36%     86.84% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         3237      3.75%     90.58% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           77      0.09%     90.67% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          230      0.27%     90.94% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         7832      9.06%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        86425                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             155625                       # Number of instructions committed
system.cpu15.commit.committedOps               155933                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        37827                       # Number of memory references committed
system.cpu15.commit.loads                       37283                       # Number of loads committed
system.cpu15.commit.membars                        13                       # Number of memory barriers committed
system.cpu15.commit.branches                    16084                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  139882                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 23                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          93527     59.98%     59.98% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         24579     15.76%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.74% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         37283     23.91%     99.65% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          544      0.35%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          155933                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                7832                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     243436                       # The number of ROB reads
system.cpu15.rob.rob_writes                    331080                       # The number of ROB writes
system.cpu15.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          2261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     251597                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    155625                       # Number of Instructions Simulated
system.cpu15.committedOps                      155933                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.577908                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.577908                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.730378                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.730378                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 255644                       # number of integer regfile reads
system.cpu15.int_regfile_writes                128299                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                  593790                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  95884                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 45327                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   96                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             347                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         103.986539                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             35969                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             902                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           39.876940                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   103.986539                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.101549                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.101549                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           77139                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          77139                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        35720                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         35720                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          242                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          242                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            1                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data        35962                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          35962                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        35964                       # number of overall hits
system.cpu15.dcache.overall_hits::total         35964                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1816                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1816                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          276                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           23                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           16                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2092                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2092                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2093                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2093                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     36781977                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     36781977                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      7300746                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      7300746                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       239845                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       239845                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       158500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       158500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     44082723                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     44082723                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     44082723                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     44082723                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        37536                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        37536                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        38054                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        38054                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        38057                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        38057                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.048380                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.048380                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.532819                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.532819                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.958333                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.958333                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.054975                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.054975                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.054996                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.054996                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 20254.392621                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 20254.392621                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 26451.978261                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 26451.978261                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 10428.043478                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 10428.043478                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data          750                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          750                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 21072.047323                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 21072.047323                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 21061.979455                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 21061.979455                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         5504                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          196                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             282                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    19.517730                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          196                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          140                       # number of writebacks
system.cpu15.dcache.writebacks::total             140                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1041                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1041                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          142                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1183                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1183                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1183                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1183                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          775                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          134                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           23                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           16                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          909                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          910                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     16451514                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     16451514                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      2731501                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      2731501                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       187655                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       187655                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       139000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       139000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     19183015                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     19183015                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     19185515                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     19185515                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.020647                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.020647                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.958333                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.023887                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.023887                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.023912                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.023912                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 21227.760000                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 21227.760000                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 20384.335821                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 20384.335821                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  8158.913043                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8158.913043                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data   468.750000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total   468.750000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 21103.426843                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 21103.426843                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 21082.983516                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 21082.983516                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          12.655875                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             18639                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          332.839286                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    12.655875                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.024719                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.024719                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           37490                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          37490                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        18639                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         18639                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        18639                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          18639                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        18639                       # number of overall hits
system.cpu15.icache.overall_hits::total         18639                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           78                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           78                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           78                       # number of overall misses
system.cpu15.icache.overall_misses::total           78                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      3207238                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      3207238                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      3207238                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      3207238                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      3207238                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      3207238                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        18717                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        18717                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        18717                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        18717                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        18717                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        18717                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.004167                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.004167                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.004167                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.004167                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.004167                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.004167                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 41118.435897                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 41118.435897                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 41118.435897                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 41118.435897                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 41118.435897                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 41118.435897                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           22                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           22                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           22                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           56                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           56                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           56                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      2204765                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      2204765                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      2204765                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      2204765                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      2204765                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      2204765                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.002992                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.002992                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.002992                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.002992                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.002992                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.002992                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 39370.803571                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 39370.803571                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 39370.803571                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 39370.803571                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 39370.803571                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 39370.803571                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups                 16990                       # Number of BP lookups
system.cpu16.branchPred.condPredicted           16697                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect             243                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups              14981                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits                 12928                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           86.295975                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                    74                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                          89393                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles            19781                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                       169983                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                     16990                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches            13002                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                       67100                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                   509                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                   18753                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples            87143                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            1.963657                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           3.068114                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0                  57477     65.96%     65.96% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                   2490      2.86%     68.81% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                   1645      1.89%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                   2723      3.12%     73.83% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::4                   2238      2.57%     76.40% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::5                   1733      1.99%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::6                   2591      2.97%     81.36% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::7                   5961      6.84%     88.20% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::8                  10285     11.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total              87143                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.190060                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      1.901525                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                   8267                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles               57644                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                    2348                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles               18659                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles                  225                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved                122                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts               165305                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles                  225                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                  14129                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                  8036                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles         1856                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                   14949                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles               47948                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts               164395                       # Number of instructions processed by rename
system.cpu16.rename.ROBFullEvents                  19                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.IQFullEvents                45689                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.LQFullEvents                  456                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.RenamedOperands            232786                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups              808786                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups         263724                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps              219778                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                  12997                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                   90534                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads              39484                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores               926                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads             295                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores             18                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                   163315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded                69                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                  158834                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued             783                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined          9361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined        43155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples        87143                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       1.822682                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.551600                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0              6901      7.92%      7.92% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1              1650      1.89%      9.81% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2             78592     90.19%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total         87143                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu               92358     58.15%     58.15% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult              24580     15.48%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.62% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead              41315     26.01%     99.63% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite               581      0.37%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total               158834                       # Type of FU issued
system.cpu16.iq.rate                         1.776806                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads           405592                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes          172754                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses       154600                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses               158834                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads         2437                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores          375                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked         3846                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles                  225                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                  2449                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles                 195                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts            163387                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts              75                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts               39484                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts                926                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts               41                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                  37                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts                225                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts              158655                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts               41171                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts             177                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                           3                       # number of nop insts executed
system.cpu16.iew.exec_refs                      41745                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                  15674                       # Number of branches executed
system.cpu16.iew.exec_stores                      574                       # Number of stores executed
system.cpu16.iew.exec_rate                   1.774803                       # Inst execution rate
system.cpu16.iew.wb_sent                       154618                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                      154600                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                  137114                       # num instructions producing a value
system.cpu16.iew.wb_consumers                  233505                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     1.729442                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.587199                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts          9298                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls            46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples        85838                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     1.794345                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     2.311270                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0        27561     32.11%     32.11% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1        27271     31.77%     63.88% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2        13099     15.26%     79.14% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3         6380      7.43%     86.57% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4          293      0.34%     86.91% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5         3074      3.58%     90.49% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6           82      0.10%     90.59% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7          244      0.28%     90.87% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8         7834      9.13%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total        85838                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts             153715                       # Number of instructions committed
system.cpu16.commit.committedOps               154023                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                        37598                       # Number of memory references committed
system.cpu16.commit.loads                       37047                       # Number of loads committed
system.cpu16.commit.membars                        13                       # Number of memory barriers committed
system.cpu16.commit.branches                    15604                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                  138452                       # Number of committed integer instructions.
system.cpu16.commit.function_calls                 23                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu          91846     59.63%     59.63% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult         24579     15.96%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.59% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead         37047     24.05%     99.64% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite          551      0.36%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total          154023                       # Class of committed instruction
system.cpu16.commit.bw_lim_events                7834                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                     241286                       # The number of ROB reads
system.cpu16.rob.rob_writes                    328014                       # The number of ROB writes
system.cpu16.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                          2250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                     252141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                    153715                       # Number of Instructions Simulated
system.cpu16.committedOps                      154023                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             0.581550                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       0.581550                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             1.719542                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       1.719542                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads                 253012                       # number of integer regfile reads
system.cpu16.int_regfile_writes                127535                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads                  587448                       # number of cc regfile reads
system.cpu16.cc_regfile_writes                  93016                       # number of cc regfile writes
system.cpu16.misc_regfile_reads                 45142                       # number of misc regfile reads
system.cpu16.misc_regfile_writes                  131                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements             345                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         103.566938                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs             35671                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           39.634444                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   103.566938                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.101140                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.101140                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses           76646                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses          76646                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data        35422                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total         35422                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data          242                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total          242                       # number of WriteReq hits
system.cpu16.dcache.SoftPFReq_hits::cpu16.data            2                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data            2                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu16.dcache.demand_hits::cpu16.data        35664                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total          35664                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data        35666                       # number of overall hits
system.cpu16.dcache.overall_hits::total         35666                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data         1859                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total         1859                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data          276                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu16.dcache.SoftPFReq_misses::cpu16.data            1                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data           29                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data           16                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data         2135                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total         2135                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data         2136                       # number of overall misses
system.cpu16.dcache.overall_misses::total         2136                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data     38441984                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total     38441984                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data      6376746                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total      6376746                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data       249878                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total       249878                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data        12000                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data       141500                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total       141500                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data     44818730                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total     44818730                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data     44818730                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total     44818730                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data        37281                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total        37281                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::cpu16.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data        37799                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total        37799                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data        37802                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total        37802                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.049865                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.049865                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.532819                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.532819                       # miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::cpu16.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.935484                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.935484                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.056483                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.056483                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.056505                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.056505                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 20678.850995                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 20678.850995                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 23104.152174                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 23104.152174                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data  8616.482759                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total  8616.482759                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data          750                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total          750                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 20992.379391                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 20992.379391                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 20982.551498                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 20982.551498                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs         5712                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets          196                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs             300                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    19.040000                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          196                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks          149                       # number of writebacks
system.cpu16.dcache.writebacks::total             149                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data         1087                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total         1087                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data          142                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data         1229                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total         1229                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data         1229                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total         1229                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data          772                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data          134                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::cpu16.data            1                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data           29                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data           16                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data          906                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data          907                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data     17073509                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total     17073509                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data      2412501                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total      2412501                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::cpu16.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data       191622                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total       191622                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data       122000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total       122000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data     19486010                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total     19486010                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data     19488510                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total     19488510                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.020708                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.020708                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::cpu16.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.935484                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.935484                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.023969                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.023969                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.023993                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.023993                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 22115.944301                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 22115.944301                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 18003.738806                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 18003.738806                       # average WriteReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::cpu16.data         2500                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data  6607.655172                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6607.655172                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data   468.750000                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total   468.750000                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 21507.737307                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 21507.737307                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 21486.780595                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 21486.780595                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements               0                       # number of replacements
system.cpu16.icache.tags.tagsinuse          12.597036                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs             18676                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs          333.500000                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst    12.597036                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.024604                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.024604                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses           37562                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses          37562                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst        18676                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total         18676                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst        18676                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total          18676                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst        18676                       # number of overall hits
system.cpu16.icache.overall_hits::total         18676                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst           77                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst           77                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst           77                       # number of overall misses
system.cpu16.icache.overall_misses::total           77                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst      3523678                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total      3523678                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst      3523678                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total      3523678                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst      3523678                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total      3523678                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst        18753                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total        18753                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst        18753                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total        18753                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst        18753                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total        18753                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.004106                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.004106                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.004106                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.004106                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.004106                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.004106                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 45762.051948                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 45762.051948                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 45762.051948                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 45762.051948                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 45762.051948                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 45762.051948                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst           21                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst           21                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst           21                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst           56                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst           56                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst      2224555                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      2224555                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst      2224555                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      2224555                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst      2224555                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      2224555                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.002986                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.002986                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.002986                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.002986                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.002986                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.002986                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 39724.196429                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 39724.196429                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 39724.196429                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 39724.196429                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 39724.196429                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 39724.196429                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.branchPred.lookups                 16584                       # Number of BP lookups
system.cpu17.branchPred.condPredicted           16295                       # Number of conditional branches predicted
system.cpu17.branchPred.condIncorrect             256                       # Number of conditional branches incorrect
system.cpu17.branchPred.BTBLookups              14653                       # Number of BTB lookups
system.cpu17.branchPred.BTBHits                 12707                       # Number of BTB hits
system.cpu17.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu17.branchPred.BTBHitPct           86.719443                       # BTB Hit Percentage
system.cpu17.branchPred.usedRAS                    81                       # Number of times the RAS was used to get a target.
system.cpu17.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu17.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.numCycles                          88849                       # number of cpu cycles simulated
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.fetch.icacheStallCycles            19718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu17.fetch.Insts                       169039                       # Number of instructions fetch has processed
system.cpu17.fetch.Branches                     16584                       # Number of branches that fetch encountered
system.cpu17.fetch.predictedBranches            12788                       # Number of branches that fetch has predicted taken
system.cpu17.fetch.Cycles                       66755                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu17.fetch.SquashCycles                   533                       # Number of cycles fetch has spent squashing
system.cpu17.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu17.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu17.fetch.CacheLines                   18789                       # Number of cache lines fetched
system.cpu17.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu17.fetch.rateDist::samples            86747                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::mean            1.962154                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::stdev           3.071033                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::0                  57325     66.08%     66.08% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::1                   2408      2.78%     68.86% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::2                   1721      1.98%     70.84% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::3                   2569      2.96%     73.80% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::4                   2263      2.61%     76.41% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::5                   1665      1.92%     78.33% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::6                   2639      3.04%     81.37% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::7                   5813      6.70%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::8                  10344     11.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::total              86747                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.branchRate                0.186654                       # Number of branch fetches per cycle
system.cpu17.fetch.rate                      1.902543                       # Number of inst fetches per cycle
system.cpu17.decode.IdleCycles                   8234                       # Number of cycles decode is idle
system.cpu17.decode.BlockedCycles               57336                       # Number of cycles decode is blocked
system.cpu17.decode.RunCycles                    2531                       # Number of cycles decode is running
system.cpu17.decode.UnblockCycles               18410                       # Number of cycles decode is unblocking
system.cpu17.decode.SquashCycles                  236                       # Number of cycles decode is squashing
system.cpu17.decode.BranchResolved                138                       # Number of times decode resolved a branch
system.cpu17.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu17.decode.DecodedInsts               164497                       # Number of instructions handled by decode
system.cpu17.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu17.rename.SquashCycles                  236                       # Number of cycles rename is squashing
system.cpu17.rename.IdleCycles                  14024                       # Number of cycles rename is idle
system.cpu17.rename.BlockCycles                  8328                       # Number of cycles rename is blocking
system.cpu17.rename.serializeStallCycles         2026                       # count of cycles rename stalled for serializing inst
system.cpu17.rename.RunCycles                   14922                       # Number of cycles rename is running
system.cpu17.rename.UnblockCycles               47211                       # Number of cycles rename is unblocking
system.cpu17.rename.RenamedInsts               163570                       # Number of instructions processed by rename
system.cpu17.rename.ROBFullEvents                  22                       # Number of times rename has blocked due to ROB full
system.cpu17.rename.IQFullEvents                45206                       # Number of times rename has blocked due to IQ full
system.cpu17.rename.LQFullEvents                  258                       # Number of times rename has blocked due to LQ full
system.cpu17.rename.RenamedOperands            230388                       # Number of destination operands rename has renamed
system.cpu17.rename.RenameLookups              804759                       # Number of register rename lookups that rename has made
system.cpu17.rename.int_rename_lookups         262616                       # Number of integer rename lookups
system.cpu17.rename.CommittedMaps              216169                       # Number of HB maps that are committed
system.cpu17.rename.UndoneMaps                  14208                       # Number of HB maps that are undone due to squashing
system.cpu17.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu17.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.cpu17.rename.skidInsts                   90021                       # count of insts added to the skid buffer
system.cpu17.memDep0.insertedLoads              39524                       # Number of loads inserted to the mem dependence unit.
system.cpu17.memDep0.insertedStores              1059                       # Number of stores inserted to the mem dependence unit.
system.cpu17.memDep0.conflictingLoads             361                       # Number of conflicting loads.
system.cpu17.memDep0.conflictingStores             37                       # Number of conflicting stores.
system.cpu17.iq.iqInstsAdded                   162341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu17.iq.iqNonSpecInstsAdded                54                       # Number of non-speculative instructions added to the IQ
system.cpu17.iq.iqInstsIssued                  157186                       # Number of instructions issued
system.cpu17.iq.iqSquashedInstsIssued             898                       # Number of squashed instructions issued
system.cpu17.iq.iqSquashedInstsExamined         10304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu17.iq.iqSquashedOperandsExamined        47218                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu17.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu17.iq.issued_per_cycle::samples        86747                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::mean       1.812005                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::stdev      0.566372                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::0              7292      8.41%      8.41% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::1              1724      1.99%     10.39% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::2             77731     89.61%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::total         86747                       # Number of insts issued each cycle
system.cpu17.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu17.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IntAlu               90740     57.73%     57.73% # Type of FU issued
system.cpu17.iq.FU_type_0::IntMult              24580     15.64%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::IntDiv                   0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatAdd                 0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCmp                 0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCvt                 0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMult                0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatDiv                 0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatSqrt                0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAdd                  0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAddAcc               0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAlu                  0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCmp                  0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCvt                  0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMisc                 0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMult                 0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMultAcc              0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShift                0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSqrt                 0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMult            0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.37% # Type of FU issued
system.cpu17.iq.FU_type_0::MemRead              41279     26.26%     99.63% # Type of FU issued
system.cpu17.iq.FU_type_0::MemWrite               587      0.37%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::total               157186                       # Type of FU issued
system.cpu17.iq.rate                         1.769136                       # Inst issue rate
system.cpu17.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu17.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu17.iq.int_inst_queue_reads           402015                       # Number of integer instruction queue reads
system.cpu17.iq.int_inst_queue_writes          172708                       # Number of integer instruction queue writes
system.cpu17.iq.int_inst_queue_wakeup_accesses       152799                       # Number of integer instruction queue wakeup accesses
system.cpu17.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu17.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu17.iq.int_alu_accesses               157186                       # Number of integer alu accesses
system.cpu17.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu17.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu17.iew.lsq.thread0.squashedLoads         2720                       # Number of loads squashed
system.cpu17.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu17.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu17.iew.lsq.thread0.squashedStores          512                       # Number of stores squashed
system.cpu17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu17.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu17.iew.lsq.thread0.cacheBlocked         3974                       # Number of times an access to memory failed due to the cache being blocked
system.cpu17.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu17.iew.iewSquashCycles                  236                       # Number of cycles IEW is squashing
system.cpu17.iew.iewBlockCycles                  3064                       # Number of cycles IEW is blocking
system.cpu17.iew.iewUnblockCycles                 188                       # Number of cycles IEW is unblocking
system.cpu17.iew.iewDispatchedInsts            162398                       # Number of instructions dispatched to IQ
system.cpu17.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu17.iew.iewDispLoadInsts               39524                       # Number of dispatched load instructions
system.cpu17.iew.iewDispStoreInsts               1059                       # Number of dispatched store instructions
system.cpu17.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu17.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu17.iew.iewLSQFullEvents                  18                       # Number of times the LSQ has become full, causing a stall
system.cpu17.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu17.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu17.iew.predictedNotTakenIncorrect           96                       # Number of branches that were predicted not taken incorrectly
system.cpu17.iew.branchMispredicts                237                       # Number of branch mispredicts detected at execute
system.cpu17.iew.iewExecutedInsts              157005                       # Number of executed instructions
system.cpu17.iew.iewExecLoadInsts               41124                       # Number of load instructions executed
system.cpu17.iew.iewExecSquashedInsts             179                       # Number of squashed instructions skipped in execute
system.cpu17.iew.exec_swp                           0                       # number of swp insts executed
system.cpu17.iew.exec_nop                           3                       # number of nop insts executed
system.cpu17.iew.exec_refs                      41701                       # number of memory reference insts executed
system.cpu17.iew.exec_branches                  15193                       # Number of branches executed
system.cpu17.iew.exec_stores                      577                       # Number of stores executed
system.cpu17.iew.exec_rate                   1.767099                       # Inst execution rate
system.cpu17.iew.wb_sent                       152825                       # cumulative count of insts sent to commit
system.cpu17.iew.wb_count                      152799                       # cumulative count of insts written-back
system.cpu17.iew.wb_producers                  135695                       # num instructions producing a value
system.cpu17.iew.wb_consumers                  230601                       # num instructions consuming a value
system.cpu17.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu17.iew.wb_rate                     1.719760                       # insts written-back per cycle
system.cpu17.iew.wb_fanout                   0.588441                       # average fanout of values written-back
system.cpu17.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu17.commit.commitSquashedInsts         10243                       # The number of squashed insts skipped by commit
system.cpu17.commit.commitNonSpecStalls            42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu17.commit.branchMispredicts             226                       # The number of times a branch was mispredicted
system.cpu17.commit.committed_per_cycle::samples        85315                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::mean     1.782699                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::stdev     2.302494                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::0        27428     32.15%     32.15% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::1        27206     31.89%     64.04% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::2        13065     15.31%     79.35% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::3         6287      7.37%     86.72% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::4          629      0.74%     87.46% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::5         2614      3.06%     90.52% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::6           78      0.09%     90.61% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::7          224      0.26%     90.88% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::8         7784      9.12%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::total        85315                       # Number of insts commited each cycle
system.cpu17.commit.committedInsts             151783                       # Number of instructions committed
system.cpu17.commit.committedOps               152091                       # Number of ops (including micro ops) committed
system.cpu17.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu17.commit.refs                        37351                       # Number of memory references committed
system.cpu17.commit.loads                       36804                       # Number of loads committed
system.cpu17.commit.membars                        13                       # Number of memory barriers committed
system.cpu17.commit.branches                    15122                       # Number of branches committed
system.cpu17.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu17.commit.int_insts                  137002                       # Number of committed integer instructions.
system.cpu17.commit.function_calls                 23                       # Number of function calls committed.
system.cpu17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IntAlu          90161     59.28%     59.28% # Class of committed instruction
system.cpu17.commit.op_class_0::IntMult         24579     16.16%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::IntDiv              0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatAdd            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCvt            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMult            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatDiv            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatSqrt            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAdd             0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAddAcc            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAlu             0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCmp             0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCvt             0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMisc            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMult            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMultAcc            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShift            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShiftAcc            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSqrt            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAdd            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCvt            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatDiv            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMisc            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMult            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.44% # Class of committed instruction
system.cpu17.commit.op_class_0::MemRead         36804     24.20%     99.64% # Class of committed instruction
system.cpu17.commit.op_class_0::MemWrite          547      0.36%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::total          152091                       # Class of committed instruction
system.cpu17.commit.bw_lim_events                7784                       # number cycles where commit BW limit reached
system.cpu17.rob.rob_reads                     239826                       # The number of ROB reads
system.cpu17.rob.rob_writes                    326165                       # The number of ROB writes
system.cpu17.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu17.idleCycles                          2102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu17.quiesceCycles                     252685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu17.committedInsts                    151783                       # Number of Instructions Simulated
system.cpu17.committedOps                      152091                       # Number of Ops (including micro ops) Simulated
system.cpu17.cpi                             0.585369                       # CPI: Cycles Per Instruction
system.cpu17.cpi_total                       0.585369                       # CPI: Total CPI of All Threads
system.cpu17.ipc                             1.708325                       # IPC: Instructions Per Cycle
system.cpu17.ipc_total                       1.708325                       # IPC: Total IPC of All Threads
system.cpu17.int_regfile_reads                 250701                       # number of integer regfile reads
system.cpu17.int_regfile_writes                126908                       # number of integer regfile writes
system.cpu17.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu17.cc_regfile_reads                  581898                       # number of cc regfile reads
system.cpu17.cc_regfile_writes                  90220                       # number of cc regfile writes
system.cpu17.misc_regfile_reads                 44959                       # number of misc regfile reads
system.cpu17.misc_regfile_writes                  108                       # number of misc regfile writes
system.cpu17.dcache.tags.replacements             341                       # number of replacements
system.cpu17.dcache.tags.tagsinuse         103.257034                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs             35556                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           39.594655                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::cpu17.data   103.257034                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::cpu17.data     0.100837                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.100837                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses           76250                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses          76250                       # Number of data accesses
system.cpu17.dcache.ReadReq_hits::cpu17.data        35307                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total         35307                       # number of ReadReq hits
system.cpu17.dcache.WriteReq_hits::cpu17.data          242                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total          242                       # number of WriteReq hits
system.cpu17.dcache.SoftPFReq_hits::cpu17.data            2                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu17.dcache.LoadLockedReq_hits::cpu17.data            1                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu17.dcache.demand_hits::cpu17.data        35549                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total          35549                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::cpu17.data        35551                       # number of overall hits
system.cpu17.dcache.overall_hits::total         35551                       # number of overall hits
system.cpu17.dcache.ReadReq_misses::cpu17.data         1796                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total         1796                       # number of ReadReq misses
system.cpu17.dcache.WriteReq_misses::cpu17.data          276                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu17.dcache.SoftPFReq_misses::cpu17.data            1                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu17.dcache.LoadLockedReq_misses::cpu17.data           26                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu17.dcache.StoreCondReq_misses::cpu17.data            7                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu17.dcache.demand_misses::cpu17.data         2072                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total         2072                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::cpu17.data         2073                       # number of overall misses
system.cpu17.dcache.overall_misses::total         2073                       # number of overall misses
system.cpu17.dcache.ReadReq_miss_latency::cpu17.data     37795494                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total     37795494                       # number of ReadReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::cpu17.data      7294246                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total      7294246                       # number of WriteReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::cpu17.data       335456                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total       335456                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::cpu17.data        12000                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::cpu17.data        66000                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total        66000                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.demand_miss_latency::cpu17.data     45089740                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total     45089740                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::cpu17.data     45089740                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total     45089740                       # number of overall miss cycles
system.cpu17.dcache.ReadReq_accesses::cpu17.data        37103                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total        37103                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::cpu17.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::cpu17.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::cpu17.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::cpu17.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.demand_accesses::cpu17.data        37621                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total        37621                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::cpu17.data        37624                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total        37624                       # number of overall (read+write) accesses
system.cpu17.dcache.ReadReq_miss_rate::cpu17.data     0.048406                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.048406                       # miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_miss_rate::cpu17.data     0.532819                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.532819                       # miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::cpu17.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::cpu17.data     0.962963                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.962963                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::cpu17.data            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_miss_rate::cpu17.data     0.055076                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.055076                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::cpu17.data     0.055098                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.055098                       # miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::cpu17.data 21044.261693                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 21044.261693                       # average ReadReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::cpu17.data 26428.427536                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 26428.427536                       # average WriteReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::cpu17.data 12902.153846                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 12902.153846                       # average LoadLockedReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::cpu17.data  1714.285714                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total  1714.285714                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::cpu17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.demand_avg_miss_latency::cpu17.data 21761.457529                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 21761.457529                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::cpu17.data 21750.959961                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 21750.959961                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs         6307                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs             300                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    21.023333                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu17.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu17.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu17.dcache.writebacks::writebacks          142                       # number of writebacks
system.cpu17.dcache.writebacks::total             142                       # number of writebacks
system.cpu17.dcache.ReadReq_mshr_hits::cpu17.data         1026                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total         1026                       # number of ReadReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::cpu17.data          142                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu17.dcache.demand_mshr_hits::cpu17.data         1168                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total         1168                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::cpu17.data         1168                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total         1168                       # number of overall MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::cpu17.data          770                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::cpu17.data          134                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::cpu17.data            1                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::cpu17.data           26                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::cpu17.data            7                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.demand_mshr_misses::cpu17.data          904                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::cpu17.data          905                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total          905                       # number of overall MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::cpu17.data     17574003                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total     17574003                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::cpu17.data      2762001                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total      2762001                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::cpu17.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::cpu17.data       290544                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total       290544                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::cpu17.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::cpu17.data        60000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total        60000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::cpu17.data     20336004                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total     20336004                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::cpu17.data     20338504                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total     20338504                       # number of overall MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::cpu17.data     0.020753                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.020753                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::cpu17.data     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::cpu17.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::cpu17.data     0.962963                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.962963                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::cpu17.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_mshr_miss_rate::cpu17.data     0.024029                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.024029                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::cpu17.data     0.024054                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.024054                       # mshr miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::cpu17.data 22823.380519                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 22823.380519                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::cpu17.data 20611.947761                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 20611.947761                       # average WriteReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::cpu17.data         2500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu17.data 11174.769231                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11174.769231                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::cpu17.data  1071.428571                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total  1071.428571                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::cpu17.data 22495.579646                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 22495.579646                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::cpu17.data 22473.485083                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 22473.485083                       # average overall mshr miss latency
system.cpu17.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.icache.tags.replacements               0                       # number of replacements
system.cpu17.icache.tags.tagsinuse          12.128176                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs             18723                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs          340.418182                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::cpu17.inst    12.128176                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::cpu17.inst     0.023688                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.023688                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses           37633                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses          37633                       # Number of data accesses
system.cpu17.icache.ReadReq_hits::cpu17.inst        18723                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total         18723                       # number of ReadReq hits
system.cpu17.icache.demand_hits::cpu17.inst        18723                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total          18723                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::cpu17.inst        18723                       # number of overall hits
system.cpu17.icache.overall_hits::total         18723                       # number of overall hits
system.cpu17.icache.ReadReq_misses::cpu17.inst           66                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu17.icache.demand_misses::cpu17.inst           66                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::cpu17.inst           66                       # number of overall misses
system.cpu17.icache.overall_misses::total           66                       # number of overall misses
system.cpu17.icache.ReadReq_miss_latency::cpu17.inst      2358229                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total      2358229                       # number of ReadReq miss cycles
system.cpu17.icache.demand_miss_latency::cpu17.inst      2358229                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total      2358229                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::cpu17.inst      2358229                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total      2358229                       # number of overall miss cycles
system.cpu17.icache.ReadReq_accesses::cpu17.inst        18789                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total        18789                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.demand_accesses::cpu17.inst        18789                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total        18789                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::cpu17.inst        18789                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total        18789                       # number of overall (read+write) accesses
system.cpu17.icache.ReadReq_miss_rate::cpu17.inst     0.003513                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.003513                       # miss rate for ReadReq accesses
system.cpu17.icache.demand_miss_rate::cpu17.inst     0.003513                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.003513                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::cpu17.inst     0.003513                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.003513                       # miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_miss_latency::cpu17.inst 35730.742424                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 35730.742424                       # average ReadReq miss latency
system.cpu17.icache.demand_avg_miss_latency::cpu17.inst 35730.742424                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 35730.742424                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::cpu17.inst 35730.742424                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 35730.742424                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.fast_writes                     0                       # number of fast writes performed
system.cpu17.icache.cache_copies                    0                       # number of cache copies performed
system.cpu17.icache.ReadReq_mshr_hits::cpu17.inst           11                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu17.icache.demand_mshr_hits::cpu17.inst           11                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::cpu17.inst           11                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::cpu17.inst           55                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu17.icache.demand_mshr_misses::cpu17.inst           55                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::cpu17.inst           55                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::cpu17.inst      1950268                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      1950268                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::cpu17.inst      1950268                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      1950268                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::cpu17.inst      1950268                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      1950268                       # number of overall MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::cpu17.inst     0.002927                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.002927                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.demand_mshr_miss_rate::cpu17.inst     0.002927                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.002927                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::cpu17.inst     0.002927                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.002927                       # mshr miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::cpu17.inst 35459.418182                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 35459.418182                       # average ReadReq mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::cpu17.inst 35459.418182                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 35459.418182                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::cpu17.inst 35459.418182                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 35459.418182                       # average overall mshr miss latency
system.cpu17.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.branchPred.lookups                 16603                       # Number of BP lookups
system.cpu18.branchPred.condPredicted           16309                       # Number of conditional branches predicted
system.cpu18.branchPred.condIncorrect             243                       # Number of conditional branches incorrect
system.cpu18.branchPred.BTBLookups              14575                       # Number of BTB lookups
system.cpu18.branchPred.BTBHits                 12750                       # Number of BTB hits
system.cpu18.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu18.branchPred.BTBHitPct           87.478559                       # BTB Hit Percentage
system.cpu18.branchPred.usedRAS                    73                       # Number of times the RAS was used to get a target.
system.cpu18.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu18.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.numCycles                          88305                       # number of cpu cycles simulated
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.fetch.icacheStallCycles            19850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu18.fetch.Insts                       168515                       # Number of instructions fetch has processed
system.cpu18.fetch.Branches                     16603                       # Number of branches that fetch encountered
system.cpu18.fetch.predictedBranches            12823                       # Number of branches that fetch has predicted taken
system.cpu18.fetch.Cycles                       65919                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu18.fetch.SquashCycles                   505                       # Number of cycles fetch has spent squashing
system.cpu18.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu18.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu18.fetch.CacheLines                   18809                       # Number of cache lines fetched
system.cpu18.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu18.fetch.rateDist::samples            86029                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::mean            1.971998                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::stdev           3.056491                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::0                  56226     65.36%     65.36% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::1                   2600      3.02%     68.38% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::2                   1924      2.24%     70.62% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::3                   2638      3.07%     73.68% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::4                   2218      2.58%     76.26% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::5                   1891      2.20%     78.46% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::6                   2412      2.80%     81.26% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::7                   6472      7.52%     88.79% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::8                   9648     11.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::total              86029                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.branchRate                0.188019                       # Number of branch fetches per cycle
system.cpu18.fetch.rate                      1.908329                       # Number of inst fetches per cycle
system.cpu18.decode.IdleCycles                   8190                       # Number of cycles decode is idle
system.cpu18.decode.BlockedCycles               56857                       # Number of cycles decode is blocked
system.cpu18.decode.RunCycles                    2508                       # Number of cycles decode is running
system.cpu18.decode.UnblockCycles               18251                       # Number of cycles decode is unblocking
system.cpu18.decode.SquashCycles                  223                       # Number of cycles decode is squashing
system.cpu18.decode.BranchResolved                121                       # Number of times decode resolved a branch
system.cpu18.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu18.decode.DecodedInsts               163607                       # Number of instructions handled by decode
system.cpu18.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu18.rename.SquashCycles                  223                       # Number of cycles rename is squashing
system.cpu18.rename.IdleCycles                  13823                       # Number of cycles rename is idle
system.cpu18.rename.BlockCycles                  8023                       # Number of cycles rename is blocking
system.cpu18.rename.serializeStallCycles         1935                       # count of cycles rename stalled for serializing inst
system.cpu18.rename.RunCycles                   14965                       # Number of cycles rename is running
system.cpu18.rename.UnblockCycles               47060                       # Number of cycles rename is unblocking
system.cpu18.rename.RenamedInsts               162694                       # Number of instructions processed by rename
system.cpu18.rename.ROBFullEvents                  18                       # Number of times rename has blocked due to ROB full
system.cpu18.rename.IQFullEvents                45000                       # Number of times rename has blocked due to IQ full
system.cpu18.rename.LQFullEvents                  291                       # Number of times rename has blocked due to LQ full
system.cpu18.rename.RenamedOperands            229632                       # Number of destination operands rename has renamed
system.cpu18.rename.RenameLookups              800520                       # Number of register rename lookups that rename has made
system.cpu18.rename.int_rename_lookups         261394                       # Number of integer rename lookups
system.cpu18.rename.CommittedMaps              216693                       # Number of HB maps that are committed
system.cpu18.rename.UndoneMaps                  12938                       # Number of HB maps that are undone due to squashing
system.cpu18.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu18.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.cpu18.rename.skidInsts                   88305                       # count of insts added to the skid buffer
system.cpu18.memDep0.insertedLoads              39251                       # Number of loads inserted to the mem dependence unit.
system.cpu18.memDep0.insertedStores               917                       # Number of stores inserted to the mem dependence unit.
system.cpu18.memDep0.conflictingLoads             286                       # Number of conflicting loads.
system.cpu18.memDep0.conflictingStores             18                       # Number of conflicting stores.
system.cpu18.iq.iqInstsAdded                   161578                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu18.iq.iqNonSpecInstsAdded                73                       # Number of non-speculative instructions added to the IQ
system.cpu18.iq.iqInstsIssued                  157036                       # Number of instructions issued
system.cpu18.iq.iqSquashedInstsIssued             738                       # Number of squashed instructions issued
system.cpu18.iq.iqSquashedInstsExamined          9271                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu18.iq.iqSquashedOperandsExamined        42411                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu18.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu18.iq.issued_per_cycle::samples        86029                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::mean       1.825384                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::stdev      0.546985                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::0              6670      7.75%      7.75% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::1              1682      1.96%      9.71% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::2             77677     90.29%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::total         86029                       # Number of insts issued each cycle
system.cpu18.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu18.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IntAlu               90970     57.93%     57.93% # Type of FU issued
system.cpu18.iq.FU_type_0::IntMult              24580     15.65%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::IntDiv                   0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatAdd                 0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCmp                 0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCvt                 0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMult                0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatDiv                 0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatSqrt                0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAdd                  0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAddAcc               0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAlu                  0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCmp                  0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCvt                  0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMisc                 0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMult                 0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMultAcc              0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShift                0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSqrt                 0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMult            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.58% # Type of FU issued
system.cpu18.iq.FU_type_0::MemRead              40895     26.04%     99.62% # Type of FU issued
system.cpu18.iq.FU_type_0::MemWrite               591      0.38%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::total               157036                       # Type of FU issued
system.cpu18.iq.rate                         1.778336                       # Inst issue rate
system.cpu18.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu18.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu18.iq.int_inst_queue_reads           400837                       # Number of integer instruction queue reads
system.cpu18.iq.int_inst_queue_writes          170928                       # Number of integer instruction queue writes
system.cpu18.iq.int_inst_queue_wakeup_accesses       153019                       # Number of integer instruction queue wakeup accesses
system.cpu18.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu18.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu18.iq.int_alu_accesses               157036                       # Number of integer alu accesses
system.cpu18.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu18.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu18.iew.lsq.thread0.squashedLoads         2408                       # Number of loads squashed
system.cpu18.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu18.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu18.iew.lsq.thread0.squashedStores          362                       # Number of stores squashed
system.cpu18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu18.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu18.iew.lsq.thread0.cacheBlocked         3633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu18.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu18.iew.iewSquashCycles                  223                       # Number of cycles IEW is squashing
system.cpu18.iew.iewBlockCycles                  2402                       # Number of cycles IEW is blocking
system.cpu18.iew.iewUnblockCycles                 201                       # Number of cycles IEW is unblocking
system.cpu18.iew.iewDispatchedInsts            161654                       # Number of instructions dispatched to IQ
system.cpu18.iew.iewDispSquashedInsts              77                       # Number of squashed instructions skipped by dispatch
system.cpu18.iew.iewDispLoadInsts               39251                       # Number of dispatched load instructions
system.cpu18.iew.iewDispStoreInsts                917                       # Number of dispatched store instructions
system.cpu18.iew.iewDispNonSpecInsts               45                       # Number of dispatched non-speculative instructions
system.cpu18.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu18.iew.iewLSQFullEvents                  61                       # Number of times the LSQ has become full, causing a stall
system.cpu18.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu18.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.cpu18.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu18.iew.branchMispredicts                225                       # Number of branch mispredicts detected at execute
system.cpu18.iew.iewExecutedInsts              156855                       # Number of executed instructions
system.cpu18.iew.iewExecLoadInsts               40748                       # Number of load instructions executed
system.cpu18.iew.iewExecSquashedInsts             179                       # Number of squashed instructions skipped in execute
system.cpu18.iew.exec_swp                           0                       # number of swp insts executed
system.cpu18.iew.exec_nop                           3                       # number of nop insts executed
system.cpu18.iew.exec_refs                      41331                       # number of memory reference insts executed
system.cpu18.iew.exec_branches                  15267                       # Number of branches executed
system.cpu18.iew.exec_stores                      583                       # Number of stores executed
system.cpu18.iew.exec_rate                   1.776287                       # Inst execution rate
system.cpu18.iew.wb_sent                       153032                       # cumulative count of insts sent to commit
system.cpu18.iew.wb_count                      153019                       # cumulative count of insts written-back
system.cpu18.iew.wb_producers                  135950                       # num instructions producing a value
system.cpu18.iew.wb_consumers                  231204                       # num instructions consuming a value
system.cpu18.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu18.iew.wb_rate                     1.732846                       # insts written-back per cycle
system.cpu18.iew.wb_fanout                   0.588009                       # average fanout of values written-back
system.cpu18.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu18.commit.commitSquashedInsts          9210                       # The number of squashed insts skipped by commit
system.cpu18.commit.commitNonSpecStalls            50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu18.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu18.commit.committed_per_cycle::samples        84739                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::mean     1.798227                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::stdev     2.308154                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::0        26701     31.51%     31.51% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::1        27339     32.26%     63.77% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::2        13107     15.47%     79.24% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::3         6251      7.38%     86.62% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::4          643      0.76%     87.38% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::5         2598      3.07%     90.44% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::6           59      0.07%     90.51% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::7          170      0.20%     90.71% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::8         7871      9.29%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::total        84739                       # Number of insts commited each cycle
system.cpu18.commit.committedInsts             152072                       # Number of instructions committed
system.cpu18.commit.committedOps               152380                       # Number of ops (including micro ops) committed
system.cpu18.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu18.commit.refs                        37398                       # Number of memory references committed
system.cpu18.commit.loads                       36843                       # Number of loads committed
system.cpu18.commit.membars                        13                       # Number of memory barriers committed
system.cpu18.commit.branches                    15193                       # Number of branches committed
system.cpu18.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu18.commit.int_insts                  137220                       # Number of committed integer instructions.
system.cpu18.commit.function_calls                 23                       # Number of function calls committed.
system.cpu18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IntAlu          90403     59.33%     59.33% # Class of committed instruction
system.cpu18.commit.op_class_0::IntMult         24579     16.13%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::IntDiv              0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatAdd            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCmp            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCvt            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMult            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatDiv            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAdd             0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAddAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAlu             0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCmp             0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCvt             0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMisc            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMult            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMultAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShift            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShiftAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAdd            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAlu            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCmp            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCvt            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatDiv            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMisc            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMult            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu18.commit.op_class_0::MemRead         36843     24.18%     99.64% # Class of committed instruction
system.cpu18.commit.op_class_0::MemWrite          555      0.36%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::total          152380                       # Class of committed instruction
system.cpu18.commit.bw_lim_events                7871                       # number cycles where commit BW limit reached
system.cpu18.rob.rob_reads                     238419                       # The number of ROB reads
system.cpu18.rob.rob_writes                    324535                       # The number of ROB writes
system.cpu18.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu18.idleCycles                          2276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu18.quiesceCycles                     253229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu18.committedInsts                    152072                       # Number of Instructions Simulated
system.cpu18.committedOps                      152380                       # Number of Ops (including micro ops) Simulated
system.cpu18.cpi                             0.580679                       # CPI: Cycles Per Instruction
system.cpu18.cpi_total                       0.580679                       # CPI: Total CPI of All Threads
system.cpu18.ipc                             1.722122                       # IPC: Instructions Per Cycle
system.cpu18.ipc_total                       1.722122                       # IPC: Total IPC of All Threads
system.cpu18.int_regfile_reads                 250591                       # number of integer regfile reads
system.cpu18.int_regfile_writes                126961                       # number of integer regfile writes
system.cpu18.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu18.cc_regfile_reads                  581433                       # number of cc regfile reads
system.cpu18.cc_regfile_writes                  90577                       # number of cc regfile writes
system.cpu18.misc_regfile_reads                 44922                       # number of misc regfile reads
system.cpu18.misc_regfile_writes                  143                       # number of misc regfile writes
system.cpu18.dcache.tags.replacements             341                       # number of replacements
system.cpu18.dcache.tags.tagsinuse         104.022236                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs             35634                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs           39.681514                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::cpu18.data   104.022236                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::cpu18.data     0.101584                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.101584                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses           76232                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses          76232                       # Number of data accesses
system.cpu18.dcache.ReadReq_hits::cpu18.data        35363                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total         35363                       # number of ReadReq hits
system.cpu18.dcache.WriteReq_hits::cpu18.data          242                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total          242                       # number of WriteReq hits
system.cpu18.dcache.SoftPFReq_hits::cpu18.data            2                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu18.dcache.LoadLockedReq_hits::cpu18.data            4                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu18.dcache.demand_hits::cpu18.data        35605                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total          35605                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::cpu18.data        35607                       # number of overall hits
system.cpu18.dcache.overall_hits::total         35607                       # number of overall hits
system.cpu18.dcache.ReadReq_misses::cpu18.data         1701                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total         1701                       # number of ReadReq misses
system.cpu18.dcache.WriteReq_misses::cpu18.data          276                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu18.dcache.SoftPFReq_misses::cpu18.data            1                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu18.dcache.LoadLockedReq_misses::cpu18.data           31                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu18.dcache.StoreCondReq_misses::cpu18.data           20                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu18.dcache.demand_misses::cpu18.data         1977                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total         1977                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::cpu18.data         1978                       # number of overall misses
system.cpu18.dcache.overall_misses::total         1978                       # number of overall misses
system.cpu18.dcache.ReadReq_miss_latency::cpu18.data     33675477                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total     33675477                       # number of ReadReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::cpu18.data      5375250                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total      5375250                       # number of WriteReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::cpu18.data       203420                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total       203420                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::cpu18.data        21000                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::cpu18.data       207000                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::total       207000                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.demand_miss_latency::cpu18.data     39050727                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total     39050727                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::cpu18.data     39050727                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total     39050727                       # number of overall miss cycles
system.cpu18.dcache.ReadReq_accesses::cpu18.data        37064                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total        37064                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::cpu18.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::cpu18.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::cpu18.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::cpu18.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.demand_accesses::cpu18.data        37582                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total        37582                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::cpu18.data        37585                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total        37585                       # number of overall (read+write) accesses
system.cpu18.dcache.ReadReq_miss_rate::cpu18.data     0.045894                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.045894                       # miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_miss_rate::cpu18.data     0.532819                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.532819                       # miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::cpu18.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::cpu18.data     0.885714                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.885714                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::cpu18.data            1                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_miss_rate::cpu18.data     0.052605                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.052605                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::cpu18.data     0.052627                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.052627                       # miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::cpu18.data 19797.458554                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total 19797.458554                       # average ReadReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::cpu18.data 19475.543478                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total 19475.543478                       # average WriteReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::cpu18.data  6561.935484                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total  6561.935484                       # average LoadLockedReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::cpu18.data         1050                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::total         1050                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::cpu18.data          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.demand_avg_miss_latency::cpu18.data 19752.517451                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total 19752.517451                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::cpu18.data 19742.531345                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total 19742.531345                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs         5368                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs             271                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs    19.808118                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu18.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu18.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu18.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu18.dcache.writebacks::total             126                       # number of writebacks
system.cpu18.dcache.ReadReq_mshr_hits::cpu18.data          931                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total          931                       # number of ReadReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::cpu18.data          142                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu18.dcache.demand_mshr_hits::cpu18.data         1073                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total         1073                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::cpu18.data         1073                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total         1073                       # number of overall MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::cpu18.data          770                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::cpu18.data          134                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::cpu18.data            1                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::cpu18.data           31                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::cpu18.data           20                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.demand_mshr_misses::cpu18.data          904                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::cpu18.data          905                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total          905                       # number of overall MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::cpu18.data     16438510                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total     16438510                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::cpu18.data      2119750                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total      2119750                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::cpu18.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::cpu18.data       147080                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total       147080                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::cpu18.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::cpu18.data       181500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::total       181500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::cpu18.data     18558260                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total     18558260                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::cpu18.data     18560760                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total     18560760                       # number of overall MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::cpu18.data     0.020775                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.020775                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::cpu18.data     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::cpu18.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::cpu18.data     0.885714                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.885714                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::cpu18.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_mshr_miss_rate::cpu18.data     0.024054                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.024054                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::cpu18.data     0.024079                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.024079                       # mshr miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::cpu18.data 21348.714286                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 21348.714286                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::cpu18.data 15819.029851                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 15819.029851                       # average WriteReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::cpu18.data         2500                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu18.data  4744.516129                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4744.516129                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::cpu18.data          825                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::total          825                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu18.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::cpu18.data 20529.048673                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 20529.048673                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::cpu18.data 20509.127072                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 20509.127072                       # average overall mshr miss latency
system.cpu18.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.icache.tags.replacements               0                       # number of replacements
system.cpu18.icache.tags.tagsinuse          12.491522                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs             18734                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs          334.535714                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::cpu18.inst    12.491522                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::cpu18.inst     0.024398                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.024398                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses           37674                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses          37674                       # Number of data accesses
system.cpu18.icache.ReadReq_hits::cpu18.inst        18734                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total         18734                       # number of ReadReq hits
system.cpu18.icache.demand_hits::cpu18.inst        18734                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total          18734                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::cpu18.inst        18734                       # number of overall hits
system.cpu18.icache.overall_hits::total         18734                       # number of overall hits
system.cpu18.icache.ReadReq_misses::cpu18.inst           75                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu18.icache.demand_misses::cpu18.inst           75                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::cpu18.inst           75                       # number of overall misses
system.cpu18.icache.overall_misses::total           75                       # number of overall misses
system.cpu18.icache.ReadReq_miss_latency::cpu18.inst      3419669                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total      3419669                       # number of ReadReq miss cycles
system.cpu18.icache.demand_miss_latency::cpu18.inst      3419669                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total      3419669                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::cpu18.inst      3419669                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total      3419669                       # number of overall miss cycles
system.cpu18.icache.ReadReq_accesses::cpu18.inst        18809                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total        18809                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.demand_accesses::cpu18.inst        18809                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total        18809                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::cpu18.inst        18809                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total        18809                       # number of overall (read+write) accesses
system.cpu18.icache.ReadReq_miss_rate::cpu18.inst     0.003987                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.003987                       # miss rate for ReadReq accesses
system.cpu18.icache.demand_miss_rate::cpu18.inst     0.003987                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.003987                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::cpu18.inst     0.003987                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.003987                       # miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_miss_latency::cpu18.inst 45595.586667                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 45595.586667                       # average ReadReq miss latency
system.cpu18.icache.demand_avg_miss_latency::cpu18.inst 45595.586667                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 45595.586667                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::cpu18.inst 45595.586667                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 45595.586667                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.fast_writes                     0                       # number of fast writes performed
system.cpu18.icache.cache_copies                    0                       # number of cache copies performed
system.cpu18.icache.ReadReq_mshr_hits::cpu18.inst           19                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu18.icache.demand_mshr_hits::cpu18.inst           19                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::cpu18.inst           19                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::cpu18.inst           56                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu18.icache.demand_mshr_misses::cpu18.inst           56                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::cpu18.inst           56                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::cpu18.inst      2207318                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total      2207318                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::cpu18.inst      2207318                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total      2207318                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::cpu18.inst      2207318                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total      2207318                       # number of overall MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::cpu18.inst     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.demand_mshr_miss_rate::cpu18.inst     0.002977                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.002977                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::cpu18.inst     0.002977                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.002977                       # mshr miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::cpu18.inst 39416.392857                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 39416.392857                       # average ReadReq mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::cpu18.inst 39416.392857                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 39416.392857                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::cpu18.inst 39416.392857                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 39416.392857                       # average overall mshr miss latency
system.cpu18.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.branchPred.lookups                 15905                       # Number of BP lookups
system.cpu19.branchPred.condPredicted           15611                       # Number of conditional branches predicted
system.cpu19.branchPred.condIncorrect             252                       # Number of conditional branches incorrect
system.cpu19.branchPred.BTBLookups              14060                       # Number of BTB lookups
system.cpu19.branchPred.BTBHits                 12359                       # Number of BTB hits
system.cpu19.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu19.branchPred.BTBHitPct           87.901849                       # BTB Hit Percentage
system.cpu19.branchPred.usedRAS                    91                       # Number of times the RAS was used to get a target.
system.cpu19.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu19.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.numCycles                          87955                       # number of cpu cycles simulated
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.fetch.icacheStallCycles            19672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu19.fetch.Insts                       166197                       # Number of instructions fetch has processed
system.cpu19.fetch.Branches                     15905                       # Number of branches that fetch encountered
system.cpu19.fetch.predictedBranches            12450                       # Number of branches that fetch has predicted taken
system.cpu19.fetch.Cycles                       65637                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu19.fetch.SquashCycles                   529                       # Number of cycles fetch has spent squashing
system.cpu19.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu19.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu19.fetch.CacheLines                   18795                       # Number of cache lines fetched
system.cpu19.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu19.fetch.rateDist::samples            85581                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::mean            1.956030                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::stdev           3.056784                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::0                  56321     65.81%     65.81% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::1                   2595      3.03%     68.84% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::2                   1723      2.01%     70.86% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::3                   2568      3.00%     73.86% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::4                   2271      2.65%     76.51% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::5                   1709      2.00%     78.51% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::6                   2560      2.99%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::7                   6007      7.02%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::8                   9827     11.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::total              85581                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.branchRate                0.180831                       # Number of branch fetches per cycle
system.cpu19.fetch.rate                      1.889569                       # Number of inst fetches per cycle
system.cpu19.decode.IdleCycles                   8047                       # Number of cycles decode is idle
system.cpu19.decode.BlockedCycles               56720                       # Number of cycles decode is blocked
system.cpu19.decode.RunCycles                    2587                       # Number of cycles decode is running
system.cpu19.decode.UnblockCycles               17992                       # Number of cycles decode is unblocking
system.cpu19.decode.SquashCycles                  235                       # Number of cycles decode is squashing
system.cpu19.decode.BranchResolved                140                       # Number of times decode resolved a branch
system.cpu19.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu19.decode.DecodedInsts               161672                       # Number of instructions handled by decode
system.cpu19.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu19.rename.SquashCycles                  235                       # Number of cycles rename is squashing
system.cpu19.rename.IdleCycles                  13690                       # Number of cycles rename is idle
system.cpu19.rename.BlockCycles                  9124                       # Number of cycles rename is blocking
system.cpu19.rename.serializeStallCycles         1069                       # count of cycles rename stalled for serializing inst
system.cpu19.rename.RunCycles                   14694                       # Number of cycles rename is running
system.cpu19.rename.UnblockCycles               46769                       # Number of cycles rename is unblocking
system.cpu19.rename.RenamedInsts               160697                       # Number of instructions processed by rename
system.cpu19.rename.ROBFullEvents                  35                       # Number of times rename has blocked due to ROB full
system.cpu19.rename.IQFullEvents                44643                       # Number of times rename has blocked due to IQ full
system.cpu19.rename.LQFullEvents                  394                       # Number of times rename has blocked due to LQ full
system.cpu19.rename.RenamedOperands            225120                       # Number of destination operands rename has renamed
system.cpu19.rename.RenameLookups              790782                       # Number of register rename lookups that rename has made
system.cpu19.rename.int_rename_lookups         258669                       # Number of integer rename lookups
system.cpu19.rename.CommittedMaps              211057                       # Number of HB maps that are committed
system.cpu19.rename.UndoneMaps                  14060                       # Number of HB maps that are undone due to squashing
system.cpu19.rename.serializingInsts               28                       # count of serializing insts renamed
system.cpu19.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu19.rename.skidInsts                   88347                       # count of insts added to the skid buffer
system.cpu19.memDep0.insertedLoads              39179                       # Number of loads inserted to the mem dependence unit.
system.cpu19.memDep0.insertedStores              1057                       # Number of stores inserted to the mem dependence unit.
system.cpu19.memDep0.conflictingLoads             355                       # Number of conflicting loads.
system.cpu19.memDep0.conflictingStores             72                       # Number of conflicting stores.
system.cpu19.iq.iqInstsAdded                   159580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu19.iq.iqNonSpecInstsAdded                37                       # Number of non-speculative instructions added to the IQ
system.cpu19.iq.iqInstsIssued                  155822                       # Number of instructions issued
system.cpu19.iq.iqSquashedInstsIssued             920                       # Number of squashed instructions issued
system.cpu19.iq.iqSquashedInstsExamined         10290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu19.iq.iqSquashedOperandsExamined        47090                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu19.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu19.iq.issued_per_cycle::samples        85581                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::mean       1.820755                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::stdev      0.553372                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::0              6808      7.96%      7.96% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::1              1724      2.01%      9.97% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::2             77049     90.03%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::total         85581                       # Number of insts issued each cycle
system.cpu19.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu19.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IntAlu               88345     56.70%     56.70% # Type of FU issued
system.cpu19.iq.FU_type_0::IntMult              24580     15.77%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::IntDiv                   0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatAdd                 0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCmp                 0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCvt                 0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMult                0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatDiv                 0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatSqrt                0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAdd                  0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAddAcc               0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAlu                  0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCmp                  0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCvt                  0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMisc                 0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMult                 0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMultAcc              0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShift                0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSqrt                 0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMult            0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.47% # Type of FU issued
system.cpu19.iq.FU_type_0::MemRead              42322     27.16%     99.63% # Type of FU issued
system.cpu19.iq.FU_type_0::MemWrite               575      0.37%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::total               155822                       # Type of FU issued
system.cpu19.iq.rate                         1.771610                       # Inst issue rate
system.cpu19.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu19.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu19.iq.int_inst_queue_reads           398143                       # Number of integer instruction queue reads
system.cpu19.iq.int_inst_queue_writes          169918                       # Number of integer instruction queue writes
system.cpu19.iq.int_inst_queue_wakeup_accesses       150043                       # Number of integer instruction queue wakeup accesses
system.cpu19.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu19.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu19.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu19.iq.int_alu_accesses               155822                       # Number of integer alu accesses
system.cpu19.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu19.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu19.iew.lsq.thread0.squashedLoads         2727                       # Number of loads squashed
system.cpu19.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu19.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu19.iew.lsq.thread0.squashedStores          529                       # Number of stores squashed
system.cpu19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu19.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu19.iew.lsq.thread0.cacheBlocked         5367                       # Number of times an access to memory failed due to the cache being blocked
system.cpu19.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu19.iew.iewSquashCycles                  235                       # Number of cycles IEW is squashing
system.cpu19.iew.iewBlockCycles                  2970                       # Number of cycles IEW is blocking
system.cpu19.iew.iewUnblockCycles                 568                       # Number of cycles IEW is unblocking
system.cpu19.iew.iewDispatchedInsts            159620                       # Number of instructions dispatched to IQ
system.cpu19.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu19.iew.iewDispLoadInsts               39179                       # Number of dispatched load instructions
system.cpu19.iew.iewDispStoreInsts               1057                       # Number of dispatched store instructions
system.cpu19.iew.iewDispNonSpecInsts               16                       # Number of dispatched non-speculative instructions
system.cpu19.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu19.iew.iewLSQFullEvents                 400                       # Number of times the LSQ has become full, causing a stall
system.cpu19.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu19.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu19.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu19.iew.branchMispredicts                234                       # Number of branch mispredicts detected at execute
system.cpu19.iew.iewExecutedInsts              155637                       # Number of executed instructions
system.cpu19.iew.iewExecLoadInsts               42163                       # Number of load instructions executed
system.cpu19.iew.iewExecSquashedInsts             183                       # Number of squashed instructions skipped in execute
system.cpu19.iew.exec_swp                           0                       # number of swp insts executed
system.cpu19.iew.exec_nop                           3                       # number of nop insts executed
system.cpu19.iew.exec_refs                      42730                       # number of memory reference insts executed
system.cpu19.iew.exec_branches                  14508                       # Number of branches executed
system.cpu19.iew.exec_stores                      567                       # Number of stores executed
system.cpu19.iew.exec_rate                   1.769507                       # Inst execution rate
system.cpu19.iew.wb_sent                       150070                       # cumulative count of insts sent to commit
system.cpu19.iew.wb_count                      150043                       # cumulative count of insts written-back
system.cpu19.iew.wb_producers                  133490                       # num instructions producing a value
system.cpu19.iew.wb_consumers                  226007                       # num instructions consuming a value
system.cpu19.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu19.iew.wb_rate                     1.705906                       # insts written-back per cycle
system.cpu19.iew.wb_fanout                   0.590645                       # average fanout of values written-back
system.cpu19.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu19.commit.commitSquashedInsts         10225                       # The number of squashed insts skipped by commit
system.cpu19.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu19.commit.branchMispredicts             223                       # The number of times a branch was mispredicted
system.cpu19.commit.committed_per_cycle::samples        84153                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::mean     1.774470                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::stdev     2.315157                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::0        27873     33.12%     33.12% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::1        26071     30.98%     64.10% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::2        13017     15.47%     79.57% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::3         6101      7.25%     86.82% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::4          313      0.37%     87.19% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::5         2730      3.24%     90.44% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::6           77      0.09%     90.53% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::7          213      0.25%     90.78% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::8         7758      9.22%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::total        84153                       # Number of insts commited each cycle
system.cpu19.commit.committedInsts             149019                       # Number of instructions committed
system.cpu19.commit.committedOps               149327                       # Number of ops (including micro ops) committed
system.cpu19.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu19.commit.refs                        36980                       # Number of memory references committed
system.cpu19.commit.loads                       36452                       # Number of loads committed
system.cpu19.commit.membars                        13                       # Number of memory barriers committed
system.cpu19.commit.branches                    14436                       # Number of branches committed
system.cpu19.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu19.commit.int_insts                  134924                       # Number of committed integer instructions.
system.cpu19.commit.function_calls                 23                       # Number of function calls committed.
system.cpu19.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IntAlu          87768     58.78%     58.78% # Class of committed instruction
system.cpu19.commit.op_class_0::IntMult         24579     16.46%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::IntDiv              0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatAdd            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCmp            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCvt            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMult            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatDiv            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatSqrt            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAdd             0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAddAcc            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAlu             0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCmp             0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCvt             0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMisc            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMult            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMultAcc            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShift            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShiftAcc            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSqrt            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAdd            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAlu            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCmp            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCvt            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatDiv            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMisc            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMult            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.24% # Class of committed instruction
system.cpu19.commit.op_class_0::MemRead         36452     24.41%     99.65% # Class of committed instruction
system.cpu19.commit.op_class_0::MemWrite          528      0.35%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::total          149327                       # Class of committed instruction
system.cpu19.commit.bw_lim_events                7758                       # number cycles where commit BW limit reached
system.cpu19.rob.rob_reads                     235908                       # The number of ROB reads
system.cpu19.rob.rob_writes                    320603                       # The number of ROB writes
system.cpu19.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu19.idleCycles                          2374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu19.quiesceCycles                     253579                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu19.committedInsts                    149019                       # Number of Instructions Simulated
system.cpu19.committedOps                      149327                       # Number of Ops (including micro ops) Simulated
system.cpu19.cpi                             0.590227                       # CPI: Cycles Per Instruction
system.cpu19.cpi_total                       0.590227                       # CPI: Total CPI of All Threads
system.cpu19.ipc                             1.694264                       # IPC: Instructions Per Cycle
system.cpu19.ipc_total                       1.694264                       # IPC: Total IPC of All Threads
system.cpu19.int_regfile_reads                 248602                       # number of integer regfile reads
system.cpu19.int_regfile_writes                125855                       # number of integer regfile writes
system.cpu19.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu19.cc_regfile_reads                  576687                       # number of cc regfile reads
system.cpu19.cc_regfile_writes                  86128                       # number of cc regfile writes
system.cpu19.misc_regfile_reads                 44562                       # number of misc regfile reads
system.cpu19.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu19.dcache.tags.replacements             345                       # number of replacements
system.cpu19.dcache.tags.tagsinuse         101.524334                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs             35234                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs           39.236080                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::cpu19.data   101.524334                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::cpu19.data     0.099145                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.099145                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          553                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024     0.540039                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses           75495                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses          75495                       # Number of data accesses
system.cpu19.dcache.ReadReq_hits::cpu19.data        34987                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total         34987                       # number of ReadReq hits
system.cpu19.dcache.WriteReq_hits::cpu19.data          240                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total          240                       # number of WriteReq hits
system.cpu19.dcache.SoftPFReq_hits::cpu19.data            2                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu19.dcache.demand_hits::cpu19.data        35227                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total          35227                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::cpu19.data        35229                       # number of overall hits
system.cpu19.dcache.overall_hits::total         35229                       # number of overall hits
system.cpu19.dcache.ReadReq_misses::cpu19.data         1769                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total         1769                       # number of ReadReq misses
system.cpu19.dcache.WriteReq_misses::cpu19.data          278                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu19.dcache.SoftPFReq_misses::cpu19.data            1                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu19.dcache.LoadLockedReq_misses::cpu19.data            8                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu19.dcache.StoreCondReq_misses::cpu19.data            5                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu19.dcache.demand_misses::cpu19.data         2047                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total         2047                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::cpu19.data         2048                       # number of overall misses
system.cpu19.dcache.overall_misses::total         2048                       # number of overall misses
system.cpu19.dcache.ReadReq_miss_latency::cpu19.data     42902986                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_miss_latency::total     42902986                       # number of ReadReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::cpu19.data      8482500                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::total      8482500                       # number of WriteReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::cpu19.data       118454                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::total       118454                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::cpu19.data        12000                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::cpu19.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.demand_miss_latency::cpu19.data     51385486                       # number of demand (read+write) miss cycles
system.cpu19.dcache.demand_miss_latency::total     51385486                       # number of demand (read+write) miss cycles
system.cpu19.dcache.overall_miss_latency::cpu19.data     51385486                       # number of overall miss cycles
system.cpu19.dcache.overall_miss_latency::total     51385486                       # number of overall miss cycles
system.cpu19.dcache.ReadReq_accesses::cpu19.data        36756                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total        36756                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::cpu19.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::cpu19.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::cpu19.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::cpu19.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.demand_accesses::cpu19.data        37274                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total        37274                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::cpu19.data        37277                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total        37277                       # number of overall (read+write) accesses
system.cpu19.dcache.ReadReq_miss_rate::cpu19.data     0.048128                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.048128                       # miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_miss_rate::cpu19.data     0.536680                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.536680                       # miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::cpu19.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::cpu19.data            1                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::cpu19.data            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_miss_rate::cpu19.data     0.054918                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.054918                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::cpu19.data     0.054940                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.054940                       # miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_miss_latency::cpu19.data 24252.677219                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_avg_miss_latency::total 24252.677219                       # average ReadReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::cpu19.data 30512.589928                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::total 30512.589928                       # average WriteReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::cpu19.data 14806.750000                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total 14806.750000                       # average LoadLockedReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::cpu19.data         2400                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::cpu19.data          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.demand_avg_miss_latency::cpu19.data 25102.826575                       # average overall miss latency
system.cpu19.dcache.demand_avg_miss_latency::total 25102.826575                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::cpu19.data 25090.569336                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::total 25090.569336                       # average overall miss latency
system.cpu19.dcache.blocked_cycles::no_mshrs         7474                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs             396                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs    18.873737                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu19.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu19.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu19.dcache.writebacks::writebacks          143                       # number of writebacks
system.cpu19.dcache.writebacks::total             143                       # number of writebacks
system.cpu19.dcache.ReadReq_mshr_hits::cpu19.data          999                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_hits::total          999                       # number of ReadReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::cpu19.data          143                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu19.dcache.demand_mshr_hits::cpu19.data         1142                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.demand_mshr_hits::total         1142                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.overall_mshr_hits::cpu19.data         1142                       # number of overall MSHR hits
system.cpu19.dcache.overall_mshr_hits::total         1142                       # number of overall MSHR hits
system.cpu19.dcache.ReadReq_mshr_misses::cpu19.data          770                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::cpu19.data          135                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::cpu19.data            1                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::cpu19.data            8                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::cpu19.data            5                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.demand_mshr_misses::cpu19.data          905                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.overall_mshr_misses::cpu19.data          906                       # number of overall MSHR misses
system.cpu19.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu19.dcache.ReadReq_mshr_miss_latency::cpu19.data     19834006                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_latency::total     19834006                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::cpu19.data      3096000                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::total      3096000                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::cpu19.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::cpu19.data       101546                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total       101546                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::cpu19.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::cpu19.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::cpu19.data     22930006                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::total     22930006                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::cpu19.data     22932506                       # number of overall MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::total     22932506                       # number of overall MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_rate::cpu19.data     0.020949                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_mshr_miss_rate::total     0.020949                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::cpu19.data     0.260618                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::total     0.260618                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::cpu19.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::cpu19.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::cpu19.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_mshr_miss_rate::cpu19.data     0.024280                       # mshr miss rate for demand accesses
system.cpu19.dcache.demand_mshr_miss_rate::total     0.024280                       # mshr miss rate for demand accesses
system.cpu19.dcache.overall_mshr_miss_rate::cpu19.data     0.024305                       # mshr miss rate for overall accesses
system.cpu19.dcache.overall_mshr_miss_rate::total     0.024305                       # mshr miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::cpu19.data 25758.449351                       # average ReadReq mshr miss latency
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total 25758.449351                       # average ReadReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::cpu19.data 22933.333333                       # average WriteReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total 22933.333333                       # average WriteReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::cpu19.data         2500                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu19.data 12693.250000                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12693.250000                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::cpu19.data         1500                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu19.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::cpu19.data 25337.023204                       # average overall mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::total 25337.023204                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::cpu19.data 25311.816777                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::total 25311.816777                       # average overall mshr miss latency
system.cpu19.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.icache.tags.replacements               0                       # number of replacements
system.cpu19.icache.tags.tagsinuse          12.193283                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs             18729                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs          353.377358                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::cpu19.inst    12.193283                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::cpu19.inst     0.023815                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.023815                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses           37643                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses          37643                       # Number of data accesses
system.cpu19.icache.ReadReq_hits::cpu19.inst        18729                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total         18729                       # number of ReadReq hits
system.cpu19.icache.demand_hits::cpu19.inst        18729                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total          18729                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::cpu19.inst        18729                       # number of overall hits
system.cpu19.icache.overall_hits::total         18729                       # number of overall hits
system.cpu19.icache.ReadReq_misses::cpu19.inst           66                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu19.icache.demand_misses::cpu19.inst           66                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::cpu19.inst           66                       # number of overall misses
system.cpu19.icache.overall_misses::total           66                       # number of overall misses
system.cpu19.icache.ReadReq_miss_latency::cpu19.inst      2840750                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_miss_latency::total      2840750                       # number of ReadReq miss cycles
system.cpu19.icache.demand_miss_latency::cpu19.inst      2840750                       # number of demand (read+write) miss cycles
system.cpu19.icache.demand_miss_latency::total      2840750                       # number of demand (read+write) miss cycles
system.cpu19.icache.overall_miss_latency::cpu19.inst      2840750                       # number of overall miss cycles
system.cpu19.icache.overall_miss_latency::total      2840750                       # number of overall miss cycles
system.cpu19.icache.ReadReq_accesses::cpu19.inst        18795                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total        18795                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.demand_accesses::cpu19.inst        18795                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total        18795                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::cpu19.inst        18795                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total        18795                       # number of overall (read+write) accesses
system.cpu19.icache.ReadReq_miss_rate::cpu19.inst     0.003512                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.003512                       # miss rate for ReadReq accesses
system.cpu19.icache.demand_miss_rate::cpu19.inst     0.003512                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.003512                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::cpu19.inst     0.003512                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.003512                       # miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_miss_latency::cpu19.inst 43041.666667                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_avg_miss_latency::total 43041.666667                       # average ReadReq miss latency
system.cpu19.icache.demand_avg_miss_latency::cpu19.inst 43041.666667                       # average overall miss latency
system.cpu19.icache.demand_avg_miss_latency::total 43041.666667                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::cpu19.inst 43041.666667                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::total 43041.666667                       # average overall miss latency
system.cpu19.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.fast_writes                     0                       # number of fast writes performed
system.cpu19.icache.cache_copies                    0                       # number of cache copies performed
system.cpu19.icache.ReadReq_mshr_hits::cpu19.inst           13                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu19.icache.demand_mshr_hits::cpu19.inst           13                       # number of demand (read+write) MSHR hits
system.cpu19.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu19.icache.overall_mshr_hits::cpu19.inst           13                       # number of overall MSHR hits
system.cpu19.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu19.icache.ReadReq_mshr_misses::cpu19.inst           53                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu19.icache.demand_mshr_misses::cpu19.inst           53                       # number of demand (read+write) MSHR misses
system.cpu19.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu19.icache.overall_mshr_misses::cpu19.inst           53                       # number of overall MSHR misses
system.cpu19.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu19.icache.ReadReq_mshr_miss_latency::cpu19.inst      2116751                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_latency::total      2116751                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::cpu19.inst      2116751                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::total      2116751                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::cpu19.inst      2116751                       # number of overall MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::total      2116751                       # number of overall MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_rate::cpu19.inst     0.002820                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_mshr_miss_rate::total     0.002820                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.demand_mshr_miss_rate::cpu19.inst     0.002820                       # mshr miss rate for demand accesses
system.cpu19.icache.demand_mshr_miss_rate::total     0.002820                       # mshr miss rate for demand accesses
system.cpu19.icache.overall_mshr_miss_rate::cpu19.inst     0.002820                       # mshr miss rate for overall accesses
system.cpu19.icache.overall_mshr_miss_rate::total     0.002820                       # mshr miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::cpu19.inst 39938.698113                       # average ReadReq mshr miss latency
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total 39938.698113                       # average ReadReq mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::cpu19.inst 39938.698113                       # average overall mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::total 39938.698113                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::cpu19.inst 39938.698113                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::total 39938.698113                       # average overall mshr miss latency
system.cpu19.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.branchPred.lookups                 16335                       # Number of BP lookups
system.cpu20.branchPred.condPredicted           16042                       # Number of conditional branches predicted
system.cpu20.branchPred.condIncorrect             243                       # Number of conditional branches incorrect
system.cpu20.branchPred.BTBLookups              14157                       # Number of BTB lookups
system.cpu20.branchPred.BTBHits                 12598                       # Number of BTB hits
system.cpu20.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu20.branchPred.BTBHitPct           88.987780                       # BTB Hit Percentage
system.cpu20.branchPred.usedRAS                    74                       # Number of times the RAS was used to get a target.
system.cpu20.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu20.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.read_hits                          0                       # DTB read hits
system.cpu20.dtb.read_misses                        0                       # DTB read misses
system.cpu20.dtb.write_hits                         0                       # DTB write hits
system.cpu20.dtb.write_misses                       0                       # DTB write misses
system.cpu20.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.read_accesses                      0                       # DTB read accesses
system.cpu20.dtb.write_accesses                     0                       # DTB write accesses
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.hits                               0                       # DTB hits
system.cpu20.dtb.misses                             0                       # DTB misses
system.cpu20.dtb.accesses                           0                       # DTB accesses
system.cpu20.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.walker.walks                       0                       # Table walker walks requested
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.inst_hits                          0                       # ITB inst hits
system.cpu20.itb.inst_misses                        0                       # ITB inst misses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.itb.hits                               0                       # DTB hits
system.cpu20.itb.misses                             0                       # DTB misses
system.cpu20.itb.accesses                           0                       # DTB accesses
system.cpu20.numCycles                          87411                       # number of cpu cycles simulated
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.fetch.icacheStallCycles            19817                       # Number of cycles fetch is stalled on an Icache miss
system.cpu20.fetch.Insts                       167391                       # Number of instructions fetch has processed
system.cpu20.fetch.Branches                     16335                       # Number of branches that fetch encountered
system.cpu20.fetch.predictedBranches            12672                       # Number of branches that fetch has predicted taken
system.cpu20.fetch.Cycles                       65090                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu20.fetch.SquashCycles                   507                       # Number of cycles fetch has spent squashing
system.cpu20.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu20.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu20.fetch.CacheLines                   18773                       # Number of cache lines fetched
system.cpu20.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu20.fetch.rateDist::samples            85168                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::mean            1.978807                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::stdev           3.065040                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::0                  55700     65.40%     65.40% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::1                   2600      3.05%     68.45% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::2                   1678      1.97%     70.42% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::3                   2718      3.19%     73.61% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::4                   2183      2.56%     76.18% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::5                   1773      2.08%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::6                   2549      2.99%     81.25% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::7                   6206      7.29%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::8                   9761     11.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::total              85168                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.branchRate                0.186876                       # Number of branch fetches per cycle
system.cpu20.fetch.rate                      1.914988                       # Number of inst fetches per cycle
system.cpu20.decode.IdleCycles                   8163                       # Number of cycles decode is idle
system.cpu20.decode.BlockedCycles               56121                       # Number of cycles decode is blocked
system.cpu20.decode.RunCycles                    2338                       # Number of cycles decode is running
system.cpu20.decode.UnblockCycles               18322                       # Number of cycles decode is unblocking
system.cpu20.decode.SquashCycles                  224                       # Number of cycles decode is squashing
system.cpu20.decode.BranchResolved                122                       # Number of times decode resolved a branch
system.cpu20.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu20.decode.DecodedInsts               162608                       # Number of instructions handled by decode
system.cpu20.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu20.rename.SquashCycles                  224                       # Number of cycles rename is squashing
system.cpu20.rename.IdleCycles                  13887                       # Number of cycles rename is idle
system.cpu20.rename.BlockCycles                  7956                       # Number of cycles rename is blocking
system.cpu20.rename.serializeStallCycles         1396                       # count of cycles rename stalled for serializing inst
system.cpu20.rename.RunCycles                   14745                       # Number of cycles rename is running
system.cpu20.rename.UnblockCycles               46960                       # Number of cycles rename is unblocking
system.cpu20.rename.RenamedInsts               161690                       # Number of instructions processed by rename
system.cpu20.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu20.rename.IQFullEvents                44749                       # Number of times rename has blocked due to IQ full
system.cpu20.rename.LQFullEvents                  430                       # Number of times rename has blocked due to LQ full
system.cpu20.rename.RenamedOperands            227779                       # Number of destination operands rename has renamed
system.cpu20.rename.RenameLookups              795639                       # Number of register rename lookups that rename has made
system.cpu20.rename.int_rename_lookups         260024                       # Number of integer rename lookups
system.cpu20.rename.CommittedMaps              214810                       # Number of HB maps that are committed
system.cpu20.rename.UndoneMaps                  12958                       # Number of HB maps that are undone due to squashing
system.cpu20.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu20.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu20.rename.skidInsts                   88415                       # count of insts added to the skid buffer
system.cpu20.memDep0.insertedLoads              39117                       # Number of loads inserted to the mem dependence unit.
system.cpu20.memDep0.insertedStores               913                       # Number of stores inserted to the mem dependence unit.
system.cpu20.memDep0.conflictingLoads             286                       # Number of conflicting loads.
system.cpu20.memDep0.conflictingStores             18                       # Number of conflicting stores.
system.cpu20.iq.iqInstsAdded                   160599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu20.iq.iqNonSpecInstsAdded                56                       # Number of non-speculative instructions added to the IQ
system.cpu20.iq.iqInstsIssued                  156052                       # Number of instructions issued
system.cpu20.iq.iqSquashedInstsIssued             776                       # Number of squashed instructions issued
system.cpu20.iq.iqSquashedInstsExamined          9305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu20.iq.iqSquashedOperandsExamined        42795                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu20.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu20.iq.issued_per_cycle::samples        85168                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::mean       1.832284                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::stdev      0.537446                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::0              6356      7.46%      7.46% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::1              1572      1.85%      9.31% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::2             77240     90.69%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::total         85168                       # Number of insts issued each cycle
system.cpu20.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu20.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IntAlu               90055     57.71%     57.71% # Type of FU issued
system.cpu20.iq.FU_type_0::IntMult              24580     15.75%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::IntDiv                   0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatAdd                 0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCmp                 0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCvt                 0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMult                0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatDiv                 0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatSqrt                0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAdd                  0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAddAcc               0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAlu                  0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCmp                  0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCvt                  0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMisc                 0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMult                 0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMultAcc              0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShift                0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSqrt                 0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMult            0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.46% # Type of FU issued
system.cpu20.iq.FU_type_0::MemRead              40849     26.18%     99.64% # Type of FU issued
system.cpu20.iq.FU_type_0::MemWrite               568      0.36%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::total               156052                       # Type of FU issued
system.cpu20.iq.rate                         1.785267                       # Inst issue rate
system.cpu20.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu20.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu20.iq.int_inst_queue_reads           398046                       # Number of integer instruction queue reads
system.cpu20.iq.int_inst_queue_writes          169967                       # Number of integer instruction queue writes
system.cpu20.iq.int_inst_queue_wakeup_accesses       151944                       # Number of integer instruction queue wakeup accesses
system.cpu20.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu20.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu20.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu20.iq.int_alu_accesses               156052                       # Number of integer alu accesses
system.cpu20.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu20.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu20.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu20.iew.lsq.thread0.squashedLoads         2409                       # Number of loads squashed
system.cpu20.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu20.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu20.iew.lsq.thread0.squashedStores          375                       # Number of stores squashed
system.cpu20.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu20.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu20.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu20.iew.lsq.thread0.cacheBlocked         3721                       # Number of times an access to memory failed due to the cache being blocked
system.cpu20.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu20.iew.iewSquashCycles                  224                       # Number of cycles IEW is squashing
system.cpu20.iew.iewBlockCycles                  2426                       # Number of cycles IEW is blocking
system.cpu20.iew.iewUnblockCycles                 216                       # Number of cycles IEW is unblocking
system.cpu20.iew.iewDispatchedInsts            160658                       # Number of instructions dispatched to IQ
system.cpu20.iew.iewDispSquashedInsts              76                       # Number of squashed instructions skipped by dispatch
system.cpu20.iew.iewDispLoadInsts               39117                       # Number of dispatched load instructions
system.cpu20.iew.iewDispStoreInsts                913                       # Number of dispatched store instructions
system.cpu20.iew.iewDispNonSpecInsts               28                       # Number of dispatched non-speculative instructions
system.cpu20.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu20.iew.iewLSQFullEvents                  62                       # Number of times the LSQ has become full, causing a stall
system.cpu20.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu20.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.cpu20.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu20.iew.branchMispredicts                225                       # Number of branch mispredicts detected at execute
system.cpu20.iew.iewExecutedInsts              155870                       # Number of executed instructions
system.cpu20.iew.iewExecLoadInsts               40702                       # Number of load instructions executed
system.cpu20.iew.iewExecSquashedInsts             180                       # Number of squashed instructions skipped in execute
system.cpu20.iew.exec_swp                           0                       # number of swp insts executed
system.cpu20.iew.exec_nop                           3                       # number of nop insts executed
system.cpu20.iew.exec_refs                      41263                       # number of memory reference insts executed
system.cpu20.iew.exec_branches                  15011                       # Number of branches executed
system.cpu20.iew.exec_stores                      561                       # Number of stores executed
system.cpu20.iew.exec_rate                   1.783185                       # Inst execution rate
system.cpu20.iew.wb_sent                       151959                       # cumulative count of insts sent to commit
system.cpu20.iew.wb_count                      151944                       # cumulative count of insts written-back
system.cpu20.iew.wb_producers                  135195                       # num instructions producing a value
system.cpu20.iew.wb_consumers                  229730                       # num instructions consuming a value
system.cpu20.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu20.iew.wb_rate                     1.738271                       # insts written-back per cycle
system.cpu20.iew.wb_fanout                   0.588495                       # average fanout of values written-back
system.cpu20.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu20.commit.commitSquashedInsts          9244                       # The number of squashed insts skipped by commit
system.cpu20.commit.commitNonSpecStalls            33                       # The number of times commit has been forced to stall to communicate backwards
system.cpu20.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu20.commit.committed_per_cycle::samples        83870                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::mean     1.804579                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::stdev     2.325366                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::0        26869     32.04%     32.04% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::1        26532     31.63%     63.67% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::2        12990     15.49%     79.16% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::3         6196      7.39%     86.55% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::4          274      0.33%     86.87% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::5         2840      3.39%     90.26% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::6           72      0.09%     90.35% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::7          254      0.30%     90.65% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::8         7843      9.35%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::total        83870                       # Number of insts commited each cycle
system.cpu20.commit.committedInsts             151042                       # Number of instructions committed
system.cpu20.commit.committedOps               151350                       # Number of ops (including micro ops) committed
system.cpu20.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu20.commit.refs                        37246                       # Number of memory references committed
system.cpu20.commit.loads                       36708                       # Number of loads committed
system.cpu20.commit.membars                        13                       # Number of memory barriers committed
system.cpu20.commit.branches                    14939                       # Number of branches committed
system.cpu20.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu20.commit.int_insts                  136444                       # Number of committed integer instructions.
system.cpu20.commit.function_calls                 23                       # Number of function calls committed.
system.cpu20.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IntAlu          89525     59.15%     59.15% # Class of committed instruction
system.cpu20.commit.op_class_0::IntMult         24579     16.24%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::IntDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAdd             0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAlu             0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCmp             0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCvt             0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMult            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShift            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShiftAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu20.commit.op_class_0::MemRead         36708     24.25%     99.64% # Class of committed instruction
system.cpu20.commit.op_class_0::MemWrite          538      0.36%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::total          151350                       # Class of committed instruction
system.cpu20.commit.bw_lim_events                7843                       # number cycles where commit BW limit reached
system.cpu20.rob.rob_reads                     236582                       # The number of ROB reads
system.cpu20.rob.rob_writes                    322552                       # The number of ROB writes
system.cpu20.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu20.idleCycles                          2243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu20.quiesceCycles                     254123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu20.committedInsts                    151042                       # Number of Instructions Simulated
system.cpu20.committedOps                      151350                       # Number of Ops (including micro ops) Simulated
system.cpu20.cpi                             0.578720                       # CPI: Cycles Per Instruction
system.cpu20.cpi_total                       0.578720                       # CPI: Total CPI of All Threads
system.cpu20.ipc                             1.727952                       # IPC: Instructions Per Cycle
system.cpu20.ipc_total                       1.727952                       # IPC: Total IPC of All Threads
system.cpu20.int_regfile_reads                 249229                       # number of integer regfile reads
system.cpu20.int_regfile_writes                126523                       # number of integer regfile writes
system.cpu20.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu20.cc_regfile_reads                  578025                       # number of cc regfile reads
system.cpu20.cc_regfile_writes                  89095                       # number of cc regfile writes
system.cpu20.misc_regfile_reads                 44747                       # number of misc regfile reads
system.cpu20.misc_regfile_writes                   74                       # number of misc regfile writes
system.cpu20.dcache.tags.replacements             336                       # number of replacements
system.cpu20.dcache.tags.tagsinuse         104.026547                       # Cycle average of tags in use
system.cpu20.dcache.tags.total_refs             35402                       # Total number of references to valid blocks.
system.cpu20.dcache.tags.sampled_refs             892                       # Sample count of references to valid blocks.
system.cpu20.dcache.tags.avg_refs           39.688341                       # Average number of references to valid blocks.
system.cpu20.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.dcache.tags.occ_blocks::cpu20.data   104.026547                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_percent::cpu20.data     0.101588                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::total     0.101588                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.cpu20.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu20.dcache.tags.tag_accesses           75928                       # Number of tag accesses
system.cpu20.dcache.tags.data_accesses          75928                       # Number of data accesses
system.cpu20.dcache.ReadReq_hits::cpu20.data        35153                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::total         35153                       # number of ReadReq hits
system.cpu20.dcache.WriteReq_hits::cpu20.data          242                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::total          242                       # number of WriteReq hits
system.cpu20.dcache.SoftPFReq_hits::cpu20.data            2                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu20.dcache.LoadLockedReq_hits::cpu20.data            1                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu20.dcache.demand_hits::cpu20.data        35395                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::total          35395                       # number of demand (read+write) hits
system.cpu20.dcache.overall_hits::cpu20.data        35397                       # number of overall hits
system.cpu20.dcache.overall_hits::total         35397                       # number of overall hits
system.cpu20.dcache.ReadReq_misses::cpu20.data         1799                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::total         1799                       # number of ReadReq misses
system.cpu20.dcache.WriteReq_misses::cpu20.data          276                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu20.dcache.SoftPFReq_misses::cpu20.data            1                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu20.dcache.LoadLockedReq_misses::cpu20.data           17                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu20.dcache.StoreCondReq_misses::cpu20.data           11                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu20.dcache.demand_misses::cpu20.data         2075                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::total         2075                       # number of demand (read+write) misses
system.cpu20.dcache.overall_misses::cpu20.data         2076                       # number of overall misses
system.cpu20.dcache.overall_misses::total         2076                       # number of overall misses
system.cpu20.dcache.ReadReq_miss_latency::cpu20.data     36786482                       # number of ReadReq miss cycles
system.cpu20.dcache.ReadReq_miss_latency::total     36786482                       # number of ReadReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::cpu20.data      6004998                       # number of WriteReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::total      6004998                       # number of WriteReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::cpu20.data       153401                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::total       153401                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::cpu20.data        12000                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::cpu20.data       106000                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::total       106000                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.demand_miss_latency::cpu20.data     42791480                       # number of demand (read+write) miss cycles
system.cpu20.dcache.demand_miss_latency::total     42791480                       # number of demand (read+write) miss cycles
system.cpu20.dcache.overall_miss_latency::cpu20.data     42791480                       # number of overall miss cycles
system.cpu20.dcache.overall_miss_latency::total     42791480                       # number of overall miss cycles
system.cpu20.dcache.ReadReq_accesses::cpu20.data        36952                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::total        36952                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::cpu20.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::cpu20.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::cpu20.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::cpu20.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.demand_accesses::cpu20.data        37470                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::total        37470                       # number of demand (read+write) accesses
system.cpu20.dcache.overall_accesses::cpu20.data        37473                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::total        37473                       # number of overall (read+write) accesses
system.cpu20.dcache.ReadReq_miss_rate::cpu20.data     0.048685                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::total     0.048685                       # miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_miss_rate::cpu20.data     0.532819                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::total     0.532819                       # miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::cpu20.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::cpu20.data     0.944444                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::total     0.944444                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::cpu20.data            1                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_miss_rate::cpu20.data     0.055378                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::total     0.055378                       # miss rate for demand accesses
system.cpu20.dcache.overall_miss_rate::cpu20.data     0.055400                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::total     0.055400                       # miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_miss_latency::cpu20.data 20448.294608                       # average ReadReq miss latency
system.cpu20.dcache.ReadReq_avg_miss_latency::total 20448.294608                       # average ReadReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::cpu20.data 21757.239130                       # average WriteReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::total 21757.239130                       # average WriteReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::cpu20.data  9023.588235                       # average LoadLockedReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::total  9023.588235                       # average LoadLockedReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::cpu20.data  1090.909091                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::total  1090.909091                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::cpu20.data          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.demand_avg_miss_latency::cpu20.data 20622.400000                       # average overall miss latency
system.cpu20.dcache.demand_avg_miss_latency::total 20622.400000                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::cpu20.data 20612.466281                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::total 20612.466281                       # average overall miss latency
system.cpu20.dcache.blocked_cycles::no_mshrs         5466                       # number of cycles access was blocked
system.cpu20.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_mshrs             287                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_mshrs    19.045296                       # average number of cycles each access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu20.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu20.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu20.dcache.writebacks::writebacks          140                       # number of writebacks
system.cpu20.dcache.writebacks::total             140                       # number of writebacks
system.cpu20.dcache.ReadReq_mshr_hits::cpu20.data         1034                       # number of ReadReq MSHR hits
system.cpu20.dcache.ReadReq_mshr_hits::total         1034                       # number of ReadReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::cpu20.data          142                       # number of WriteReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu20.dcache.demand_mshr_hits::cpu20.data         1176                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.demand_mshr_hits::total         1176                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.overall_mshr_hits::cpu20.data         1176                       # number of overall MSHR hits
system.cpu20.dcache.overall_mshr_hits::total         1176                       # number of overall MSHR hits
system.cpu20.dcache.ReadReq_mshr_misses::cpu20.data          765                       # number of ReadReq MSHR misses
system.cpu20.dcache.ReadReq_mshr_misses::total          765                       # number of ReadReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::cpu20.data          134                       # number of WriteReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::cpu20.data            1                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::cpu20.data           17                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::cpu20.data           11                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.demand_mshr_misses::cpu20.data          899                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.demand_mshr_misses::total          899                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.overall_mshr_misses::cpu20.data          900                       # number of overall MSHR misses
system.cpu20.dcache.overall_mshr_misses::total          900                       # number of overall MSHR misses
system.cpu20.dcache.ReadReq_mshr_miss_latency::cpu20.data     16701509                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_latency::total     16701509                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::cpu20.data      2292501                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::total      2292501                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::cpu20.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::cpu20.data       119099                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::total       119099                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::cpu20.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::cpu20.data        94000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::total        94000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::cpu20.data     18994010                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::total     18994010                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::cpu20.data     18996510                       # number of overall MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::total     18996510                       # number of overall MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_rate::cpu20.data     0.020703                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_mshr_miss_rate::total     0.020703                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::cpu20.data     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::total     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::cpu20.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::cpu20.data     0.944444                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::cpu20.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_mshr_miss_rate::cpu20.data     0.023993                       # mshr miss rate for demand accesses
system.cpu20.dcache.demand_mshr_miss_rate::total     0.023993                       # mshr miss rate for demand accesses
system.cpu20.dcache.overall_mshr_miss_rate::cpu20.data     0.024017                       # mshr miss rate for overall accesses
system.cpu20.dcache.overall_mshr_miss_rate::total     0.024017                       # mshr miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::cpu20.data 21832.037908                       # average ReadReq mshr miss latency
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::total 21832.037908                       # average ReadReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::cpu20.data 17108.216418                       # average WriteReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::total 17108.216418                       # average WriteReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::cpu20.data         2500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu20.data  7005.823529                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7005.823529                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::cpu20.data   681.818182                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::total   681.818182                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu20.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::cpu20.data 21127.931034                       # average overall mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::total 21127.931034                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::cpu20.data 21107.233333                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::total 21107.233333                       # average overall mshr miss latency
system.cpu20.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.icache.tags.replacements               0                       # number of replacements
system.cpu20.icache.tags.tagsinuse          12.398560                       # Cycle average of tags in use
system.cpu20.icache.tags.total_refs             18698                       # Total number of references to valid blocks.
system.cpu20.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu20.icache.tags.avg_refs          333.892857                       # Average number of references to valid blocks.
system.cpu20.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.icache.tags.occ_blocks::cpu20.inst    12.398560                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_percent::cpu20.inst     0.024216                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::total     0.024216                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu20.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu20.icache.tags.tag_accesses           37602                       # Number of tag accesses
system.cpu20.icache.tags.data_accesses          37602                       # Number of data accesses
system.cpu20.icache.ReadReq_hits::cpu20.inst        18698                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::total         18698                       # number of ReadReq hits
system.cpu20.icache.demand_hits::cpu20.inst        18698                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::total          18698                       # number of demand (read+write) hits
system.cpu20.icache.overall_hits::cpu20.inst        18698                       # number of overall hits
system.cpu20.icache.overall_hits::total         18698                       # number of overall hits
system.cpu20.icache.ReadReq_misses::cpu20.inst           75                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu20.icache.demand_misses::cpu20.inst           75                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu20.icache.overall_misses::cpu20.inst           75                       # number of overall misses
system.cpu20.icache.overall_misses::total           75                       # number of overall misses
system.cpu20.icache.ReadReq_miss_latency::cpu20.inst      3665928                       # number of ReadReq miss cycles
system.cpu20.icache.ReadReq_miss_latency::total      3665928                       # number of ReadReq miss cycles
system.cpu20.icache.demand_miss_latency::cpu20.inst      3665928                       # number of demand (read+write) miss cycles
system.cpu20.icache.demand_miss_latency::total      3665928                       # number of demand (read+write) miss cycles
system.cpu20.icache.overall_miss_latency::cpu20.inst      3665928                       # number of overall miss cycles
system.cpu20.icache.overall_miss_latency::total      3665928                       # number of overall miss cycles
system.cpu20.icache.ReadReq_accesses::cpu20.inst        18773                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::total        18773                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.demand_accesses::cpu20.inst        18773                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::total        18773                       # number of demand (read+write) accesses
system.cpu20.icache.overall_accesses::cpu20.inst        18773                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::total        18773                       # number of overall (read+write) accesses
system.cpu20.icache.ReadReq_miss_rate::cpu20.inst     0.003995                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::total     0.003995                       # miss rate for ReadReq accesses
system.cpu20.icache.demand_miss_rate::cpu20.inst     0.003995                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::total     0.003995                       # miss rate for demand accesses
system.cpu20.icache.overall_miss_rate::cpu20.inst     0.003995                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::total     0.003995                       # miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_miss_latency::cpu20.inst 48879.040000                       # average ReadReq miss latency
system.cpu20.icache.ReadReq_avg_miss_latency::total 48879.040000                       # average ReadReq miss latency
system.cpu20.icache.demand_avg_miss_latency::cpu20.inst 48879.040000                       # average overall miss latency
system.cpu20.icache.demand_avg_miss_latency::total 48879.040000                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::cpu20.inst 48879.040000                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::total 48879.040000                       # average overall miss latency
system.cpu20.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.icache.fast_writes                     0                       # number of fast writes performed
system.cpu20.icache.cache_copies                    0                       # number of cache copies performed
system.cpu20.icache.ReadReq_mshr_hits::cpu20.inst           19                       # number of ReadReq MSHR hits
system.cpu20.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu20.icache.demand_mshr_hits::cpu20.inst           19                       # number of demand (read+write) MSHR hits
system.cpu20.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu20.icache.overall_mshr_hits::cpu20.inst           19                       # number of overall MSHR hits
system.cpu20.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu20.icache.ReadReq_mshr_misses::cpu20.inst           56                       # number of ReadReq MSHR misses
system.cpu20.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu20.icache.demand_mshr_misses::cpu20.inst           56                       # number of demand (read+write) MSHR misses
system.cpu20.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu20.icache.overall_mshr_misses::cpu20.inst           56                       # number of overall MSHR misses
system.cpu20.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu20.icache.ReadReq_mshr_miss_latency::cpu20.inst      2213566                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_latency::total      2213566                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::cpu20.inst      2213566                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::total      2213566                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::cpu20.inst      2213566                       # number of overall MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::total      2213566                       # number of overall MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_rate::cpu20.inst     0.002983                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_mshr_miss_rate::total     0.002983                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.demand_mshr_miss_rate::cpu20.inst     0.002983                       # mshr miss rate for demand accesses
system.cpu20.icache.demand_mshr_miss_rate::total     0.002983                       # mshr miss rate for demand accesses
system.cpu20.icache.overall_mshr_miss_rate::cpu20.inst     0.002983                       # mshr miss rate for overall accesses
system.cpu20.icache.overall_mshr_miss_rate::total     0.002983                       # mshr miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::cpu20.inst 39527.964286                       # average ReadReq mshr miss latency
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::total 39527.964286                       # average ReadReq mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::cpu20.inst 39527.964286                       # average overall mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::total 39527.964286                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::cpu20.inst 39527.964286                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::total 39527.964286                       # average overall mshr miss latency
system.cpu20.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.branchPred.lookups                 15766                       # Number of BP lookups
system.cpu21.branchPred.condPredicted           15502                       # Number of conditional branches predicted
system.cpu21.branchPred.condIncorrect             234                       # Number of conditional branches incorrect
system.cpu21.branchPred.BTBLookups              13762                       # Number of BTB lookups
system.cpu21.branchPred.BTBHits                 12341                       # Number of BTB hits
system.cpu21.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu21.branchPred.BTBHitPct           89.674466                       # BTB Hit Percentage
system.cpu21.branchPred.usedRAS                    66                       # Number of times the RAS was used to get a target.
system.cpu21.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu21.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.inst_hits                          0                       # ITB inst hits
system.cpu21.dtb.inst_misses                        0                       # ITB inst misses
system.cpu21.dtb.read_hits                          0                       # DTB read hits
system.cpu21.dtb.read_misses                        0                       # DTB read misses
system.cpu21.dtb.write_hits                         0                       # DTB write hits
system.cpu21.dtb.write_misses                       0                       # DTB write misses
system.cpu21.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.read_accesses                      0                       # DTB read accesses
system.cpu21.dtb.write_accesses                     0                       # DTB write accesses
system.cpu21.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.dtb.hits                               0                       # DTB hits
system.cpu21.dtb.misses                             0                       # DTB misses
system.cpu21.dtb.accesses                           0                       # DTB accesses
system.cpu21.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.itb.walker.walks                       0                       # Table walker walks requested
system.cpu21.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.inst_hits                          0                       # ITB inst hits
system.cpu21.itb.inst_misses                        0                       # ITB inst misses
system.cpu21.itb.read_hits                          0                       # DTB read hits
system.cpu21.itb.read_misses                        0                       # DTB read misses
system.cpu21.itb.write_hits                         0                       # DTB write hits
system.cpu21.itb.write_misses                       0                       # DTB write misses
system.cpu21.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.read_accesses                      0                       # DTB read accesses
system.cpu21.itb.write_accesses                     0                       # DTB write accesses
system.cpu21.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.itb.hits                               0                       # DTB hits
system.cpu21.itb.misses                             0                       # DTB misses
system.cpu21.itb.accesses                           0                       # DTB accesses
system.cpu21.numCycles                          86867                       # number of cpu cycles simulated
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.fetch.icacheStallCycles            19826                       # Number of cycles fetch is stalled on an Icache miss
system.cpu21.fetch.Insts                       164955                       # Number of instructions fetch has processed
system.cpu21.fetch.Branches                     15766                       # Number of branches that fetch encountered
system.cpu21.fetch.predictedBranches            12407                       # Number of branches that fetch has predicted taken
system.cpu21.fetch.Cycles                       64522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu21.fetch.SquashCycles                   491                       # Number of cycles fetch has spent squashing
system.cpu21.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu21.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu21.fetch.CacheLines                   18772                       # Number of cache lines fetched
system.cpu21.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu21.fetch.rateDist::samples            84601                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::mean            1.962424                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::stdev           3.033605                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::0                  54993     65.00%     65.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::1                   2760      3.26%     68.27% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::2                   1926      2.28%     70.54% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::3                   2803      3.31%     73.85% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::4                   2140      2.53%     76.38% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::5                   2017      2.38%     78.77% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::6                   2261      2.67%     81.44% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::7                   6817      8.06%     89.50% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::8                   8884     10.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::total              84601                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.branchRate                0.181496                       # Number of branch fetches per cycle
system.cpu21.fetch.rate                      1.898937                       # Number of inst fetches per cycle
system.cpu21.decode.IdleCycles                   8008                       # Number of cycles decode is idle
system.cpu21.decode.BlockedCycles               56108                       # Number of cycles decode is blocked
system.cpu21.decode.RunCycles                    2518                       # Number of cycles decode is running
system.cpu21.decode.UnblockCycles               17751                       # Number of cycles decode is unblocking
system.cpu21.decode.SquashCycles                  216                       # Number of cycles decode is squashing
system.cpu21.decode.BranchResolved                114                       # Number of times decode resolved a branch
system.cpu21.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu21.decode.DecodedInsts               159938                       # Number of instructions handled by decode
system.cpu21.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu21.rename.SquashCycles                  216                       # Number of cycles rename is squashing
system.cpu21.rename.IdleCycles                  13350                       # Number of cycles rename is idle
system.cpu21.rename.BlockCycles                  8293                       # Number of cycles rename is blocking
system.cpu21.rename.serializeStallCycles         1857                       # count of cycles rename stalled for serializing inst
system.cpu21.rename.RunCycles                   14791                       # Number of cycles rename is running
system.cpu21.rename.UnblockCycles               46094                       # Number of cycles rename is unblocking
system.cpu21.rename.RenamedInsts               159194                       # Number of instructions processed by rename
system.cpu21.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu21.rename.IQFullEvents                43904                       # Number of times rename has blocked due to IQ full
system.cpu21.rename.LQFullEvents                  684                       # Number of times rename has blocked due to LQ full
system.cpu21.rename.RenamedOperands            223264                       # Number of destination operands rename has renamed
system.cpu21.rename.RenameLookups              783521                       # Number of register rename lookups that rename has made
system.cpu21.rename.int_rename_lookups         256587                       # Number of integer rename lookups
system.cpu21.rename.CommittedMaps              210625                       # Number of HB maps that are committed
system.cpu21.rename.UndoneMaps                  12631                       # Number of HB maps that are undone due to squashing
system.cpu21.rename.serializingInsts               46                       # count of serializing insts renamed
system.cpu21.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.cpu21.rename.skidInsts                   85660                       # count of insts added to the skid buffer
system.cpu21.memDep0.insertedLoads              38822                       # Number of loads inserted to the mem dependence unit.
system.cpu21.memDep0.insertedStores               926                       # Number of stores inserted to the mem dependence unit.
system.cpu21.memDep0.conflictingLoads             288                       # Number of conflicting loads.
system.cpu21.memDep0.conflictingStores             11                       # Number of conflicting stores.
system.cpu21.iq.iqInstsAdded                   158178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu21.iq.iqNonSpecInstsAdded                58                       # Number of non-speculative instructions added to the IQ
system.cpu21.iq.iqInstsIssued                  153913                       # Number of instructions issued
system.cpu21.iq.iqSquashedInstsIssued             732                       # Number of squashed instructions issued
system.cpu21.iq.iqSquashedInstsExamined          9102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu21.iq.iqSquashedOperandsExamined        41668                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu21.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu21.iq.issued_per_cycle::samples        84601                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::mean       1.819281                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::stdev      0.556521                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::0              6838      8.08%      8.08% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::1              1613      1.91%      9.99% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::2             76150     90.01%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::total         84601                       # Number of insts issued each cycle
system.cpu21.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu21.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IntAlu               88130     57.26%     57.26% # Type of FU issued
system.cpu21.iq.FU_type_0::IntMult              24580     15.97%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::IntDiv                   0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatAdd                 0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCmp                 0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCvt                 0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMult                0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatDiv                 0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatSqrt                0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAdd                  0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAddAcc               0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAlu                  0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCmp                  0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCvt                  0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMisc                 0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMult                 0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMultAcc              0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShift                0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSqrt                 0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMult            0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.23% # Type of FU issued
system.cpu21.iq.FU_type_0::MemRead              40622     26.39%     99.62% # Type of FU issued
system.cpu21.iq.FU_type_0::MemWrite               581      0.38%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::total               153913                       # Type of FU issued
system.cpu21.iq.rate                         1.771824                       # Inst issue rate
system.cpu21.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu21.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu21.iq.int_inst_queue_reads           393157                       # Number of integer instruction queue reads
system.cpu21.iq.int_inst_queue_writes          167347                       # Number of integer instruction queue writes
system.cpu21.iq.int_inst_queue_wakeup_accesses       149766                       # Number of integer instruction queue wakeup accesses
system.cpu21.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu21.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu21.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu21.iq.int_alu_accesses               153913                       # Number of integer alu accesses
system.cpu21.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu21.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu21.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu21.iew.lsq.thread0.squashedLoads         2387                       # Number of loads squashed
system.cpu21.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu21.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu21.iew.lsq.thread0.squashedStores          378                       # Number of stores squashed
system.cpu21.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu21.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu21.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu21.iew.lsq.thread0.cacheBlocked         3752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu21.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu21.iew.iewSquashCycles                  216                       # Number of cycles IEW is squashing
system.cpu21.iew.iewBlockCycles                  2422                       # Number of cycles IEW is blocking
system.cpu21.iew.iewUnblockCycles                 195                       # Number of cycles IEW is unblocking
system.cpu21.iew.iewDispatchedInsts            158239                       # Number of instructions dispatched to IQ
system.cpu21.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu21.iew.iewDispLoadInsts               38822                       # Number of dispatched load instructions
system.cpu21.iew.iewDispStoreInsts                926                       # Number of dispatched store instructions
system.cpu21.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu21.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu21.iew.iewLSQFullEvents                  41                       # Number of times the LSQ has become full, causing a stall
system.cpu21.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu21.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.cpu21.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu21.iew.branchMispredicts                216                       # Number of branch mispredicts detected at execute
system.cpu21.iew.iewExecutedInsts              153738                       # Number of executed instructions
system.cpu21.iew.iewExecLoadInsts               40475                       # Number of load instructions executed
system.cpu21.iew.iewExecSquashedInsts             173                       # Number of squashed instructions skipped in execute
system.cpu21.iew.exec_swp                           0                       # number of swp insts executed
system.cpu21.iew.exec_nop                           3                       # number of nop insts executed
system.cpu21.iew.exec_refs                      41048                       # number of memory reference insts executed
system.cpu21.iew.exec_branches                  14443                       # Number of branches executed
system.cpu21.iew.exec_stores                      573                       # Number of stores executed
system.cpu21.iew.exec_rate                   1.769809                       # Inst execution rate
system.cpu21.iew.wb_sent                       149782                       # cumulative count of insts sent to commit
system.cpu21.iew.wb_count                      149766                       # cumulative count of insts written-back
system.cpu21.iew.wb_producers                  133411                       # num instructions producing a value
system.cpu21.iew.wb_consumers                  226018                       # num instructions consuming a value
system.cpu21.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu21.iew.wb_rate                     1.724084                       # insts written-back per cycle
system.cpu21.iew.wb_fanout                   0.590267                       # average fanout of values written-back
system.cpu21.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu21.commit.commitSquashedInsts          9041                       # The number of squashed insts skipped by commit
system.cpu21.commit.commitNonSpecStalls            43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu21.commit.branchMispredicts             205                       # The number of times a branch was mispredicted
system.cpu21.commit.committed_per_cycle::samples        83335                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::mean     1.789572                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::stdev     2.347379                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::0        28011     33.61%     33.61% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::1        25613     30.73%     64.35% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::2        12481     14.98%     79.32% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::3         5835      7.00%     86.33% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::4          298      0.36%     86.68% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::5         2733      3.28%     89.96% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::6          178      0.21%     90.18% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::7          359      0.43%     90.61% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::8         7827      9.39%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::total        83335                       # Number of insts commited each cycle
system.cpu21.commit.committedInsts             148826                       # Number of instructions committed
system.cpu21.commit.committedOps               149134                       # Number of ops (including micro ops) committed
system.cpu21.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu21.commit.refs                        36983                       # Number of memory references committed
system.cpu21.commit.loads                       36435                       # Number of loads committed
system.cpu21.commit.membars                        13                       # Number of memory barriers committed
system.cpu21.commit.branches                    14383                       # Number of branches committed
system.cpu21.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu21.commit.int_insts                  134784                       # Number of committed integer instructions.
system.cpu21.commit.function_calls                 23                       # Number of function calls committed.
system.cpu21.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IntAlu          87572     58.72%     58.72% # Class of committed instruction
system.cpu21.commit.op_class_0::IntMult         24579     16.48%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::IntDiv              0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAdd             0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAddAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAlu             0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCmp             0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCvt             0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMult            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShift            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShiftAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu21.commit.op_class_0::MemRead         36435     24.43%     99.63% # Class of committed instruction
system.cpu21.commit.op_class_0::MemWrite          548      0.37%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::total          149134                       # Class of committed instruction
system.cpu21.commit.bw_lim_events                7827                       # number cycles where commit BW limit reached
system.cpu21.rob.rob_reads                     233644                       # The number of ROB reads
system.cpu21.rob.rob_writes                    317682                       # The number of ROB writes
system.cpu21.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu21.idleCycles                          2266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu21.quiesceCycles                     254667                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu21.committedInsts                    148826                       # Number of Instructions Simulated
system.cpu21.committedOps                      149134                       # Number of Ops (including micro ops) Simulated
system.cpu21.cpi                             0.583682                       # CPI: Cycles Per Instruction
system.cpu21.cpi_total                       0.583682                       # CPI: Total CPI of All Threads
system.cpu21.ipc                             1.713263                       # IPC: Instructions Per Cycle
system.cpu21.ipc_total                       1.713263                       # IPC: Total IPC of All Threads
system.cpu21.int_regfile_reads                 246310                       # number of integer regfile reads
system.cpu21.int_regfile_writes                125762                       # number of integer regfile writes
system.cpu21.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu21.cc_regfile_reads                  570837                       # number of cc regfile reads
system.cpu21.cc_regfile_writes                  85684                       # number of cc regfile writes
system.cpu21.misc_regfile_reads                 44518                       # number of misc regfile reads
system.cpu21.misc_regfile_writes                  115                       # number of misc regfile writes
system.cpu21.dcache.tags.replacements             340                       # number of replacements
system.cpu21.dcache.tags.tagsinuse         103.500618                       # Cycle average of tags in use
system.cpu21.dcache.tags.total_refs             34606                       # Total number of references to valid blocks.
system.cpu21.dcache.tags.sampled_refs             894                       # Sample count of references to valid blocks.
system.cpu21.dcache.tags.avg_refs           38.709172                       # Average number of references to valid blocks.
system.cpu21.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu21.dcache.tags.occ_blocks::cpu21.data   103.500618                       # Average occupied blocks per requestor
system.cpu21.dcache.tags.occ_percent::cpu21.data     0.101075                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_percent::total     0.101075                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu21.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu21.dcache.tags.tag_accesses           75422                       # Number of tag accesses
system.cpu21.dcache.tags.data_accesses          75422                       # Number of data accesses
system.cpu21.dcache.ReadReq_hits::cpu21.data        34357                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_hits::total         34357                       # number of ReadReq hits
system.cpu21.dcache.WriteReq_hits::cpu21.data          242                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_hits::total          242                       # number of WriteReq hits
system.cpu21.dcache.SoftPFReq_hits::cpu21.data            2                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu21.dcache.LoadLockedReq_hits::cpu21.data            1                       # number of LoadLockedReq hits
system.cpu21.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu21.dcache.demand_hits::cpu21.data        34599                       # number of demand (read+write) hits
system.cpu21.dcache.demand_hits::total          34599                       # number of demand (read+write) hits
system.cpu21.dcache.overall_hits::cpu21.data        34601                       # number of overall hits
system.cpu21.dcache.overall_hits::total         34601                       # number of overall hits
system.cpu21.dcache.ReadReq_misses::cpu21.data         2325                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_misses::total         2325                       # number of ReadReq misses
system.cpu21.dcache.WriteReq_misses::cpu21.data          276                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu21.dcache.SoftPFReq_misses::cpu21.data            1                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu21.dcache.LoadLockedReq_misses::cpu21.data           27                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu21.dcache.StoreCondReq_misses::cpu21.data           12                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu21.dcache.demand_misses::cpu21.data         2601                       # number of demand (read+write) misses
system.cpu21.dcache.demand_misses::total         2601                       # number of demand (read+write) misses
system.cpu21.dcache.overall_misses::cpu21.data         2602                       # number of overall misses
system.cpu21.dcache.overall_misses::total         2602                       # number of overall misses
system.cpu21.dcache.ReadReq_miss_latency::cpu21.data     43254994                       # number of ReadReq miss cycles
system.cpu21.dcache.ReadReq_miss_latency::total     43254994                       # number of ReadReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::cpu21.data      6877248                       # number of WriteReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::total      6877248                       # number of WriteReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::cpu21.data       322900                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::total       322900                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::cpu21.data        13000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.StoreCondFailReq_miss_latency::cpu21.data        94000                       # number of StoreCondFailReq miss cycles
system.cpu21.dcache.StoreCondFailReq_miss_latency::total        94000                       # number of StoreCondFailReq miss cycles
system.cpu21.dcache.demand_miss_latency::cpu21.data     50132242                       # number of demand (read+write) miss cycles
system.cpu21.dcache.demand_miss_latency::total     50132242                       # number of demand (read+write) miss cycles
system.cpu21.dcache.overall_miss_latency::cpu21.data     50132242                       # number of overall miss cycles
system.cpu21.dcache.overall_miss_latency::total     50132242                       # number of overall miss cycles
system.cpu21.dcache.ReadReq_accesses::cpu21.data        36682                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_accesses::total        36682                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::cpu21.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::cpu21.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::cpu21.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::cpu21.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.demand_accesses::cpu21.data        37200                       # number of demand (read+write) accesses
system.cpu21.dcache.demand_accesses::total        37200                       # number of demand (read+write) accesses
system.cpu21.dcache.overall_accesses::cpu21.data        37203                       # number of overall (read+write) accesses
system.cpu21.dcache.overall_accesses::total        37203                       # number of overall (read+write) accesses
system.cpu21.dcache.ReadReq_miss_rate::cpu21.data     0.063383                       # miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_miss_rate::total     0.063383                       # miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_miss_rate::cpu21.data     0.532819                       # miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_miss_rate::total     0.532819                       # miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::cpu21.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::cpu21.data     0.964286                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::total     0.964286                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::cpu21.data            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_miss_rate::cpu21.data     0.069919                       # miss rate for demand accesses
system.cpu21.dcache.demand_miss_rate::total     0.069919                       # miss rate for demand accesses
system.cpu21.dcache.overall_miss_rate::cpu21.data     0.069941                       # miss rate for overall accesses
system.cpu21.dcache.overall_miss_rate::total     0.069941                       # miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_miss_latency::cpu21.data 18604.298495                       # average ReadReq miss latency
system.cpu21.dcache.ReadReq_avg_miss_latency::total 18604.298495                       # average ReadReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::cpu21.data 24917.565217                       # average WriteReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::total 24917.565217                       # average WriteReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::cpu21.data 11959.259259                       # average LoadLockedReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::total 11959.259259                       # average LoadLockedReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::cpu21.data  1083.333333                       # average StoreCondReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::total  1083.333333                       # average StoreCondReq miss latency
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::cpu21.data          inf                       # average StoreCondFailReq miss latency
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu21.dcache.demand_avg_miss_latency::cpu21.data 19274.218378                       # average overall miss latency
system.cpu21.dcache.demand_avg_miss_latency::total 19274.218378                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::cpu21.data 19266.810915                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::total 19266.810915                       # average overall miss latency
system.cpu21.dcache.blocked_cycles::no_mshrs         5583                       # number of cycles access was blocked
system.cpu21.dcache.blocked_cycles::no_targets          195                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_mshrs             292                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_mshrs    19.119863                       # average number of cycles each access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_targets          195                       # average number of cycles each access was blocked
system.cpu21.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu21.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu21.dcache.writebacks::writebacks          206                       # number of writebacks
system.cpu21.dcache.writebacks::total             206                       # number of writebacks
system.cpu21.dcache.ReadReq_mshr_hits::cpu21.data         1559                       # number of ReadReq MSHR hits
system.cpu21.dcache.ReadReq_mshr_hits::total         1559                       # number of ReadReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::cpu21.data          142                       # number of WriteReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu21.dcache.demand_mshr_hits::cpu21.data         1701                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.demand_mshr_hits::total         1701                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.overall_mshr_hits::cpu21.data         1701                       # number of overall MSHR hits
system.cpu21.dcache.overall_mshr_hits::total         1701                       # number of overall MSHR hits
system.cpu21.dcache.ReadReq_mshr_misses::cpu21.data          766                       # number of ReadReq MSHR misses
system.cpu21.dcache.ReadReq_mshr_misses::total          766                       # number of ReadReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::cpu21.data          134                       # number of WriteReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::cpu21.data            1                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::cpu21.data           27                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::cpu21.data           12                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.demand_mshr_misses::cpu21.data          900                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.demand_mshr_misses::total          900                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.overall_mshr_misses::cpu21.data          901                       # number of overall MSHR misses
system.cpu21.dcache.overall_mshr_misses::total          901                       # number of overall MSHR misses
system.cpu21.dcache.ReadReq_mshr_miss_latency::cpu21.data     17478503                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_latency::total     17478503                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::cpu21.data      2567751                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::total      2567751                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::cpu21.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::cpu21.data       264600                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::total       264600                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::cpu21.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::cpu21.data        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::total        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::cpu21.data     20046254                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::total     20046254                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::cpu21.data     20048754                       # number of overall MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::total     20048754                       # number of overall MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_rate::cpu21.data     0.020882                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_mshr_miss_rate::total     0.020882                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::cpu21.data     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::total     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::cpu21.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::cpu21.data     0.964286                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::cpu21.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_mshr_miss_rate::cpu21.data     0.024194                       # mshr miss rate for demand accesses
system.cpu21.dcache.demand_mshr_miss_rate::total     0.024194                       # mshr miss rate for demand accesses
system.cpu21.dcache.overall_mshr_miss_rate::cpu21.data     0.024218                       # mshr miss rate for overall accesses
system.cpu21.dcache.overall_mshr_miss_rate::total     0.024218                       # mshr miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::cpu21.data 22817.889034                       # average ReadReq mshr miss latency
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::total 22817.889034                       # average ReadReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::cpu21.data 19162.320896                       # average WriteReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::total 19162.320896                       # average WriteReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::cpu21.data         2500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu21.data         9800                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9800                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::cpu21.data   708.333333                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::total   708.333333                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu21.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::cpu21.data 22273.615556                       # average overall mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::total 22273.615556                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::cpu21.data 22251.669256                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::total 22251.669256                       # average overall mshr miss latency
system.cpu21.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.icache.tags.replacements               0                       # number of replacements
system.cpu21.icache.tags.tagsinuse          12.338949                       # Cycle average of tags in use
system.cpu21.icache.tags.total_refs             18695                       # Total number of references to valid blocks.
system.cpu21.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu21.icache.tags.avg_refs          333.839286                       # Average number of references to valid blocks.
system.cpu21.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu21.icache.tags.occ_blocks::cpu21.inst    12.338949                       # Average occupied blocks per requestor
system.cpu21.icache.tags.occ_percent::cpu21.inst     0.024100                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_percent::total     0.024100                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu21.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu21.icache.tags.tag_accesses           37600                       # Number of tag accesses
system.cpu21.icache.tags.data_accesses          37600                       # Number of data accesses
system.cpu21.icache.ReadReq_hits::cpu21.inst        18695                       # number of ReadReq hits
system.cpu21.icache.ReadReq_hits::total         18695                       # number of ReadReq hits
system.cpu21.icache.demand_hits::cpu21.inst        18695                       # number of demand (read+write) hits
system.cpu21.icache.demand_hits::total          18695                       # number of demand (read+write) hits
system.cpu21.icache.overall_hits::cpu21.inst        18695                       # number of overall hits
system.cpu21.icache.overall_hits::total         18695                       # number of overall hits
system.cpu21.icache.ReadReq_misses::cpu21.inst           77                       # number of ReadReq misses
system.cpu21.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu21.icache.demand_misses::cpu21.inst           77                       # number of demand (read+write) misses
system.cpu21.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu21.icache.overall_misses::cpu21.inst           77                       # number of overall misses
system.cpu21.icache.overall_misses::total           77                       # number of overall misses
system.cpu21.icache.ReadReq_miss_latency::cpu21.inst      3502673                       # number of ReadReq miss cycles
system.cpu21.icache.ReadReq_miss_latency::total      3502673                       # number of ReadReq miss cycles
system.cpu21.icache.demand_miss_latency::cpu21.inst      3502673                       # number of demand (read+write) miss cycles
system.cpu21.icache.demand_miss_latency::total      3502673                       # number of demand (read+write) miss cycles
system.cpu21.icache.overall_miss_latency::cpu21.inst      3502673                       # number of overall miss cycles
system.cpu21.icache.overall_miss_latency::total      3502673                       # number of overall miss cycles
system.cpu21.icache.ReadReq_accesses::cpu21.inst        18772                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_accesses::total        18772                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.demand_accesses::cpu21.inst        18772                       # number of demand (read+write) accesses
system.cpu21.icache.demand_accesses::total        18772                       # number of demand (read+write) accesses
system.cpu21.icache.overall_accesses::cpu21.inst        18772                       # number of overall (read+write) accesses
system.cpu21.icache.overall_accesses::total        18772                       # number of overall (read+write) accesses
system.cpu21.icache.ReadReq_miss_rate::cpu21.inst     0.004102                       # miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_miss_rate::total     0.004102                       # miss rate for ReadReq accesses
system.cpu21.icache.demand_miss_rate::cpu21.inst     0.004102                       # miss rate for demand accesses
system.cpu21.icache.demand_miss_rate::total     0.004102                       # miss rate for demand accesses
system.cpu21.icache.overall_miss_rate::cpu21.inst     0.004102                       # miss rate for overall accesses
system.cpu21.icache.overall_miss_rate::total     0.004102                       # miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_miss_latency::cpu21.inst 45489.259740                       # average ReadReq miss latency
system.cpu21.icache.ReadReq_avg_miss_latency::total 45489.259740                       # average ReadReq miss latency
system.cpu21.icache.demand_avg_miss_latency::cpu21.inst 45489.259740                       # average overall miss latency
system.cpu21.icache.demand_avg_miss_latency::total 45489.259740                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::cpu21.inst 45489.259740                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::total 45489.259740                       # average overall miss latency
system.cpu21.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.icache.fast_writes                     0                       # number of fast writes performed
system.cpu21.icache.cache_copies                    0                       # number of cache copies performed
system.cpu21.icache.ReadReq_mshr_hits::cpu21.inst           21                       # number of ReadReq MSHR hits
system.cpu21.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu21.icache.demand_mshr_hits::cpu21.inst           21                       # number of demand (read+write) MSHR hits
system.cpu21.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu21.icache.overall_mshr_hits::cpu21.inst           21                       # number of overall MSHR hits
system.cpu21.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu21.icache.ReadReq_mshr_misses::cpu21.inst           56                       # number of ReadReq MSHR misses
system.cpu21.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu21.icache.demand_mshr_misses::cpu21.inst           56                       # number of demand (read+write) MSHR misses
system.cpu21.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu21.icache.overall_mshr_misses::cpu21.inst           56                       # number of overall MSHR misses
system.cpu21.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu21.icache.ReadReq_mshr_miss_latency::cpu21.inst      2218298                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_latency::total      2218298                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::cpu21.inst      2218298                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::total      2218298                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::cpu21.inst      2218298                       # number of overall MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::total      2218298                       # number of overall MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_rate::cpu21.inst     0.002983                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_mshr_miss_rate::total     0.002983                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.demand_mshr_miss_rate::cpu21.inst     0.002983                       # mshr miss rate for demand accesses
system.cpu21.icache.demand_mshr_miss_rate::total     0.002983                       # mshr miss rate for demand accesses
system.cpu21.icache.overall_mshr_miss_rate::cpu21.inst     0.002983                       # mshr miss rate for overall accesses
system.cpu21.icache.overall_mshr_miss_rate::total     0.002983                       # mshr miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::cpu21.inst 39612.464286                       # average ReadReq mshr miss latency
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::total 39612.464286                       # average ReadReq mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::cpu21.inst 39612.464286                       # average overall mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::total 39612.464286                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::cpu21.inst 39612.464286                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::total 39612.464286                       # average overall mshr miss latency
system.cpu21.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.branchPred.lookups                 15147                       # Number of BP lookups
system.cpu22.branchPred.condPredicted           14864                       # Number of conditional branches predicted
system.cpu22.branchPred.condIncorrect             241                       # Number of conditional branches incorrect
system.cpu22.branchPred.BTBLookups              13299                       # Number of BTB lookups
system.cpu22.branchPred.BTBHits                 12005                       # Number of BTB hits
system.cpu22.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu22.branchPred.BTBHitPct           90.269945                       # BTB Hit Percentage
system.cpu22.branchPred.usedRAS                    82                       # Number of times the RAS was used to get a target.
system.cpu22.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu22.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.inst_hits                          0                       # ITB inst hits
system.cpu22.dtb.inst_misses                        0                       # ITB inst misses
system.cpu22.dtb.read_hits                          0                       # DTB read hits
system.cpu22.dtb.read_misses                        0                       # DTB read misses
system.cpu22.dtb.write_hits                         0                       # DTB write hits
system.cpu22.dtb.write_misses                       0                       # DTB write misses
system.cpu22.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.read_accesses                      0                       # DTB read accesses
system.cpu22.dtb.write_accesses                     0                       # DTB write accesses
system.cpu22.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.dtb.hits                               0                       # DTB hits
system.cpu22.dtb.misses                             0                       # DTB misses
system.cpu22.dtb.accesses                           0                       # DTB accesses
system.cpu22.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.itb.walker.walks                       0                       # Table walker walks requested
system.cpu22.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.inst_hits                          0                       # ITB inst hits
system.cpu22.itb.inst_misses                        0                       # ITB inst misses
system.cpu22.itb.read_hits                          0                       # DTB read hits
system.cpu22.itb.read_misses                        0                       # DTB read misses
system.cpu22.itb.write_hits                         0                       # DTB write hits
system.cpu22.itb.write_misses                       0                       # DTB write misses
system.cpu22.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.read_accesses                      0                       # DTB read accesses
system.cpu22.itb.write_accesses                     0                       # DTB write accesses
system.cpu22.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.itb.hits                               0                       # DTB hits
system.cpu22.itb.misses                             0                       # DTB misses
system.cpu22.itb.accesses                           0                       # DTB accesses
system.cpu22.numCycles                          86323                       # number of cpu cycles simulated
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.fetch.icacheStallCycles            19801                       # Number of cycles fetch is stalled on an Icache miss
system.cpu22.fetch.Insts                       162851                       # Number of instructions fetch has processed
system.cpu22.fetch.Branches                     15147                       # Number of branches that fetch encountered
system.cpu22.fetch.predictedBranches            12087                       # Number of branches that fetch has predicted taken
system.cpu22.fetch.Cycles                       63886                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu22.fetch.SquashCycles                   503                       # Number of cycles fetch has spent squashing
system.cpu22.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu22.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu22.fetch.CacheLines                   18841                       # Number of cache lines fetched
system.cpu22.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu22.fetch.rateDist::samples            83946                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::mean            1.953506                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::stdev           3.019001                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::0                  54432     64.84%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::1                   2874      3.42%     68.27% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::2                   2003      2.39%     70.65% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::3                   2735      3.26%     73.91% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::4                   2201      2.62%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::5                   1970      2.35%     78.88% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::6                   2339      2.79%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::7                   6920      8.24%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::8                   8472     10.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::total              83946                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.branchRate                0.175469                       # Number of branch fetches per cycle
system.cpu22.fetch.rate                      1.886531                       # Number of inst fetches per cycle
system.cpu22.decode.IdleCycles                   7887                       # Number of cycles decode is idle
system.cpu22.decode.BlockedCycles               55821                       # Number of cycles decode is blocked
system.cpu22.decode.RunCycles                    2666                       # Number of cycles decode is running
system.cpu22.decode.UnblockCycles               17350                       # Number of cycles decode is unblocking
system.cpu22.decode.SquashCycles                  222                       # Number of cycles decode is squashing
system.cpu22.decode.BranchResolved                134                       # Number of times decode resolved a branch
system.cpu22.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu22.decode.DecodedInsts               157827                       # Number of instructions handled by decode
system.cpu22.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu22.rename.SquashCycles                  222                       # Number of cycles rename is squashing
system.cpu22.rename.IdleCycles                  13131                       # Number of cycles rename is idle
system.cpu22.rename.BlockCycles                  9474                       # Number of cycles rename is blocking
system.cpu22.rename.serializeStallCycles         1028                       # count of cycles rename stalled for serializing inst
system.cpu22.rename.RunCycles                   14599                       # Number of cycles rename is running
system.cpu22.rename.UnblockCycles               45492                       # Number of cycles rename is unblocking
system.cpu22.rename.RenamedInsts               157006                       # Number of instructions processed by rename
system.cpu22.rename.ROBFullEvents                  35                       # Number of times rename has blocked due to ROB full
system.cpu22.rename.IQFullEvents                43193                       # Number of times rename has blocked due to IQ full
system.cpu22.rename.LQFullEvents                  616                       # Number of times rename has blocked due to LQ full
system.cpu22.rename.RenamedOperands            218728                       # Number of destination operands rename has renamed
system.cpu22.rename.RenameLookups              772853                       # Number of register rename lookups that rename has made
system.cpu22.rename.int_rename_lookups         253552                       # Number of integer rename lookups
system.cpu22.rename.CommittedMaps              205456                       # Number of HB maps that are committed
system.cpu22.rename.UndoneMaps                  13269                       # Number of HB maps that are undone due to squashing
system.cpu22.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu22.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu22.rename.skidInsts                   84051                       # count of insts added to the skid buffer
system.cpu22.memDep0.insertedLoads              38620                       # Number of loads inserted to the mem dependence unit.
system.cpu22.memDep0.insertedStores               988                       # Number of stores inserted to the mem dependence unit.
system.cpu22.memDep0.conflictingLoads             334                       # Number of conflicting loads.
system.cpu22.memDep0.conflictingStores             35                       # Number of conflicting stores.
system.cpu22.iq.iqInstsAdded                   155924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu22.iq.iqNonSpecInstsAdded                32                       # Number of non-speculative instructions added to the IQ
system.cpu22.iq.iqInstsIssued                  152543                       # Number of instructions issued
system.cpu22.iq.iqSquashedInstsIssued             802                       # Number of squashed instructions issued
system.cpu22.iq.iqSquashedInstsExamined          9618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu22.iq.iqSquashedOperandsExamined        43676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu22.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu22.iq.issued_per_cycle::samples        83946                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::mean       1.817156                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::stdev      0.558694                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::0              6830      8.14%      8.14% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::1              1689      2.01%     10.15% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::2             75427     89.85%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::total         83946                       # Number of insts issued each cycle
system.cpu22.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu22.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IntAlu               85778     56.23%     56.23% # Type of FU issued
system.cpu22.iq.FU_type_0::IntMult              24580     16.11%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::IntDiv                   0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatAdd                 0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCmp                 0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCvt                 0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMult                0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatDiv                 0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatSqrt                0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAdd                  0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAddAcc               0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAlu                  0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCmp                  0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCvt                  0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMisc                 0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMult                 0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMultAcc              0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShift                0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSqrt                 0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMult            0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.35% # Type of FU issued
system.cpu22.iq.FU_type_0::MemRead              41618     27.28%     99.63% # Type of FU issued
system.cpu22.iq.FU_type_0::MemWrite               567      0.37%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::total               152543                       # Type of FU issued
system.cpu22.iq.rate                         1.767119                       # Inst issue rate
system.cpu22.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu22.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu22.iq.int_inst_queue_reads           389832                       # Number of integer instruction queue reads
system.cpu22.iq.int_inst_queue_writes          165582                       # Number of integer instruction queue writes
system.cpu22.iq.int_inst_queue_wakeup_accesses       147075                       # Number of integer instruction queue wakeup accesses
system.cpu22.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu22.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu22.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu22.iq.int_alu_accesses               152543                       # Number of integer alu accesses
system.cpu22.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu22.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu22.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu22.iew.lsq.thread0.squashedLoads         2542                       # Number of loads squashed
system.cpu22.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu22.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu22.iew.lsq.thread0.squashedStores          461                       # Number of stores squashed
system.cpu22.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu22.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu22.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu22.iew.lsq.thread0.cacheBlocked         5063                       # Number of times an access to memory failed due to the cache being blocked
system.cpu22.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu22.iew.iewSquashCycles                  222                       # Number of cycles IEW is squashing
system.cpu22.iew.iewBlockCycles                  2893                       # Number of cycles IEW is blocking
system.cpu22.iew.iewUnblockCycles                 641                       # Number of cycles IEW is unblocking
system.cpu22.iew.iewDispatchedInsts            155959                       # Number of instructions dispatched to IQ
system.cpu22.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu22.iew.iewDispLoadInsts               38620                       # Number of dispatched load instructions
system.cpu22.iew.iewDispStoreInsts                988                       # Number of dispatched store instructions
system.cpu22.iew.iewDispNonSpecInsts               13                       # Number of dispatched non-speculative instructions
system.cpu22.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu22.iew.iewLSQFullEvents                 487                       # Number of times the LSQ has become full, causing a stall
system.cpu22.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu22.iew.predictedTakenIncorrect          139                       # Number of branches that were predicted taken incorrectly
system.cpu22.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu22.iew.branchMispredicts                223                       # Number of branch mispredicts detected at execute
system.cpu22.iew.iewExecutedInsts              152359                       # Number of executed instructions
system.cpu22.iew.iewExecLoadInsts               41464                       # Number of load instructions executed
system.cpu22.iew.iewExecSquashedInsts             182                       # Number of squashed instructions skipped in execute
system.cpu22.iew.exec_swp                           0                       # number of swp insts executed
system.cpu22.iew.exec_nop                           3                       # number of nop insts executed
system.cpu22.iew.exec_refs                      42021                       # number of memory reference insts executed
system.cpu22.iew.exec_branches                  13755                       # Number of branches executed
system.cpu22.iew.exec_stores                      557                       # Number of stores executed
system.cpu22.iew.exec_rate                   1.764987                       # Inst execution rate
system.cpu22.iew.wb_sent                       147101                       # cumulative count of insts sent to commit
system.cpu22.iew.wb_count                      147075                       # cumulative count of insts written-back
system.cpu22.iew.wb_producers                  131157                       # num instructions producing a value
system.cpu22.iew.wb_consumers                  221277                       # num instructions consuming a value
system.cpu22.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu22.iew.wb_rate                     1.703775                       # insts written-back per cycle
system.cpu22.iew.wb_fanout                   0.592728                       # average fanout of values written-back
system.cpu22.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu22.commit.commitSquashedInsts          9553                       # The number of squashed insts skipped by commit
system.cpu22.commit.commitNonSpecStalls            22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu22.commit.branchMispredicts             212                       # The number of times a branch was mispredicted
system.cpu22.commit.committed_per_cycle::samples        82611                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::mean     1.771411                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::stdev     2.337526                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::0        28084     34.00%     34.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::1        25122     30.41%     64.41% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::2        12699     15.37%     79.78% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::3         5704      6.90%     86.68% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::4          278      0.34%     87.02% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::5         2546      3.08%     90.10% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::6          132      0.16%     90.26% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::7          296      0.36%     90.62% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::8         7750      9.38%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::total        82611                       # Number of insts commited each cycle
system.cpu22.commit.committedInsts             146030                       # Number of instructions committed
system.cpu22.commit.committedOps               146338                       # Number of ops (including micro ops) committed
system.cpu22.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu22.commit.refs                        36605                       # Number of memory references committed
system.cpu22.commit.loads                       36078                       # Number of loads committed
system.cpu22.commit.membars                        13                       # Number of memory barriers committed
system.cpu22.commit.branches                    13689                       # Number of branches committed
system.cpu22.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu22.commit.int_insts                  132682                       # Number of committed integer instructions.
system.cpu22.commit.function_calls                 23                       # Number of function calls committed.
system.cpu22.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IntAlu          85154     58.19%     58.19% # Class of committed instruction
system.cpu22.commit.op_class_0::IntMult         24579     16.80%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::IntDiv              0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatAdd            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCmp            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCvt            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMult            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatDiv            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatSqrt            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAdd             0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAddAcc            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAlu             0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCmp             0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCvt             0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMisc            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMult            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMultAcc            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShift            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShiftAcc            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSqrt            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAdd            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAlu            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCmp            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCvt            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatDiv            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMisc            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMult            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.99% # Class of committed instruction
system.cpu22.commit.op_class_0::MemRead         36078     24.65%     99.64% # Class of committed instruction
system.cpu22.commit.op_class_0::MemWrite          527      0.36%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::total          146338                       # Class of committed instruction
system.cpu22.commit.bw_lim_events                7750                       # number cycles where commit BW limit reached
system.cpu22.rob.rob_reads                     230713                       # The number of ROB reads
system.cpu22.rob.rob_writes                    313188                       # The number of ROB writes
system.cpu22.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu22.idleCycles                          2377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu22.quiesceCycles                     255211                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu22.committedInsts                    146030                       # Number of Instructions Simulated
system.cpu22.committedOps                      146338                       # Number of Ops (including micro ops) Simulated
system.cpu22.cpi                             0.591132                       # CPI: Cycles Per Instruction
system.cpu22.cpi_total                       0.591132                       # CPI: Total CPI of All Threads
system.cpu22.ipc                             1.691670                       # IPC: Instructions Per Cycle
system.cpu22.ipc_total                       1.691670                       # IPC: Total IPC of All Threads
system.cpu22.int_regfile_reads                 244231                       # number of integer regfile reads
system.cpu22.int_regfile_writes                124775                       # number of integer regfile writes
system.cpu22.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu22.cc_regfile_reads                  565680                       # number of cc regfile reads
system.cpu22.cc_regfile_writes                  81628                       # number of cc regfile writes
system.cpu22.misc_regfile_reads                 44141                       # number of misc regfile reads
system.cpu22.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu22.dcache.tags.replacements             341                       # number of replacements
system.cpu22.dcache.tags.tagsinuse         101.402921                       # Cycle average of tags in use
system.cpu22.dcache.tags.total_refs             34516                       # Total number of references to valid blocks.
system.cpu22.dcache.tags.sampled_refs             895                       # Sample count of references to valid blocks.
system.cpu22.dcache.tags.avg_refs           38.565363                       # Average number of references to valid blocks.
system.cpu22.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu22.dcache.tags.occ_blocks::cpu22.data   101.402921                       # Average occupied blocks per requestor
system.cpu22.dcache.tags.occ_percent::cpu22.data     0.099026                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_percent::total     0.099026                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu22.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu22.dcache.tags.tag_accesses           74717                       # Number of tag accesses
system.cpu22.dcache.tags.data_accesses          74717                       # Number of data accesses
system.cpu22.dcache.ReadReq_hits::cpu22.data        34267                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_hits::total         34267                       # number of ReadReq hits
system.cpu22.dcache.WriteReq_hits::cpu22.data          242                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_hits::total          242                       # number of WriteReq hits
system.cpu22.dcache.SoftPFReq_hits::cpu22.data            2                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu22.dcache.demand_hits::cpu22.data        34509                       # number of demand (read+write) hits
system.cpu22.dcache.demand_hits::total          34509                       # number of demand (read+write) hits
system.cpu22.dcache.overall_hits::cpu22.data        34511                       # number of overall hits
system.cpu22.dcache.overall_hits::total         34511                       # number of overall hits
system.cpu22.dcache.ReadReq_misses::cpu22.data         2104                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_misses::total         2104                       # number of ReadReq misses
system.cpu22.dcache.WriteReq_misses::cpu22.data          276                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu22.dcache.SoftPFReq_misses::cpu22.data            1                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu22.dcache.LoadLockedReq_misses::cpu22.data            6                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu22.dcache.StoreCondReq_misses::cpu22.data            6                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu22.dcache.demand_misses::cpu22.data         2380                       # number of demand (read+write) misses
system.cpu22.dcache.demand_misses::total         2380                       # number of demand (read+write) misses
system.cpu22.dcache.overall_misses::cpu22.data         2381                       # number of overall misses
system.cpu22.dcache.overall_misses::total         2381                       # number of overall misses
system.cpu22.dcache.ReadReq_miss_latency::cpu22.data     45834970                       # number of ReadReq miss cycles
system.cpu22.dcache.ReadReq_miss_latency::total     45834970                       # number of ReadReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::cpu22.data      8598248                       # number of WriteReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::total      8598248                       # number of WriteReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::cpu22.data        59946                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::total        59946                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::cpu22.data        12000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::cpu22.data        47000                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::total        47000                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.demand_miss_latency::cpu22.data     54433218                       # number of demand (read+write) miss cycles
system.cpu22.dcache.demand_miss_latency::total     54433218                       # number of demand (read+write) miss cycles
system.cpu22.dcache.overall_miss_latency::cpu22.data     54433218                       # number of overall miss cycles
system.cpu22.dcache.overall_miss_latency::total     54433218                       # number of overall miss cycles
system.cpu22.dcache.ReadReq_accesses::cpu22.data        36371                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_accesses::total        36371                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::cpu22.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::cpu22.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::cpu22.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::cpu22.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.demand_accesses::cpu22.data        36889                       # number of demand (read+write) accesses
system.cpu22.dcache.demand_accesses::total        36889                       # number of demand (read+write) accesses
system.cpu22.dcache.overall_accesses::cpu22.data        36892                       # number of overall (read+write) accesses
system.cpu22.dcache.overall_accesses::total        36892                       # number of overall (read+write) accesses
system.cpu22.dcache.ReadReq_miss_rate::cpu22.data     0.057848                       # miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_miss_rate::total     0.057848                       # miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_miss_rate::cpu22.data     0.532819                       # miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_miss_rate::total     0.532819                       # miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::cpu22.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::cpu22.data            1                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::cpu22.data            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_miss_rate::cpu22.data     0.064518                       # miss rate for demand accesses
system.cpu22.dcache.demand_miss_rate::total     0.064518                       # miss rate for demand accesses
system.cpu22.dcache.overall_miss_rate::cpu22.data     0.064540                       # miss rate for overall accesses
system.cpu22.dcache.overall_miss_rate::total     0.064540                       # miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_miss_latency::cpu22.data 21784.681559                       # average ReadReq miss latency
system.cpu22.dcache.ReadReq_avg_miss_latency::total 21784.681559                       # average ReadReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::cpu22.data 31153.072464                       # average WriteReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::total 31153.072464                       # average WriteReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::cpu22.data         9991                       # average LoadLockedReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::total         9991                       # average LoadLockedReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::cpu22.data         2000                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::cpu22.data          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.demand_avg_miss_latency::cpu22.data 22871.100000                       # average overall miss latency
system.cpu22.dcache.demand_avg_miss_latency::total 22871.100000                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::cpu22.data 22861.494330                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::total 22861.494330                       # average overall miss latency
system.cpu22.dcache.blocked_cycles::no_mshrs         7246                       # number of cycles access was blocked
system.cpu22.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_mshrs             381                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_mshrs    19.018373                       # average number of cycles each access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu22.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu22.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu22.dcache.writebacks::writebacks          184                       # number of writebacks
system.cpu22.dcache.writebacks::total             184                       # number of writebacks
system.cpu22.dcache.ReadReq_mshr_hits::cpu22.data         1338                       # number of ReadReq MSHR hits
system.cpu22.dcache.ReadReq_mshr_hits::total         1338                       # number of ReadReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::cpu22.data          142                       # number of WriteReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu22.dcache.demand_mshr_hits::cpu22.data         1480                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.demand_mshr_hits::total         1480                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.overall_mshr_hits::cpu22.data         1480                       # number of overall MSHR hits
system.cpu22.dcache.overall_mshr_hits::total         1480                       # number of overall MSHR hits
system.cpu22.dcache.ReadReq_mshr_misses::cpu22.data          766                       # number of ReadReq MSHR misses
system.cpu22.dcache.ReadReq_mshr_misses::total          766                       # number of ReadReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::cpu22.data          134                       # number of WriteReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::cpu22.data            1                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::cpu22.data            6                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::cpu22.data            6                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.demand_mshr_misses::cpu22.data          900                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.demand_mshr_misses::total          900                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.overall_mshr_misses::cpu22.data          901                       # number of overall MSHR misses
system.cpu22.dcache.overall_mshr_misses::total          901                       # number of overall MSHR misses
system.cpu22.dcache.ReadReq_mshr_miss_latency::cpu22.data     19719013                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_latency::total     19719013                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::cpu22.data      3136751                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::total      3136751                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::cpu22.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::cpu22.data        47054                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::total        47054                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::cpu22.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::cpu22.data        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::total        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::cpu22.data     22855764                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::total     22855764                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::cpu22.data     22858264                       # number of overall MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::total     22858264                       # number of overall MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_rate::cpu22.data     0.021061                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_mshr_miss_rate::total     0.021061                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::cpu22.data     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::total     0.258687                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::cpu22.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::cpu22.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::cpu22.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_mshr_miss_rate::cpu22.data     0.024398                       # mshr miss rate for demand accesses
system.cpu22.dcache.demand_mshr_miss_rate::total     0.024398                       # mshr miss rate for demand accesses
system.cpu22.dcache.overall_mshr_miss_rate::cpu22.data     0.024423                       # mshr miss rate for overall accesses
system.cpu22.dcache.overall_mshr_miss_rate::total     0.024423                       # mshr miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::cpu22.data 25742.836815                       # average ReadReq mshr miss latency
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::total 25742.836815                       # average ReadReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::cpu22.data 23408.589552                       # average WriteReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::total 23408.589552                       # average WriteReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::cpu22.data         2500                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu22.data  7842.333333                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7842.333333                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::cpu22.data         1250                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu22.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::cpu22.data 25395.293333                       # average overall mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::total 25395.293333                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::cpu22.data 25369.882353                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::total 25369.882353                       # average overall mshr miss latency
system.cpu22.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.icache.tags.replacements               0                       # number of replacements
system.cpu22.icache.tags.tagsinuse          12.046893                       # Cycle average of tags in use
system.cpu22.icache.tags.total_refs             18775                       # Total number of references to valid blocks.
system.cpu22.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu22.icache.tags.avg_refs          347.685185                       # Average number of references to valid blocks.
system.cpu22.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu22.icache.tags.occ_blocks::cpu22.inst    12.046893                       # Average occupied blocks per requestor
system.cpu22.icache.tags.occ_percent::cpu22.inst     0.023529                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_percent::total     0.023529                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu22.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu22.icache.tags.tag_accesses           37736                       # Number of tag accesses
system.cpu22.icache.tags.data_accesses          37736                       # Number of data accesses
system.cpu22.icache.ReadReq_hits::cpu22.inst        18775                       # number of ReadReq hits
system.cpu22.icache.ReadReq_hits::total         18775                       # number of ReadReq hits
system.cpu22.icache.demand_hits::cpu22.inst        18775                       # number of demand (read+write) hits
system.cpu22.icache.demand_hits::total          18775                       # number of demand (read+write) hits
system.cpu22.icache.overall_hits::cpu22.inst        18775                       # number of overall hits
system.cpu22.icache.overall_hits::total         18775                       # number of overall hits
system.cpu22.icache.ReadReq_misses::cpu22.inst           66                       # number of ReadReq misses
system.cpu22.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu22.icache.demand_misses::cpu22.inst           66                       # number of demand (read+write) misses
system.cpu22.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu22.icache.overall_misses::cpu22.inst           66                       # number of overall misses
system.cpu22.icache.overall_misses::total           66                       # number of overall misses
system.cpu22.icache.ReadReq_miss_latency::cpu22.inst      2799243                       # number of ReadReq miss cycles
system.cpu22.icache.ReadReq_miss_latency::total      2799243                       # number of ReadReq miss cycles
system.cpu22.icache.demand_miss_latency::cpu22.inst      2799243                       # number of demand (read+write) miss cycles
system.cpu22.icache.demand_miss_latency::total      2799243                       # number of demand (read+write) miss cycles
system.cpu22.icache.overall_miss_latency::cpu22.inst      2799243                       # number of overall miss cycles
system.cpu22.icache.overall_miss_latency::total      2799243                       # number of overall miss cycles
system.cpu22.icache.ReadReq_accesses::cpu22.inst        18841                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_accesses::total        18841                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.demand_accesses::cpu22.inst        18841                       # number of demand (read+write) accesses
system.cpu22.icache.demand_accesses::total        18841                       # number of demand (read+write) accesses
system.cpu22.icache.overall_accesses::cpu22.inst        18841                       # number of overall (read+write) accesses
system.cpu22.icache.overall_accesses::total        18841                       # number of overall (read+write) accesses
system.cpu22.icache.ReadReq_miss_rate::cpu22.inst     0.003503                       # miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_miss_rate::total     0.003503                       # miss rate for ReadReq accesses
system.cpu22.icache.demand_miss_rate::cpu22.inst     0.003503                       # miss rate for demand accesses
system.cpu22.icache.demand_miss_rate::total     0.003503                       # miss rate for demand accesses
system.cpu22.icache.overall_miss_rate::cpu22.inst     0.003503                       # miss rate for overall accesses
system.cpu22.icache.overall_miss_rate::total     0.003503                       # miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_miss_latency::cpu22.inst 42412.772727                       # average ReadReq miss latency
system.cpu22.icache.ReadReq_avg_miss_latency::total 42412.772727                       # average ReadReq miss latency
system.cpu22.icache.demand_avg_miss_latency::cpu22.inst 42412.772727                       # average overall miss latency
system.cpu22.icache.demand_avg_miss_latency::total 42412.772727                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::cpu22.inst 42412.772727                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::total 42412.772727                       # average overall miss latency
system.cpu22.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.icache.fast_writes                     0                       # number of fast writes performed
system.cpu22.icache.cache_copies                    0                       # number of cache copies performed
system.cpu22.icache.ReadReq_mshr_hits::cpu22.inst           12                       # number of ReadReq MSHR hits
system.cpu22.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu22.icache.demand_mshr_hits::cpu22.inst           12                       # number of demand (read+write) MSHR hits
system.cpu22.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu22.icache.overall_mshr_hits::cpu22.inst           12                       # number of overall MSHR hits
system.cpu22.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu22.icache.ReadReq_mshr_misses::cpu22.inst           54                       # number of ReadReq MSHR misses
system.cpu22.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu22.icache.demand_mshr_misses::cpu22.inst           54                       # number of demand (read+write) MSHR misses
system.cpu22.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu22.icache.overall_mshr_misses::cpu22.inst           54                       # number of overall MSHR misses
system.cpu22.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu22.icache.ReadReq_mshr_miss_latency::cpu22.inst      2075257                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_latency::total      2075257                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::cpu22.inst      2075257                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::total      2075257                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::cpu22.inst      2075257                       # number of overall MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::total      2075257                       # number of overall MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_rate::cpu22.inst     0.002866                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_mshr_miss_rate::total     0.002866                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.demand_mshr_miss_rate::cpu22.inst     0.002866                       # mshr miss rate for demand accesses
system.cpu22.icache.demand_mshr_miss_rate::total     0.002866                       # mshr miss rate for demand accesses
system.cpu22.icache.overall_mshr_miss_rate::cpu22.inst     0.002866                       # mshr miss rate for overall accesses
system.cpu22.icache.overall_mshr_miss_rate::total     0.002866                       # mshr miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::cpu22.inst 38430.685185                       # average ReadReq mshr miss latency
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::total 38430.685185                       # average ReadReq mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::cpu22.inst 38430.685185                       # average overall mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::total 38430.685185                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::cpu22.inst 38430.685185                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::total 38430.685185                       # average overall mshr miss latency
system.cpu22.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.branchPred.lookups                 14472                       # Number of BP lookups
system.cpu23.branchPred.condPredicted           14250                       # Number of conditional branches predicted
system.cpu23.branchPred.condIncorrect             245                       # Number of conditional branches incorrect
system.cpu23.branchPred.BTBLookups              12861                       # Number of BTB lookups
system.cpu23.branchPred.BTBHits                 11681                       # Number of BTB hits
system.cpu23.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu23.branchPred.BTBHitPct           90.824975                       # BTB Hit Percentage
system.cpu23.branchPred.usedRAS                    65                       # Number of times the RAS was used to get a target.
system.cpu23.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu23.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.inst_hits                          0                       # ITB inst hits
system.cpu23.dtb.inst_misses                        0                       # ITB inst misses
system.cpu23.dtb.read_hits                          0                       # DTB read hits
system.cpu23.dtb.read_misses                        0                       # DTB read misses
system.cpu23.dtb.write_hits                         0                       # DTB write hits
system.cpu23.dtb.write_misses                       0                       # DTB write misses
system.cpu23.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.read_accesses                      0                       # DTB read accesses
system.cpu23.dtb.write_accesses                     0                       # DTB write accesses
system.cpu23.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.dtb.hits                               0                       # DTB hits
system.cpu23.dtb.misses                             0                       # DTB misses
system.cpu23.dtb.accesses                           0                       # DTB accesses
system.cpu23.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.itb.walker.walks                       0                       # Table walker walks requested
system.cpu23.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.inst_hits                          0                       # ITB inst hits
system.cpu23.itb.inst_misses                        0                       # ITB inst misses
system.cpu23.itb.read_hits                          0                       # DTB read hits
system.cpu23.itb.read_misses                        0                       # DTB read misses
system.cpu23.itb.write_hits                         0                       # DTB write hits
system.cpu23.itb.write_misses                       0                       # DTB write misses
system.cpu23.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.read_accesses                      0                       # DTB read accesses
system.cpu23.itb.write_accesses                     0                       # DTB write accesses
system.cpu23.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.itb.hits                               0                       # DTB hits
system.cpu23.itb.misses                             0                       # DTB misses
system.cpu23.itb.accesses                           0                       # DTB accesses
system.cpu23.numCycles                          85779                       # number of cpu cycles simulated
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.fetch.icacheStallCycles            19904                       # Number of cycles fetch is stalled on an Icache miss
system.cpu23.fetch.Insts                       161069                       # Number of instructions fetch has processed
system.cpu23.fetch.Branches                     14472                       # Number of branches that fetch encountered
system.cpu23.fetch.predictedBranches            11746                       # Number of branches that fetch has predicted taken
system.cpu23.fetch.Cycles                       63485                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu23.fetch.SquashCycles                   511                       # Number of cycles fetch has spent squashing
system.cpu23.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu23.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu23.fetch.CacheLines                   18887                       # Number of cache lines fetched
system.cpu23.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu23.fetch.rateDist::samples            83652                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::mean            1.936929                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::stdev           3.014328                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::0                  54576     65.24%     65.24% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::1                   2780      3.32%     68.57% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::2                   1884      2.25%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::3                   2810      3.36%     74.18% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::4                   2151      2.57%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::5                   1987      2.38%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::6                   2263      2.71%     81.83% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::7                   6675      7.98%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::8                   8526     10.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::total              83652                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.branchRate                0.168713                       # Number of branch fetches per cycle
system.cpu23.fetch.rate                      1.877721                       # Number of inst fetches per cycle
system.cpu23.decode.IdleCycles                   7862                       # Number of cycles decode is idle
system.cpu23.decode.BlockedCycles               55788                       # Number of cycles decode is blocked
system.cpu23.decode.RunCycles                    2478                       # Number of cycles decode is running
system.cpu23.decode.UnblockCycles               17296                       # Number of cycles decode is unblocking
system.cpu23.decode.SquashCycles                  228                       # Number of cycles decode is squashing
system.cpu23.decode.BranchResolved                 97                       # Number of times decode resolved a branch
system.cpu23.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu23.decode.DecodedInsts               155859                       # Number of instructions handled by decode
system.cpu23.decode.SquashedInsts                  96                       # Number of squashed instructions handled by decode
system.cpu23.rename.SquashCycles                  228                       # Number of cycles rename is squashing
system.cpu23.rename.IdleCycles                  12989                       # Number of cycles rename is idle
system.cpu23.rename.BlockCycles                 10244                       # Number of cycles rename is blocking
system.cpu23.rename.serializeStallCycles          839                       # count of cycles rename stalled for serializing inst
system.cpu23.rename.RunCycles                   14479                       # Number of cycles rename is running
system.cpu23.rename.UnblockCycles               44873                       # Number of cycles rename is unblocking
system.cpu23.rename.RenamedInsts               155043                       # Number of instructions processed by rename
system.cpu23.rename.ROBFullEvents                  40                       # Number of times rename has blocked due to ROB full
system.cpu23.rename.IQFullEvents                42783                       # Number of times rename has blocked due to IQ full
system.cpu23.rename.LQFullEvents                  466                       # Number of times rename has blocked due to LQ full
system.cpu23.rename.RenamedOperands            214640                       # Number of destination operands rename has renamed
system.cpu23.rename.RenameLookups              763512                       # Number of register rename lookups that rename has made
system.cpu23.rename.int_rename_lookups         251211                       # Number of integer rename lookups
system.cpu23.rename.CommittedMaps              200687                       # Number of HB maps that are committed
system.cpu23.rename.UndoneMaps                  13950                       # Number of HB maps that are undone due to squashing
system.cpu23.rename.serializingInsts               16                       # count of serializing insts renamed
system.cpu23.rename.tempSerializingInsts           17                       # count of temporary serializing insts renamed
system.cpu23.rename.skidInsts                   82998                       # count of insts added to the skid buffer
system.cpu23.memDep0.insertedLoads              38474                       # Number of loads inserted to the mem dependence unit.
system.cpu23.memDep0.insertedStores               962                       # Number of stores inserted to the mem dependence unit.
system.cpu23.memDep0.conflictingLoads             372                       # Number of conflicting loads.
system.cpu23.memDep0.conflictingStores             29                       # Number of conflicting stores.
system.cpu23.iq.iqInstsAdded                   153815                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu23.iq.iqNonSpecInstsAdded                31                       # Number of non-speculative instructions added to the IQ
system.cpu23.iq.iqInstsIssued                  151358                       # Number of instructions issued
system.cpu23.iq.iqSquashedInstsIssued             783                       # Number of squashed instructions issued
system.cpu23.iq.iqSquashedInstsExamined         10089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu23.iq.iqSquashedOperandsExamined        46363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu23.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu23.iq.issued_per_cycle::samples        83652                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::mean       1.809377                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::stdev      0.570253                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::0              7148      8.54%      8.54% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::1              1650      1.97%     10.52% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::2             74854     89.48%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::total         83652                       # Number of insts issued each cycle
system.cpu23.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu23.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IntAlu               83484     55.16%     55.16% # Type of FU issued
system.cpu23.iq.FU_type_0::IntMult              24580     16.24%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::IntDiv                   0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatAdd                 0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCmp                 0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCvt                 0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMult                0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatDiv                 0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatSqrt                0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAdd                  0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAddAcc               0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAlu                  0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCmp                  0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCvt                  0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMisc                 0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMult                 0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMultAcc              0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShift                0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSqrt                 0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMult            0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.40% # Type of FU issued
system.cpu23.iq.FU_type_0::MemRead              42739     28.24%     99.63% # Type of FU issued
system.cpu23.iq.FU_type_0::MemWrite               555      0.37%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::total               151358                       # Type of FU issued
system.cpu23.iq.rate                         1.764511                       # Inst issue rate
system.cpu23.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu23.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu23.iq.int_inst_queue_reads           387149                       # Number of integer instruction queue reads
system.cpu23.iq.int_inst_queue_writes          163944                       # Number of integer instruction queue writes
system.cpu23.iq.int_inst_queue_wakeup_accesses       144442                       # Number of integer instruction queue wakeup accesses
system.cpu23.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu23.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu23.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu23.iq.int_alu_accesses               151358                       # Number of integer alu accesses
system.cpu23.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu23.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu23.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu23.iew.lsq.thread0.squashedLoads         2731                       # Number of loads squashed
system.cpu23.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu23.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu23.iew.lsq.thread0.squashedStores          450                       # Number of stores squashed
system.cpu23.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu23.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu23.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu23.iew.lsq.thread0.cacheBlocked         6536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu23.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu23.iew.iewSquashCycles                  228                       # Number of cycles IEW is squashing
system.cpu23.iew.iewBlockCycles                  2861                       # Number of cycles IEW is blocking
system.cpu23.iew.iewUnblockCycles                1260                       # Number of cycles IEW is unblocking
system.cpu23.iew.iewDispatchedInsts            153849                       # Number of instructions dispatched to IQ
system.cpu23.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu23.iew.iewDispLoadInsts               38474                       # Number of dispatched load instructions
system.cpu23.iew.iewDispStoreInsts                962                       # Number of dispatched store instructions
system.cpu23.iew.iewDispNonSpecInsts               13                       # Number of dispatched non-speculative instructions
system.cpu23.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu23.iew.iewLSQFullEvents                1127                       # Number of times the LSQ has become full, causing a stall
system.cpu23.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu23.iew.predictedTakenIncorrect          139                       # Number of branches that were predicted taken incorrectly
system.cpu23.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu23.iew.branchMispredicts                225                       # Number of branch mispredicts detected at execute
system.cpu23.iew.iewExecutedInsts              151186                       # Number of executed instructions
system.cpu23.iew.iewExecLoadInsts               42590                       # Number of load instructions executed
system.cpu23.iew.iewExecSquashedInsts             170                       # Number of squashed instructions skipped in execute
system.cpu23.iew.exec_swp                           0                       # number of swp insts executed
system.cpu23.iew.exec_nop                           3                       # number of nop insts executed
system.cpu23.iew.exec_refs                      43136                       # number of memory reference insts executed
system.cpu23.iew.exec_branches                  13097                       # Number of branches executed
system.cpu23.iew.exec_stores                      546                       # Number of stores executed
system.cpu23.iew.exec_rate                   1.762506                       # Inst execution rate
system.cpu23.iew.wb_sent                       144470                       # cumulative count of insts sent to commit
system.cpu23.iew.wb_count                      144442                       # cumulative count of insts written-back
system.cpu23.iew.wb_producers                  129149                       # num instructions producing a value
system.cpu23.iew.wb_consumers                  216954                       # num instructions consuming a value
system.cpu23.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu23.iew.wb_rate                     1.683885                       # insts written-back per cycle
system.cpu23.iew.wb_fanout                   0.595283                       # average fanout of values written-back
system.cpu23.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu23.commit.commitSquashedInsts         10024                       # The number of squashed insts skipped by commit
system.cpu23.commit.commitNonSpecStalls            19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu23.commit.branchMispredicts             218                       # The number of times a branch was mispredicted
system.cpu23.commit.committed_per_cycle::samples        82252                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::mean     1.747763                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::stdev     2.319801                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::0        28162     34.24%     34.24% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::1        24919     30.30%     64.53% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::2        12986     15.79%     80.32% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::3         5624      6.84%     87.16% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::4          326      0.40%     87.56% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::5         2315      2.81%     90.37% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::6           55      0.07%     90.44% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::7          135      0.16%     90.60% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::8         7730      9.40%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::total        82252                       # Number of insts commited each cycle
system.cpu23.commit.committedInsts             143474                       # Number of instructions committed
system.cpu23.commit.committedOps               143757                       # Number of ops (including micro ops) committed
system.cpu23.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu23.commit.refs                        36255                       # Number of memory references committed
system.cpu23.commit.loads                       35743                       # Number of loads committed
system.cpu23.commit.membars                        12                       # Number of memory barriers committed
system.cpu23.commit.branches                    13050                       # Number of branches committed
system.cpu23.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu23.commit.int_insts                  130735                       # Number of committed integer instructions.
system.cpu23.commit.function_calls                 20                       # Number of function calls committed.
system.cpu23.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IntAlu          82923     57.68%     57.68% # Class of committed instruction
system.cpu23.commit.op_class_0::IntMult         24579     17.10%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::IntDiv              0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatAdd            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatDiv            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAdd             0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAddAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAlu             0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCmp             0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCvt             0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMisc            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMult            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShift            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShiftAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAdd            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAlu            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatDiv            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMisc            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu23.commit.op_class_0::MemRead         35743     24.86%     99.64% # Class of committed instruction
system.cpu23.commit.op_class_0::MemWrite          512      0.36%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::total          143757                       # Class of committed instruction
system.cpu23.commit.bw_lim_events                7730                       # number cycles where commit BW limit reached
system.cpu23.rob.rob_reads                     228264                       # The number of ROB reads
system.cpu23.rob.rob_writes                    309032                       # The number of ROB writes
system.cpu23.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu23.idleCycles                          2127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu23.quiesceCycles                     255755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu23.committedInsts                    143474                       # Number of Instructions Simulated
system.cpu23.committedOps                      143757                       # Number of Ops (including micro ops) Simulated
system.cpu23.cpi                             0.597871                       # CPI: Cycles Per Instruction
system.cpu23.cpi_total                       0.597871                       # CPI: Total CPI of All Threads
system.cpu23.ipc                             1.672601                       # IPC: Instructions Per Cycle
system.cpu23.ipc_total                       1.672601                       # IPC: Total IPC of All Threads
system.cpu23.int_regfile_reads                 242455                       # number of integer regfile reads
system.cpu23.int_regfile_writes                123739                       # number of integer regfile writes
system.cpu23.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu23.cc_regfile_reads                  561159                       # number of cc regfile reads
system.cpu23.cc_regfile_writes                  77811                       # number of cc regfile writes
system.cpu23.misc_regfile_reads                 43820                       # number of misc regfile reads
system.cpu23.misc_regfile_writes                   16                       # number of misc regfile writes
system.cpu23.dcache.tags.replacements             342                       # number of replacements
system.cpu23.dcache.tags.tagsinuse         100.812386                       # Cycle average of tags in use
system.cpu23.dcache.tags.total_refs             34588                       # Total number of references to valid blocks.
system.cpu23.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu23.dcache.tags.avg_refs           38.431111                       # Average number of references to valid blocks.
system.cpu23.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu23.dcache.tags.occ_blocks::cpu23.data   100.812386                       # Average occupied blocks per requestor
system.cpu23.dcache.tags.occ_percent::cpu23.data     0.098450                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_percent::total     0.098450                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.cpu23.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu23.dcache.tags.tag_accesses           73988                       # Number of tag accesses
system.cpu23.dcache.tags.data_accesses          73988                       # Number of data accesses
system.cpu23.dcache.ReadReq_hits::cpu23.data        34353                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_hits::total         34353                       # number of ReadReq hits
system.cpu23.dcache.WriteReq_hits::cpu23.data          226                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_hits::total          226                       # number of WriteReq hits
system.cpu23.dcache.SoftPFReq_hits::cpu23.data            2                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu23.dcache.demand_hits::cpu23.data        34579                       # number of demand (read+write) hits
system.cpu23.dcache.demand_hits::total          34579                       # number of demand (read+write) hits
system.cpu23.dcache.overall_hits::cpu23.data        34581                       # number of overall hits
system.cpu23.dcache.overall_hits::total         34581                       # number of overall hits
system.cpu23.dcache.ReadReq_misses::cpu23.data         1670                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_misses::total         1670                       # number of ReadReq misses
system.cpu23.dcache.WriteReq_misses::cpu23.data          279                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_misses::total          279                       # number of WriteReq misses
system.cpu23.dcache.SoftPFReq_misses::cpu23.data            1                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu23.dcache.LoadLockedReq_misses::cpu23.data            5                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu23.dcache.StoreCondReq_misses::cpu23.data            3                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu23.dcache.demand_misses::cpu23.data         1949                       # number of demand (read+write) misses
system.cpu23.dcache.demand_misses::total         1949                       # number of demand (read+write) misses
system.cpu23.dcache.overall_misses::cpu23.data         1950                       # number of overall misses
system.cpu23.dcache.overall_misses::total         1950                       # number of overall misses
system.cpu23.dcache.ReadReq_miss_latency::cpu23.data     43764998                       # number of ReadReq miss cycles
system.cpu23.dcache.ReadReq_miss_latency::total     43764998                       # number of ReadReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::cpu23.data      9164750                       # number of WriteReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::total      9164750                       # number of WriteReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::cpu23.data        62488                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::total        62488                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::cpu23.data        12000                       # number of StoreCondReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu23.dcache.demand_miss_latency::cpu23.data     52929748                       # number of demand (read+write) miss cycles
system.cpu23.dcache.demand_miss_latency::total     52929748                       # number of demand (read+write) miss cycles
system.cpu23.dcache.overall_miss_latency::cpu23.data     52929748                       # number of overall miss cycles
system.cpu23.dcache.overall_miss_latency::total     52929748                       # number of overall miss cycles
system.cpu23.dcache.ReadReq_accesses::cpu23.data        36023                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_accesses::total        36023                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::cpu23.data          505                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::total          505                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::cpu23.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::cpu23.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::cpu23.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.demand_accesses::cpu23.data        36528                       # number of demand (read+write) accesses
system.cpu23.dcache.demand_accesses::total        36528                       # number of demand (read+write) accesses
system.cpu23.dcache.overall_accesses::cpu23.data        36531                       # number of overall (read+write) accesses
system.cpu23.dcache.overall_accesses::total        36531                       # number of overall (read+write) accesses
system.cpu23.dcache.ReadReq_miss_rate::cpu23.data     0.046359                       # miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_miss_rate::total     0.046359                       # miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_miss_rate::cpu23.data     0.552475                       # miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_miss_rate::total     0.552475                       # miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::cpu23.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::cpu23.data            1                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::cpu23.data            1                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_miss_rate::cpu23.data     0.053356                       # miss rate for demand accesses
system.cpu23.dcache.demand_miss_rate::total     0.053356                       # miss rate for demand accesses
system.cpu23.dcache.overall_miss_rate::cpu23.data     0.053379                       # miss rate for overall accesses
system.cpu23.dcache.overall_miss_rate::total     0.053379                       # miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_miss_latency::cpu23.data 26206.585629                       # average ReadReq miss latency
system.cpu23.dcache.ReadReq_avg_miss_latency::total 26206.585629                       # average ReadReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::cpu23.data 32848.566308                       # average WriteReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::total 32848.566308                       # average WriteReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::cpu23.data 12497.600000                       # average LoadLockedReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::total 12497.600000                       # average LoadLockedReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::cpu23.data         4000                       # average StoreCondReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu23.dcache.demand_avg_miss_latency::cpu23.data 27157.387378                       # average overall miss latency
system.cpu23.dcache.demand_avg_miss_latency::total 27157.387378                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::cpu23.data 27143.460513                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::total 27143.460513                       # average overall miss latency
system.cpu23.dcache.blocked_cycles::no_mshrs         8206                       # number of cycles access was blocked
system.cpu23.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_mshrs             492                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_mshrs    16.678862                       # average number of cycles each access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu23.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu23.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu23.dcache.writebacks::writebacks          135                       # number of writebacks
system.cpu23.dcache.writebacks::total             135                       # number of writebacks
system.cpu23.dcache.ReadReq_mshr_hits::cpu23.data          900                       # number of ReadReq MSHR hits
system.cpu23.dcache.ReadReq_mshr_hits::total          900                       # number of ReadReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::cpu23.data          143                       # number of WriteReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu23.dcache.demand_mshr_hits::cpu23.data         1043                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.demand_mshr_hits::total         1043                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.overall_mshr_hits::cpu23.data         1043                       # number of overall MSHR hits
system.cpu23.dcache.overall_mshr_hits::total         1043                       # number of overall MSHR hits
system.cpu23.dcache.ReadReq_mshr_misses::cpu23.data          770                       # number of ReadReq MSHR misses
system.cpu23.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::cpu23.data          136                       # number of WriteReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::cpu23.data            1                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::cpu23.data            5                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::cpu23.data            3                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.demand_mshr_misses::cpu23.data          906                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.overall_mshr_misses::cpu23.data          907                       # number of overall MSHR misses
system.cpu23.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu23.dcache.ReadReq_mshr_miss_latency::cpu23.data     21157001                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_latency::total     21157001                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::cpu23.data      3329250                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::total      3329250                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::cpu23.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::cpu23.data        54012                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::total        54012                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::cpu23.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::cpu23.data     24486251                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::total     24486251                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::cpu23.data     24488751                       # number of overall MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::total     24488751                       # number of overall MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_rate::cpu23.data     0.021375                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_mshr_miss_rate::total     0.021375                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::cpu23.data     0.269307                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::total     0.269307                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::cpu23.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::cpu23.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::cpu23.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_mshr_miss_rate::cpu23.data     0.024803                       # mshr miss rate for demand accesses
system.cpu23.dcache.demand_mshr_miss_rate::total     0.024803                       # mshr miss rate for demand accesses
system.cpu23.dcache.overall_mshr_miss_rate::cpu23.data     0.024828                       # mshr miss rate for overall accesses
system.cpu23.dcache.overall_mshr_miss_rate::total     0.024828                       # mshr miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::cpu23.data 27476.624675                       # average ReadReq mshr miss latency
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::total 27476.624675                       # average ReadReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::cpu23.data 24479.779412                       # average WriteReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::total 24479.779412                       # average WriteReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::cpu23.data         2500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu23.data 10802.400000                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10802.400000                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::cpu23.data         2500                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::cpu23.data 27026.767108                       # average overall mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::total 27026.767108                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::cpu23.data 26999.725469                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::total 26999.725469                       # average overall mshr miss latency
system.cpu23.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.icache.tags.replacements               0                       # number of replacements
system.cpu23.icache.tags.tagsinuse          11.118920                       # Cycle average of tags in use
system.cpu23.icache.tags.total_refs             18821                       # Total number of references to valid blocks.
system.cpu23.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu23.icache.tags.avg_refs          342.200000                       # Average number of references to valid blocks.
system.cpu23.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu23.icache.tags.occ_blocks::cpu23.inst    11.118920                       # Average occupied blocks per requestor
system.cpu23.icache.tags.occ_percent::cpu23.inst     0.021717                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_percent::total     0.021717                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu23.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu23.icache.tags.tag_accesses           37829                       # Number of tag accesses
system.cpu23.icache.tags.data_accesses          37829                       # Number of data accesses
system.cpu23.icache.ReadReq_hits::cpu23.inst        18821                       # number of ReadReq hits
system.cpu23.icache.ReadReq_hits::total         18821                       # number of ReadReq hits
system.cpu23.icache.demand_hits::cpu23.inst        18821                       # number of demand (read+write) hits
system.cpu23.icache.demand_hits::total          18821                       # number of demand (read+write) hits
system.cpu23.icache.overall_hits::cpu23.inst        18821                       # number of overall hits
system.cpu23.icache.overall_hits::total         18821                       # number of overall hits
system.cpu23.icache.ReadReq_misses::cpu23.inst           66                       # number of ReadReq misses
system.cpu23.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu23.icache.demand_misses::cpu23.inst           66                       # number of demand (read+write) misses
system.cpu23.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu23.icache.overall_misses::cpu23.inst           66                       # number of overall misses
system.cpu23.icache.overall_misses::total           66                       # number of overall misses
system.cpu23.icache.ReadReq_miss_latency::cpu23.inst      2561747                       # number of ReadReq miss cycles
system.cpu23.icache.ReadReq_miss_latency::total      2561747                       # number of ReadReq miss cycles
system.cpu23.icache.demand_miss_latency::cpu23.inst      2561747                       # number of demand (read+write) miss cycles
system.cpu23.icache.demand_miss_latency::total      2561747                       # number of demand (read+write) miss cycles
system.cpu23.icache.overall_miss_latency::cpu23.inst      2561747                       # number of overall miss cycles
system.cpu23.icache.overall_miss_latency::total      2561747                       # number of overall miss cycles
system.cpu23.icache.ReadReq_accesses::cpu23.inst        18887                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_accesses::total        18887                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.demand_accesses::cpu23.inst        18887                       # number of demand (read+write) accesses
system.cpu23.icache.demand_accesses::total        18887                       # number of demand (read+write) accesses
system.cpu23.icache.overall_accesses::cpu23.inst        18887                       # number of overall (read+write) accesses
system.cpu23.icache.overall_accesses::total        18887                       # number of overall (read+write) accesses
system.cpu23.icache.ReadReq_miss_rate::cpu23.inst     0.003494                       # miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_miss_rate::total     0.003494                       # miss rate for ReadReq accesses
system.cpu23.icache.demand_miss_rate::cpu23.inst     0.003494                       # miss rate for demand accesses
system.cpu23.icache.demand_miss_rate::total     0.003494                       # miss rate for demand accesses
system.cpu23.icache.overall_miss_rate::cpu23.inst     0.003494                       # miss rate for overall accesses
system.cpu23.icache.overall_miss_rate::total     0.003494                       # miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_miss_latency::cpu23.inst 38814.348485                       # average ReadReq miss latency
system.cpu23.icache.ReadReq_avg_miss_latency::total 38814.348485                       # average ReadReq miss latency
system.cpu23.icache.demand_avg_miss_latency::cpu23.inst 38814.348485                       # average overall miss latency
system.cpu23.icache.demand_avg_miss_latency::total 38814.348485                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::cpu23.inst 38814.348485                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::total 38814.348485                       # average overall miss latency
system.cpu23.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu23.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu23.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.icache.fast_writes                     0                       # number of fast writes performed
system.cpu23.icache.cache_copies                    0                       # number of cache copies performed
system.cpu23.icache.ReadReq_mshr_hits::cpu23.inst           11                       # number of ReadReq MSHR hits
system.cpu23.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu23.icache.demand_mshr_hits::cpu23.inst           11                       # number of demand (read+write) MSHR hits
system.cpu23.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu23.icache.overall_mshr_hits::cpu23.inst           11                       # number of overall MSHR hits
system.cpu23.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu23.icache.ReadReq_mshr_misses::cpu23.inst           55                       # number of ReadReq MSHR misses
system.cpu23.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu23.icache.demand_mshr_misses::cpu23.inst           55                       # number of demand (read+write) MSHR misses
system.cpu23.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu23.icache.overall_mshr_misses::cpu23.inst           55                       # number of overall MSHR misses
system.cpu23.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu23.icache.ReadReq_mshr_miss_latency::cpu23.inst      2035004                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_latency::total      2035004                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::cpu23.inst      2035004                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::total      2035004                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::cpu23.inst      2035004                       # number of overall MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::total      2035004                       # number of overall MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_rate::cpu23.inst     0.002912                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_mshr_miss_rate::total     0.002912                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.demand_mshr_miss_rate::cpu23.inst     0.002912                       # mshr miss rate for demand accesses
system.cpu23.icache.demand_mshr_miss_rate::total     0.002912                       # mshr miss rate for demand accesses
system.cpu23.icache.overall_mshr_miss_rate::cpu23.inst     0.002912                       # mshr miss rate for overall accesses
system.cpu23.icache.overall_mshr_miss_rate::total     0.002912                       # mshr miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::cpu23.inst 37000.072727                       # average ReadReq mshr miss latency
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::total 37000.072727                       # average ReadReq mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::cpu23.inst 37000.072727                       # average overall mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::total 37000.072727                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::cpu23.inst 37000.072727                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::total 37000.072727                       # average overall mshr miss latency
system.cpu23.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.branchPred.lookups                 13992                       # Number of BP lookups
system.cpu24.branchPred.condPredicted           13762                       # Number of conditional branches predicted
system.cpu24.branchPred.condIncorrect             251                       # Number of conditional branches incorrect
system.cpu24.branchPred.BTBLookups              12481                       # Number of BTB lookups
system.cpu24.branchPred.BTBHits                 11431                       # Number of BTB hits
system.cpu24.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu24.branchPred.BTBHitPct           91.587213                       # BTB Hit Percentage
system.cpu24.branchPred.usedRAS                    71                       # Number of times the RAS was used to get a target.
system.cpu24.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu24.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.inst_hits                          0                       # ITB inst hits
system.cpu24.dtb.inst_misses                        0                       # ITB inst misses
system.cpu24.dtb.read_hits                          0                       # DTB read hits
system.cpu24.dtb.read_misses                        0                       # DTB read misses
system.cpu24.dtb.write_hits                         0                       # DTB write hits
system.cpu24.dtb.write_misses                       0                       # DTB write misses
system.cpu24.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.read_accesses                      0                       # DTB read accesses
system.cpu24.dtb.write_accesses                     0                       # DTB write accesses
system.cpu24.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.dtb.hits                               0                       # DTB hits
system.cpu24.dtb.misses                             0                       # DTB misses
system.cpu24.dtb.accesses                           0                       # DTB accesses
system.cpu24.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.itb.walker.walks                       0                       # Table walker walks requested
system.cpu24.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.inst_hits                          0                       # ITB inst hits
system.cpu24.itb.inst_misses                        0                       # ITB inst misses
system.cpu24.itb.read_hits                          0                       # DTB read hits
system.cpu24.itb.read_misses                        0                       # DTB read misses
system.cpu24.itb.write_hits                         0                       # DTB write hits
system.cpu24.itb.write_misses                       0                       # DTB write misses
system.cpu24.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.read_accesses                      0                       # DTB read accesses
system.cpu24.itb.write_accesses                     0                       # DTB write accesses
system.cpu24.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.itb.hits                               0                       # DTB hits
system.cpu24.itb.misses                             0                       # DTB misses
system.cpu24.itb.accesses                           0                       # DTB accesses
system.cpu24.numCycles                          85235                       # number of cpu cycles simulated
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.fetch.icacheStallCycles            19693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu24.fetch.Insts                       159040                       # Number of instructions fetch has processed
system.cpu24.fetch.Branches                     13992                       # Number of branches that fetch encountered
system.cpu24.fetch.predictedBranches            11502                       # Number of branches that fetch has predicted taken
system.cpu24.fetch.Cycles                       63149                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu24.fetch.SquashCycles                   521                       # Number of cycles fetch has spent squashing
system.cpu24.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu24.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu24.fetch.CacheLines                   18820                       # Number of cache lines fetched
system.cpu24.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu24.fetch.rateDist::samples            83110                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::mean            1.925569                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::stdev           3.020096                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::0                  54756     65.88%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::1                   2508      3.02%     68.90% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::2                   1706      2.05%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::3                   2723      3.28%     74.23% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::4                   2245      2.70%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::5                   1752      2.11%     79.04% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::6                   2539      3.05%     82.09% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::7                   6077      7.31%     89.41% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::8                   8804     10.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::total              83110                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.branchRate                0.164158                       # Number of branch fetches per cycle
system.cpu24.fetch.rate                      1.865900                       # Number of inst fetches per cycle
system.cpu24.decode.IdleCycles                   7768                       # Number of cycles decode is idle
system.cpu24.decode.BlockedCycles               55503                       # Number of cycles decode is blocked
system.cpu24.decode.RunCycles                    2466                       # Number of cycles decode is running
system.cpu24.decode.UnblockCycles               17142                       # Number of cycles decode is unblocking
system.cpu24.decode.SquashCycles                  231                       # Number of cycles decode is squashing
system.cpu24.decode.BranchResolved                109                       # Number of times decode resolved a branch
system.cpu24.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu24.decode.DecodedInsts               154156                       # Number of instructions handled by decode
system.cpu24.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu24.rename.SquashCycles                  231                       # Number of cycles rename is squashing
system.cpu24.rename.IdleCycles                  13035                       # Number of cycles rename is idle
system.cpu24.rename.BlockCycles                 10002                       # Number of cycles rename is blocking
system.cpu24.rename.serializeStallCycles         1330                       # count of cycles rename stalled for serializing inst
system.cpu24.rename.RunCycles                   14111                       # Number of cycles rename is running
system.cpu24.rename.UnblockCycles               44401                       # Number of cycles rename is unblocking
system.cpu24.rename.RenamedInsts               153275                       # Number of instructions processed by rename
system.cpu24.rename.ROBFullEvents                  37                       # Number of times rename has blocked due to ROB full
system.cpu24.rename.IQFullEvents                42109                       # Number of times rename has blocked due to IQ full
system.cpu24.rename.LQFullEvents                  577                       # Number of times rename has blocked due to LQ full
system.cpu24.rename.RenamedOperands            211197                       # Number of destination operands rename has renamed
system.cpu24.rename.RenameLookups              754757                       # Number of register rename lookups that rename has made
system.cpu24.rename.int_rename_lookups         248642                       # Number of integer rename lookups
system.cpu24.rename.CommittedMaps              197032                       # Number of HB maps that are committed
system.cpu24.rename.UndoneMaps                  14164                       # Number of HB maps that are undone due to squashing
system.cpu24.rename.serializingInsts               27                       # count of serializing insts renamed
system.cpu24.rename.tempSerializingInsts           27                       # count of temporary serializing insts renamed
system.cpu24.rename.skidInsts                   82749                       # count of insts added to the skid buffer
system.cpu24.memDep0.insertedLoads              38268                       # Number of loads inserted to the mem dependence unit.
system.cpu24.memDep0.insertedStores              1004                       # Number of stores inserted to the mem dependence unit.
system.cpu24.memDep0.conflictingLoads             381                       # Number of conflicting loads.
system.cpu24.memDep0.conflictingStores             40                       # Number of conflicting stores.
system.cpu24.iq.iqInstsAdded                   152037                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu24.iq.iqNonSpecInstsAdded                41                       # Number of non-speculative instructions added to the IQ
system.cpu24.iq.iqInstsIssued                  149543                       # Number of instructions issued
system.cpu24.iq.iqSquashedInstsIssued             883                       # Number of squashed instructions issued
system.cpu24.iq.iqSquashedInstsExamined         10259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu24.iq.iqSquashedOperandsExamined        47228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu24.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu24.iq.issued_per_cycle::samples        83110                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::mean       1.799338                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::stdev      0.584471                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::0              7530      9.06%      9.06% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::1              1617      1.95%     11.01% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::2             73963     88.99%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::total         83110                       # Number of insts issued each cycle
system.cpu24.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu24.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IntAlu               81767     54.68%     54.68% # Type of FU issued
system.cpu24.iq.FU_type_0::IntMult              24580     16.44%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::IntDiv                   0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatAdd                 0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCmp                 0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCvt                 0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMult                0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatDiv                 0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatSqrt                0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAdd                  0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAddAcc               0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAlu                  0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCmp                  0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCvt                  0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMisc                 0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMult                 0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMultAcc              0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShift                0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSqrt                 0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMult            0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.11% # Type of FU issued
system.cpu24.iq.FU_type_0::MemRead              42643     28.52%     99.63% # Type of FU issued
system.cpu24.iq.FU_type_0::MemWrite               553      0.37%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::total               149543                       # Type of FU issued
system.cpu24.iq.rate                         1.754479                       # Inst issue rate
system.cpu24.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu24.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu24.iq.int_inst_queue_reads           383077                       # Number of integer instruction queue reads
system.cpu24.iq.int_inst_queue_writes          162346                       # Number of integer instruction queue writes
system.cpu24.iq.int_inst_queue_wakeup_accesses       142499                       # Number of integer instruction queue wakeup accesses
system.cpu24.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu24.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu24.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu24.iq.int_alu_accesses               149543                       # Number of integer alu accesses
system.cpu24.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu24.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu24.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu24.iew.lsq.thread0.squashedLoads         2764                       # Number of loads squashed
system.cpu24.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu24.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu24.iew.lsq.thread0.squashedStores          487                       # Number of stores squashed
system.cpu24.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu24.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu24.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu24.iew.lsq.thread0.cacheBlocked         6656                       # Number of times an access to memory failed due to the cache being blocked
system.cpu24.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu24.iew.iewSquashCycles                  231                       # Number of cycles IEW is squashing
system.cpu24.iew.iewBlockCycles                  2983                       # Number of cycles IEW is blocking
system.cpu24.iew.iewUnblockCycles                1108                       # Number of cycles IEW is unblocking
system.cpu24.iew.iewDispatchedInsts            152081                       # Number of instructions dispatched to IQ
system.cpu24.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu24.iew.iewDispLoadInsts               38268                       # Number of dispatched load instructions
system.cpu24.iew.iewDispStoreInsts               1004                       # Number of dispatched store instructions
system.cpu24.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu24.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu24.iew.iewLSQFullEvents                 949                       # Number of times the LSQ has become full, causing a stall
system.cpu24.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu24.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu24.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu24.iew.branchMispredicts                232                       # Number of branch mispredicts detected at execute
system.cpu24.iew.iewExecutedInsts              149368                       # Number of executed instructions
system.cpu24.iew.iewExecLoadInsts               42494                       # Number of load instructions executed
system.cpu24.iew.iewExecSquashedInsts             173                       # Number of squashed instructions skipped in execute
system.cpu24.iew.exec_swp                           0                       # number of swp insts executed
system.cpu24.iew.exec_nop                           3                       # number of nop insts executed
system.cpu24.iew.exec_refs                      43036                       # number of memory reference insts executed
system.cpu24.iew.exec_branches                  12622                       # Number of branches executed
system.cpu24.iew.exec_stores                      542                       # Number of stores executed
system.cpu24.iew.exec_rate                   1.752426                       # Inst execution rate
system.cpu24.iew.wb_sent                       142527                       # cumulative count of insts sent to commit
system.cpu24.iew.wb_count                      142499                       # cumulative count of insts written-back
system.cpu24.iew.wb_producers                  127764                       # num instructions producing a value
system.cpu24.iew.wb_consumers                  214283                       # num instructions consuming a value
system.cpu24.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu24.iew.wb_rate                     1.671837                       # insts written-back per cycle
system.cpu24.iew.wb_fanout                   0.596240                       # average fanout of values written-back
system.cpu24.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu24.commit.commitSquashedInsts         10198                       # The number of squashed insts skipped by commit
system.cpu24.commit.commitNonSpecStalls            28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu24.commit.branchMispredicts             222                       # The number of times a branch was mispredicted
system.cpu24.commit.committed_per_cycle::samples        81688                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::mean     1.736106                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::stdev     2.327865                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::0        28550     34.95%     34.95% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::1        24389     29.86%     64.81% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::2        12889     15.78%     80.58% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::3         5491      6.72%     87.31% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::4          321      0.39%     87.70% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::5         2088      2.56%     90.26% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::6           53      0.06%     90.32% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::7          119      0.15%     90.47% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::8         7788      9.53%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::total        81688                       # Number of insts commited each cycle
system.cpu24.commit.committedInsts             141540                       # Number of instructions committed
system.cpu24.commit.committedOps               141819                       # Number of ops (including micro ops) committed
system.cpu24.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu24.commit.refs                        36021                       # Number of memory references committed
system.cpu24.commit.loads                       35504                       # Number of loads committed
system.cpu24.commit.membars                        12                       # Number of memory barriers committed
system.cpu24.commit.branches                    12568                       # Number of branches committed
system.cpu24.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu24.commit.int_insts                  129279                       # Number of committed integer instructions.
system.cpu24.commit.function_calls                 20                       # Number of function calls committed.
system.cpu24.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IntAlu          81219     57.27%     57.27% # Class of committed instruction
system.cpu24.commit.op_class_0::IntMult         24579     17.33%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::IntDiv              0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatAdd            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMult            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatDiv            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAdd             0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAlu             0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCmp             0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCvt             0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMisc            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMult            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShift            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSqrt            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.cpu24.commit.op_class_0::MemRead         35504     25.03%     99.64% # Class of committed instruction
system.cpu24.commit.op_class_0::MemWrite          517      0.36%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::total          141819                       # Class of committed instruction
system.cpu24.commit.bw_lim_events                7788                       # number cycles where commit BW limit reached
system.cpu24.rob.rob_reads                     225891                       # The number of ROB reads
system.cpu24.rob.rob_writes                    305521                       # The number of ROB writes
system.cpu24.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu24.idleCycles                          2125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu24.quiesceCycles                     256299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu24.committedInsts                    141540                       # Number of Instructions Simulated
system.cpu24.committedOps                      141819                       # Number of Ops (including micro ops) Simulated
system.cpu24.cpi                             0.602197                       # CPI: Cycles Per Instruction
system.cpu24.cpi_total                       0.602197                       # CPI: Total CPI of All Threads
system.cpu24.ipc                             1.660585                       # IPC: Instructions Per Cycle
system.cpu24.ipc_total                       1.660585                       # IPC: Total IPC of All Threads
system.cpu24.int_regfile_reads                 239878                       # number of integer regfile reads
system.cpu24.int_regfile_writes                123015                       # number of integer regfile writes
system.cpu24.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu24.cc_regfile_reads                  555072                       # number of cc regfile reads
system.cpu24.cc_regfile_writes                  74899                       # number of cc regfile writes
system.cpu24.misc_regfile_reads                 43591                       # number of misc regfile reads
system.cpu24.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu24.dcache.tags.replacements             341                       # number of replacements
system.cpu24.dcache.tags.tagsinuse         100.947983                       # Cycle average of tags in use
system.cpu24.dcache.tags.total_refs             34454                       # Total number of references to valid blocks.
system.cpu24.dcache.tags.sampled_refs             896                       # Sample count of references to valid blocks.
system.cpu24.dcache.tags.avg_refs           38.453125                       # Average number of references to valid blocks.
system.cpu24.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu24.dcache.tags.occ_blocks::cpu24.data   100.947983                       # Average occupied blocks per requestor
system.cpu24.dcache.tags.occ_percent::cpu24.data     0.098582                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_percent::total     0.098582                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu24.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu24.dcache.tags.tag_accesses           73564                       # Number of tag accesses
system.cpu24.dcache.tags.data_accesses          73564                       # Number of data accesses
system.cpu24.dcache.ReadReq_hits::cpu24.data        34225                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_hits::total         34225                       # number of ReadReq hits
system.cpu24.dcache.WriteReq_hits::cpu24.data          222                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_hits::total          222                       # number of WriteReq hits
system.cpu24.dcache.SoftPFReq_hits::cpu24.data            2                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu24.dcache.demand_hits::cpu24.data        34447                       # number of demand (read+write) hits
system.cpu24.dcache.demand_hits::total          34447                       # number of demand (read+write) hits
system.cpu24.dcache.overall_hits::cpu24.data        34449                       # number of overall hits
system.cpu24.dcache.overall_hits::total         34449                       # number of overall hits
system.cpu24.dcache.ReadReq_misses::cpu24.data         1573                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu24.dcache.WriteReq_misses::cpu24.data          278                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu24.dcache.SoftPFReq_misses::cpu24.data            1                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu24.dcache.LoadLockedReq_misses::cpu24.data           15                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu24.dcache.StoreCondReq_misses::cpu24.data            6                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu24.dcache.demand_misses::cpu24.data         1851                       # number of demand (read+write) misses
system.cpu24.dcache.demand_misses::total         1851                       # number of demand (read+write) misses
system.cpu24.dcache.overall_misses::cpu24.data         1852                       # number of overall misses
system.cpu24.dcache.overall_misses::total         1852                       # number of overall misses
system.cpu24.dcache.ReadReq_miss_latency::cpu24.data     42781990                       # number of ReadReq miss cycles
system.cpu24.dcache.ReadReq_miss_latency::total     42781990                       # number of ReadReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::cpu24.data      8928746                       # number of WriteReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::total      8928746                       # number of WriteReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::cpu24.data       200943                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::total       200943                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::cpu24.data        12000                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::cpu24.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.demand_miss_latency::cpu24.data     51710736                       # number of demand (read+write) miss cycles
system.cpu24.dcache.demand_miss_latency::total     51710736                       # number of demand (read+write) miss cycles
system.cpu24.dcache.overall_miss_latency::cpu24.data     51710736                       # number of overall miss cycles
system.cpu24.dcache.overall_miss_latency::total     51710736                       # number of overall miss cycles
system.cpu24.dcache.ReadReq_accesses::cpu24.data        35798                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_accesses::total        35798                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::cpu24.data          500                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::total          500                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::cpu24.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::cpu24.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::cpu24.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.demand_accesses::cpu24.data        36298                       # number of demand (read+write) accesses
system.cpu24.dcache.demand_accesses::total        36298                       # number of demand (read+write) accesses
system.cpu24.dcache.overall_accesses::cpu24.data        36301                       # number of overall (read+write) accesses
system.cpu24.dcache.overall_accesses::total        36301                       # number of overall (read+write) accesses
system.cpu24.dcache.ReadReq_miss_rate::cpu24.data     0.043941                       # miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_miss_rate::total     0.043941                       # miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_miss_rate::cpu24.data     0.556000                       # miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_miss_rate::total     0.556000                       # miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::cpu24.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::cpu24.data            1                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::cpu24.data            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_miss_rate::cpu24.data     0.050995                       # miss rate for demand accesses
system.cpu24.dcache.demand_miss_rate::total     0.050995                       # miss rate for demand accesses
system.cpu24.dcache.overall_miss_rate::cpu24.data     0.051018                       # miss rate for overall accesses
system.cpu24.dcache.overall_miss_rate::total     0.051018                       # miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_miss_latency::cpu24.data 27197.705022                       # average ReadReq miss latency
system.cpu24.dcache.ReadReq_avg_miss_latency::total 27197.705022                       # average ReadReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::cpu24.data 32117.791367                       # average WriteReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::total 32117.791367                       # average WriteReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::cpu24.data 13396.200000                       # average LoadLockedReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::total 13396.200000                       # average LoadLockedReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::cpu24.data         2000                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::cpu24.data          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.demand_avg_miss_latency::cpu24.data 27936.648298                       # average overall miss latency
system.cpu24.dcache.demand_avg_miss_latency::total 27936.648298                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::cpu24.data 27921.563715                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::total 27921.563715                       # average overall miss latency
system.cpu24.dcache.blocked_cycles::no_mshrs         8390                       # number of cycles access was blocked
system.cpu24.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_mshrs             491                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_mshrs    17.087576                       # average number of cycles each access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu24.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu24.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu24.dcache.writebacks::writebacks          127                       # number of writebacks
system.cpu24.dcache.writebacks::total             127                       # number of writebacks
system.cpu24.dcache.ReadReq_mshr_hits::cpu24.data          806                       # number of ReadReq MSHR hits
system.cpu24.dcache.ReadReq_mshr_hits::total          806                       # number of ReadReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::cpu24.data          143                       # number of WriteReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu24.dcache.demand_mshr_hits::cpu24.data          949                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.demand_mshr_hits::total          949                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.overall_mshr_hits::cpu24.data          949                       # number of overall MSHR hits
system.cpu24.dcache.overall_mshr_hits::total          949                       # number of overall MSHR hits
system.cpu24.dcache.ReadReq_mshr_misses::cpu24.data          767                       # number of ReadReq MSHR misses
system.cpu24.dcache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::cpu24.data          135                       # number of WriteReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::cpu24.data            1                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::cpu24.data           15                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::cpu24.data            6                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.demand_mshr_misses::cpu24.data          902                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.demand_mshr_misses::total          902                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.overall_mshr_misses::cpu24.data          903                       # number of overall MSHR misses
system.cpu24.dcache.overall_mshr_misses::total          903                       # number of overall MSHR misses
system.cpu24.dcache.ReadReq_mshr_miss_latency::cpu24.data     21439508                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_latency::total     21439508                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::cpu24.data      3247252                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::total      3247252                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::cpu24.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::cpu24.data       169557                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::total       169557                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::cpu24.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::cpu24.data        67500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::total        67500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::cpu24.data     24686760                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::total     24686760                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::cpu24.data     24689260                       # number of overall MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::total     24689260                       # number of overall MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_rate::cpu24.data     0.021426                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_mshr_miss_rate::total     0.021426                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::cpu24.data     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::total     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::cpu24.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::cpu24.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::cpu24.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_mshr_miss_rate::cpu24.data     0.024850                       # mshr miss rate for demand accesses
system.cpu24.dcache.demand_mshr_miss_rate::total     0.024850                       # mshr miss rate for demand accesses
system.cpu24.dcache.overall_mshr_miss_rate::cpu24.data     0.024875                       # mshr miss rate for overall accesses
system.cpu24.dcache.overall_mshr_miss_rate::total     0.024875                       # mshr miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::cpu24.data 27952.422425                       # average ReadReq mshr miss latency
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::total 27952.422425                       # average ReadReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::cpu24.data 24053.718519                       # average WriteReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::total 24053.718519                       # average WriteReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::cpu24.data         2500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu24.data 11303.800000                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11303.800000                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::cpu24.data         1250                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu24.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::cpu24.data 27368.913525                       # average overall mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::total 27368.913525                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::cpu24.data 27341.373200                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::total 27341.373200                       # average overall mshr miss latency
system.cpu24.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.icache.tags.replacements               0                       # number of replacements
system.cpu24.icache.tags.tagsinuse          11.058201                       # Cycle average of tags in use
system.cpu24.icache.tags.total_refs             18755                       # Total number of references to valid blocks.
system.cpu24.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu24.icache.tags.avg_refs          353.867925                       # Average number of references to valid blocks.
system.cpu24.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu24.icache.tags.occ_blocks::cpu24.inst    11.058201                       # Average occupied blocks per requestor
system.cpu24.icache.tags.occ_percent::cpu24.inst     0.021598                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_percent::total     0.021598                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu24.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu24.icache.tags.tag_accesses           37693                       # Number of tag accesses
system.cpu24.icache.tags.data_accesses          37693                       # Number of data accesses
system.cpu24.icache.ReadReq_hits::cpu24.inst        18755                       # number of ReadReq hits
system.cpu24.icache.ReadReq_hits::total         18755                       # number of ReadReq hits
system.cpu24.icache.demand_hits::cpu24.inst        18755                       # number of demand (read+write) hits
system.cpu24.icache.demand_hits::total          18755                       # number of demand (read+write) hits
system.cpu24.icache.overall_hits::cpu24.inst        18755                       # number of overall hits
system.cpu24.icache.overall_hits::total         18755                       # number of overall hits
system.cpu24.icache.ReadReq_misses::cpu24.inst           65                       # number of ReadReq misses
system.cpu24.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu24.icache.demand_misses::cpu24.inst           65                       # number of demand (read+write) misses
system.cpu24.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu24.icache.overall_misses::cpu24.inst           65                       # number of overall misses
system.cpu24.icache.overall_misses::total           65                       # number of overall misses
system.cpu24.icache.ReadReq_miss_latency::cpu24.inst      2459743                       # number of ReadReq miss cycles
system.cpu24.icache.ReadReq_miss_latency::total      2459743                       # number of ReadReq miss cycles
system.cpu24.icache.demand_miss_latency::cpu24.inst      2459743                       # number of demand (read+write) miss cycles
system.cpu24.icache.demand_miss_latency::total      2459743                       # number of demand (read+write) miss cycles
system.cpu24.icache.overall_miss_latency::cpu24.inst      2459743                       # number of overall miss cycles
system.cpu24.icache.overall_miss_latency::total      2459743                       # number of overall miss cycles
system.cpu24.icache.ReadReq_accesses::cpu24.inst        18820                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_accesses::total        18820                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.demand_accesses::cpu24.inst        18820                       # number of demand (read+write) accesses
system.cpu24.icache.demand_accesses::total        18820                       # number of demand (read+write) accesses
system.cpu24.icache.overall_accesses::cpu24.inst        18820                       # number of overall (read+write) accesses
system.cpu24.icache.overall_accesses::total        18820                       # number of overall (read+write) accesses
system.cpu24.icache.ReadReq_miss_rate::cpu24.inst     0.003454                       # miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_miss_rate::total     0.003454                       # miss rate for ReadReq accesses
system.cpu24.icache.demand_miss_rate::cpu24.inst     0.003454                       # miss rate for demand accesses
system.cpu24.icache.demand_miss_rate::total     0.003454                       # miss rate for demand accesses
system.cpu24.icache.overall_miss_rate::cpu24.inst     0.003454                       # miss rate for overall accesses
system.cpu24.icache.overall_miss_rate::total     0.003454                       # miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_miss_latency::cpu24.inst 37842.200000                       # average ReadReq miss latency
system.cpu24.icache.ReadReq_avg_miss_latency::total 37842.200000                       # average ReadReq miss latency
system.cpu24.icache.demand_avg_miss_latency::cpu24.inst 37842.200000                       # average overall miss latency
system.cpu24.icache.demand_avg_miss_latency::total 37842.200000                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::cpu24.inst 37842.200000                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::total 37842.200000                       # average overall miss latency
system.cpu24.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu24.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu24.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.icache.fast_writes                     0                       # number of fast writes performed
system.cpu24.icache.cache_copies                    0                       # number of cache copies performed
system.cpu24.icache.ReadReq_mshr_hits::cpu24.inst           12                       # number of ReadReq MSHR hits
system.cpu24.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu24.icache.demand_mshr_hits::cpu24.inst           12                       # number of demand (read+write) MSHR hits
system.cpu24.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu24.icache.overall_mshr_hits::cpu24.inst           12                       # number of overall MSHR hits
system.cpu24.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu24.icache.ReadReq_mshr_misses::cpu24.inst           53                       # number of ReadReq MSHR misses
system.cpu24.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu24.icache.demand_mshr_misses::cpu24.inst           53                       # number of demand (read+write) MSHR misses
system.cpu24.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu24.icache.overall_mshr_misses::cpu24.inst           53                       # number of overall MSHR misses
system.cpu24.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu24.icache.ReadReq_mshr_miss_latency::cpu24.inst      1982257                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_latency::total      1982257                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::cpu24.inst      1982257                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::total      1982257                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::cpu24.inst      1982257                       # number of overall MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::total      1982257                       # number of overall MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_rate::cpu24.inst     0.002816                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_mshr_miss_rate::total     0.002816                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.demand_mshr_miss_rate::cpu24.inst     0.002816                       # mshr miss rate for demand accesses
system.cpu24.icache.demand_mshr_miss_rate::total     0.002816                       # mshr miss rate for demand accesses
system.cpu24.icache.overall_mshr_miss_rate::cpu24.inst     0.002816                       # mshr miss rate for overall accesses
system.cpu24.icache.overall_mshr_miss_rate::total     0.002816                       # mshr miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::cpu24.inst 37401.075472                       # average ReadReq mshr miss latency
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::total 37401.075472                       # average ReadReq mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::cpu24.inst 37401.075472                       # average overall mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::total 37401.075472                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::cpu24.inst 37401.075472                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::total 37401.075472                       # average overall mshr miss latency
system.cpu24.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.branchPred.lookups                 13839                       # Number of BP lookups
system.cpu25.branchPred.condPredicted           13592                       # Number of conditional branches predicted
system.cpu25.branchPred.condIncorrect             255                       # Number of conditional branches incorrect
system.cpu25.branchPred.BTBLookups              12254                       # Number of BTB lookups
system.cpu25.branchPred.BTBHits                 11335                       # Number of BTB hits
system.cpu25.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu25.branchPred.BTBHitPct           92.500408                       # BTB Hit Percentage
system.cpu25.branchPred.usedRAS                    73                       # Number of times the RAS was used to get a target.
system.cpu25.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu25.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.inst_hits                          0                       # ITB inst hits
system.cpu25.dtb.inst_misses                        0                       # ITB inst misses
system.cpu25.dtb.read_hits                          0                       # DTB read hits
system.cpu25.dtb.read_misses                        0                       # DTB read misses
system.cpu25.dtb.write_hits                         0                       # DTB write hits
system.cpu25.dtb.write_misses                       0                       # DTB write misses
system.cpu25.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.read_accesses                      0                       # DTB read accesses
system.cpu25.dtb.write_accesses                     0                       # DTB write accesses
system.cpu25.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.dtb.hits                               0                       # DTB hits
system.cpu25.dtb.misses                             0                       # DTB misses
system.cpu25.dtb.accesses                           0                       # DTB accesses
system.cpu25.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.itb.walker.walks                       0                       # Table walker walks requested
system.cpu25.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.inst_hits                          0                       # ITB inst hits
system.cpu25.itb.inst_misses                        0                       # ITB inst misses
system.cpu25.itb.read_hits                          0                       # DTB read hits
system.cpu25.itb.read_misses                        0                       # DTB read misses
system.cpu25.itb.write_hits                         0                       # DTB write hits
system.cpu25.itb.write_misses                       0                       # DTB write misses
system.cpu25.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.read_accesses                      0                       # DTB read accesses
system.cpu25.itb.write_accesses                     0                       # DTB write accesses
system.cpu25.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.itb.hits                               0                       # DTB hits
system.cpu25.itb.misses                             0                       # DTB misses
system.cpu25.itb.accesses                           0                       # DTB accesses
system.cpu25.numCycles                          84691                       # number of cpu cycles simulated
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.fetch.icacheStallCycles            19726                       # Number of cycles fetch is stalled on an Icache miss
system.cpu25.fetch.Insts                       158433                       # Number of instructions fetch has processed
system.cpu25.fetch.Branches                     13839                       # Number of branches that fetch encountered
system.cpu25.fetch.predictedBranches            11408                       # Number of branches that fetch has predicted taken
system.cpu25.fetch.Cycles                       62277                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu25.fetch.SquashCycles                   527                       # Number of cycles fetch has spent squashing
system.cpu25.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu25.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu25.fetch.CacheLines                   18815                       # Number of cache lines fetched
system.cpu25.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu25.fetch.rateDist::samples            82274                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::mean            1.938267                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::stdev           3.032617                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::0                  54188     65.86%     65.86% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::1                   2410      2.93%     68.79% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::2                   1655      2.01%     70.80% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::3                   2665      3.24%     74.04% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::4                   2270      2.76%     76.80% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::5                   1649      2.00%     78.81% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::6                   2608      3.17%     81.98% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::7                   5851      7.11%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::8                   8978     10.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::total              82274                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.branchRate                0.163406                       # Number of branch fetches per cycle
system.cpu25.fetch.rate                      1.870718                       # Number of inst fetches per cycle
system.cpu25.decode.IdleCycles                   7764                       # Number of cycles decode is idle
system.cpu25.decode.BlockedCycles               54727                       # Number of cycles decode is blocked
system.cpu25.decode.RunCycles                    2461                       # Number of cycles decode is running
system.cpu25.decode.UnblockCycles               17088                       # Number of cycles decode is unblocking
system.cpu25.decode.SquashCycles                  234                       # Number of cycles decode is squashing
system.cpu25.decode.BranchResolved                109                       # Number of times decode resolved a branch
system.cpu25.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu25.decode.DecodedInsts               153651                       # Number of instructions handled by decode
system.cpu25.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu25.rename.SquashCycles                  234                       # Number of cycles rename is squashing
system.cpu25.rename.IdleCycles                  13080                       # Number of cycles rename is idle
system.cpu25.rename.BlockCycles                  9597                       # Number of cycles rename is blocking
system.cpu25.rename.serializeStallCycles         1065                       # count of cycles rename stalled for serializing inst
system.cpu25.rename.RunCycles                   14009                       # Number of cycles rename is running
system.cpu25.rename.UnblockCycles               44289                       # Number of cycles rename is unblocking
system.cpu25.rename.RenamedInsts               152546                       # Number of instructions processed by rename
system.cpu25.rename.ROBFullEvents                  47                       # Number of times rename has blocked due to ROB full
system.cpu25.rename.IQFullEvents                41985                       # Number of times rename has blocked due to IQ full
system.cpu25.rename.LQFullEvents                  672                       # Number of times rename has blocked due to LQ full
system.cpu25.rename.RenamedOperands            209961                       # Number of destination operands rename has renamed
system.cpu25.rename.RenameLookups              751223                       # Number of register rename lookups that rename has made
system.cpu25.rename.int_rename_lookups         247668                       # Number of integer rename lookups
system.cpu25.rename.CommittedMaps              195952                       # Number of HB maps that are committed
system.cpu25.rename.UndoneMaps                  14008                       # Number of HB maps that are undone due to squashing
system.cpu25.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu25.rename.tempSerializingInsts           24                       # count of temporary serializing insts renamed
system.cpu25.rename.skidInsts                   83269                       # count of insts added to the skid buffer
system.cpu25.memDep0.insertedLoads              38148                       # Number of loads inserted to the mem dependence unit.
system.cpu25.memDep0.insertedStores               990                       # Number of stores inserted to the mem dependence unit.
system.cpu25.memDep0.conflictingLoads             360                       # Number of conflicting loads.
system.cpu25.memDep0.conflictingStores             25                       # Number of conflicting stores.
system.cpu25.iq.iqInstsAdded                   151371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu25.iq.iqNonSpecInstsAdded                39                       # Number of non-speculative instructions added to the IQ
system.cpu25.iq.iqInstsIssued                  148691                       # Number of instructions issued
system.cpu25.iq.iqSquashedInstsIssued             880                       # Number of squashed instructions issued
system.cpu25.iq.iqSquashedInstsExamined         10176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu25.iq.iqSquashedOperandsExamined        46551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu25.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu25.iq.issued_per_cycle::samples        82274                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::mean       1.807266                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::stdev      0.574019                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::0              7154      8.70%      8.70% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::1              1549      1.88%     10.58% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::2             73571     89.42%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::total         82274                       # Number of insts issued each cycle
system.cpu25.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu25.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IntAlu               81309     54.68%     54.68% # Type of FU issued
system.cpu25.iq.FU_type_0::IntMult              24580     16.53%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::IntDiv                   0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatAdd                 0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCmp                 0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCvt                 0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMult                0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatDiv                 0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatSqrt                0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAdd                  0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAddAcc               0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAlu                  0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCmp                  0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCvt                  0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMisc                 0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMult                 0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMultAcc              0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShift                0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSqrt                 0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMult            0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.21% # Type of FU issued
system.cpu25.iq.FU_type_0::MemRead              42250     28.41%     99.63% # Type of FU issued
system.cpu25.iq.FU_type_0::MemWrite               552      0.37%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::total               148691                       # Type of FU issued
system.cpu25.iq.rate                         1.755688                       # Inst issue rate
system.cpu25.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu25.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu25.iq.int_inst_queue_reads           380534                       # Number of integer instruction queue reads
system.cpu25.iq.int_inst_queue_writes          161595                       # Number of integer instruction queue writes
system.cpu25.iq.int_inst_queue_wakeup_accesses       141956                       # Number of integer instruction queue wakeup accesses
system.cpu25.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu25.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu25.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu25.iq.int_alu_accesses               148691                       # Number of integer alu accesses
system.cpu25.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu25.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu25.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu25.iew.lsq.thread0.squashedLoads         2719                       # Number of loads squashed
system.cpu25.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu25.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu25.iew.lsq.thread0.squashedStores          478                       # Number of stores squashed
system.cpu25.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu25.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu25.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu25.iew.lsq.thread0.cacheBlocked         6342                       # Number of times an access to memory failed due to the cache being blocked
system.cpu25.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu25.iew.iewSquashCycles                  234                       # Number of cycles IEW is squashing
system.cpu25.iew.iewBlockCycles                  2243                       # Number of cycles IEW is blocking
system.cpu25.iew.iewUnblockCycles                1338                       # Number of cycles IEW is unblocking
system.cpu25.iew.iewDispatchedInsts            151413                       # Number of instructions dispatched to IQ
system.cpu25.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu25.iew.iewDispLoadInsts               38148                       # Number of dispatched load instructions
system.cpu25.iew.iewDispStoreInsts                990                       # Number of dispatched store instructions
system.cpu25.iew.iewDispNonSpecInsts               17                       # Number of dispatched non-speculative instructions
system.cpu25.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu25.iew.iewLSQFullEvents                1214                       # Number of times the LSQ has become full, causing a stall
system.cpu25.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu25.iew.predictedTakenIncorrect          140                       # Number of branches that were predicted taken incorrectly
system.cpu25.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu25.iew.branchMispredicts                237                       # Number of branch mispredicts detected at execute
system.cpu25.iew.iewExecutedInsts              148506                       # Number of executed instructions
system.cpu25.iew.iewExecLoadInsts               42099                       # Number of load instructions executed
system.cpu25.iew.iewExecSquashedInsts             183                       # Number of squashed instructions skipped in execute
system.cpu25.iew.exec_swp                           0                       # number of swp insts executed
system.cpu25.iew.exec_nop                           3                       # number of nop insts executed
system.cpu25.iew.exec_refs                      42641                       # number of memory reference insts executed
system.cpu25.iew.exec_branches                  12490                       # Number of branches executed
system.cpu25.iew.exec_stores                      542                       # Number of stores executed
system.cpu25.iew.exec_rate                   1.753504                       # Inst execution rate
system.cpu25.iew.wb_sent                       141983                       # cumulative count of insts sent to commit
system.cpu25.iew.wb_count                      141956                       # cumulative count of insts written-back
system.cpu25.iew.wb_producers                  127487                       # num instructions producing a value
system.cpu25.iew.wb_consumers                  213723                       # num instructions consuming a value
system.cpu25.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu25.iew.wb_rate                     1.676164                       # insts written-back per cycle
system.cpu25.iew.wb_fanout                   0.596506                       # average fanout of values written-back
system.cpu25.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu25.commit.commitSquashedInsts         10115                       # The number of squashed insts skipped by commit
system.cpu25.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu25.commit.branchMispredicts             226                       # The number of times a branch was mispredicted
system.cpu25.commit.committed_per_cycle::samples        80862                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::mean     1.746605                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::stdev     2.334882                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::0        28076     34.72%     34.72% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::1        24161     29.88%     64.60% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::2        12838     15.88%     80.48% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::3         5452      6.74%     87.22% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::4          301      0.37%     87.59% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::5         2059      2.55%     90.14% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::6           53      0.07%     90.20% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::7          152      0.19%     90.39% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::8         7770      9.61%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::total        80862                       # Number of insts commited each cycle
system.cpu25.commit.committedInsts             140955                       # Number of instructions committed
system.cpu25.commit.committedOps               141234                       # Number of ops (including micro ops) committed
system.cpu25.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu25.commit.refs                        35941                       # Number of memory references committed
system.cpu25.commit.loads                       35429                       # Number of loads committed
system.cpu25.commit.membars                        12                       # Number of memory barriers committed
system.cpu25.commit.branches                    12423                       # Number of branches committed
system.cpu25.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu25.commit.int_insts                  128839                       # Number of committed integer instructions.
system.cpu25.commit.function_calls                 20                       # Number of function calls committed.
system.cpu25.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IntAlu          80714     57.15%     57.15% # Class of committed instruction
system.cpu25.commit.op_class_0::IntMult         24579     17.40%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::IntDiv              0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAdd             0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAlu             0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCmp             0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCvt             0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.cpu25.commit.op_class_0::MemRead         35429     25.09%     99.64% # Class of committed instruction
system.cpu25.commit.op_class_0::MemWrite          512      0.36%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::total          141234                       # Class of committed instruction
system.cpu25.commit.bw_lim_events                7770                       # number cycles where commit BW limit reached
system.cpu25.rob.rob_reads                     224415                       # The number of ROB reads
system.cpu25.rob.rob_writes                    304175                       # The number of ROB writes
system.cpu25.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu25.idleCycles                          2417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu25.quiesceCycles                     256843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu25.committedInsts                    140955                       # Number of Instructions Simulated
system.cpu25.committedOps                      141234                       # Number of Ops (including micro ops) Simulated
system.cpu25.cpi                             0.600837                       # CPI: Cycles Per Instruction
system.cpu25.cpi_total                       0.600837                       # CPI: Total CPI of All Threads
system.cpu25.ipc                             1.664344                       # IPC: Instructions Per Cycle
system.cpu25.ipc_total                       1.664344                       # IPC: Total IPC of All Threads
system.cpu25.int_regfile_reads                 238732                       # number of integer regfile reads
system.cpu25.int_regfile_writes                122787                       # number of integer regfile writes
system.cpu25.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu25.cc_regfile_reads                  552240                       # number of cc regfile reads
system.cpu25.cc_regfile_writes                  74146                       # number of cc regfile writes
system.cpu25.misc_regfile_reads                 43507                       # number of misc regfile reads
system.cpu25.misc_regfile_writes                   39                       # number of misc regfile writes
system.cpu25.dcache.tags.replacements             342                       # number of replacements
system.cpu25.dcache.tags.tagsinuse         100.193540                       # Cycle average of tags in use
system.cpu25.dcache.tags.total_refs             34354                       # Total number of references to valid blocks.
system.cpu25.dcache.tags.sampled_refs             895                       # Sample count of references to valid blocks.
system.cpu25.dcache.tags.avg_refs           38.384358                       # Average number of references to valid blocks.
system.cpu25.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu25.dcache.tags.occ_blocks::cpu25.data   100.193540                       # Average occupied blocks per requestor
system.cpu25.dcache.tags.occ_percent::cpu25.data     0.097845                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_percent::total     0.097845                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_task_id_blocks::1024          553                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu25.dcache.tags.occ_task_id_percent::1024     0.540039                       # Percentage of cache occupancy per task id
system.cpu25.dcache.tags.tag_accesses           73392                       # Number of tag accesses
system.cpu25.dcache.tags.data_accesses          73392                       # Number of data accesses
system.cpu25.dcache.ReadReq_hits::cpu25.data        34125                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_hits::total         34125                       # number of ReadReq hits
system.cpu25.dcache.WriteReq_hits::cpu25.data          222                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_hits::total          222                       # number of WriteReq hits
system.cpu25.dcache.SoftPFReq_hits::cpu25.data            2                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu25.dcache.LoadLockedReq_hits::cpu25.data            1                       # number of LoadLockedReq hits
system.cpu25.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu25.dcache.demand_hits::cpu25.data        34347                       # number of demand (read+write) hits
system.cpu25.dcache.demand_hits::total          34347                       # number of demand (read+write) hits
system.cpu25.dcache.overall_hits::cpu25.data        34349                       # number of overall hits
system.cpu25.dcache.overall_hits::total         34349                       # number of overall hits
system.cpu25.dcache.ReadReq_misses::cpu25.data         1595                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_misses::total         1595                       # number of ReadReq misses
system.cpu25.dcache.WriteReq_misses::cpu25.data          278                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu25.dcache.SoftPFReq_misses::cpu25.data            1                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu25.dcache.LoadLockedReq_misses::cpu25.data           10                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu25.dcache.StoreCondReq_misses::cpu25.data            5                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu25.dcache.demand_misses::cpu25.data         1873                       # number of demand (read+write) misses
system.cpu25.dcache.demand_misses::total         1873                       # number of demand (read+write) misses
system.cpu25.dcache.overall_misses::cpu25.data         1874                       # number of overall misses
system.cpu25.dcache.overall_misses::total         1874                       # number of overall misses
system.cpu25.dcache.ReadReq_miss_latency::cpu25.data     41403998                       # number of ReadReq miss cycles
system.cpu25.dcache.ReadReq_miss_latency::total     41403998                       # number of ReadReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::cpu25.data      8703753                       # number of WriteReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::total      8703753                       # number of WriteReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::cpu25.data       117456                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::total       117456                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::cpu25.data        12000                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::cpu25.data        31500                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::total        31500                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.demand_miss_latency::cpu25.data     50107751                       # number of demand (read+write) miss cycles
system.cpu25.dcache.demand_miss_latency::total     50107751                       # number of demand (read+write) miss cycles
system.cpu25.dcache.overall_miss_latency::cpu25.data     50107751                       # number of overall miss cycles
system.cpu25.dcache.overall_miss_latency::total     50107751                       # number of overall miss cycles
system.cpu25.dcache.ReadReq_accesses::cpu25.data        35720                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_accesses::total        35720                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::cpu25.data          500                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::total          500                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::cpu25.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::cpu25.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::cpu25.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.demand_accesses::cpu25.data        36220                       # number of demand (read+write) accesses
system.cpu25.dcache.demand_accesses::total        36220                       # number of demand (read+write) accesses
system.cpu25.dcache.overall_accesses::cpu25.data        36223                       # number of overall (read+write) accesses
system.cpu25.dcache.overall_accesses::total        36223                       # number of overall (read+write) accesses
system.cpu25.dcache.ReadReq_miss_rate::cpu25.data     0.044653                       # miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_miss_rate::total     0.044653                       # miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_miss_rate::cpu25.data     0.556000                       # miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_miss_rate::total     0.556000                       # miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::cpu25.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::cpu25.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::cpu25.data            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_miss_rate::cpu25.data     0.051712                       # miss rate for demand accesses
system.cpu25.dcache.demand_miss_rate::total     0.051712                       # miss rate for demand accesses
system.cpu25.dcache.overall_miss_rate::cpu25.data     0.051735                       # miss rate for overall accesses
system.cpu25.dcache.overall_miss_rate::total     0.051735                       # miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_miss_latency::cpu25.data 25958.619436                       # average ReadReq miss latency
system.cpu25.dcache.ReadReq_avg_miss_latency::total 25958.619436                       # average ReadReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::cpu25.data 31308.464029                       # average WriteReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::total 31308.464029                       # average WriteReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::cpu25.data 11745.600000                       # average LoadLockedReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::total 11745.600000                       # average LoadLockedReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::cpu25.data         2400                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::cpu25.data          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.demand_avg_miss_latency::cpu25.data 26752.670048                       # average overall miss latency
system.cpu25.dcache.demand_avg_miss_latency::total 26752.670048                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::cpu25.data 26738.394344                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::total 26738.394344                       # average overall miss latency
system.cpu25.dcache.blocked_cycles::no_mshrs         7802                       # number of cycles access was blocked
system.cpu25.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_mshrs             485                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_mshrs    16.086598                       # average number of cycles each access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu25.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu25.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu25.dcache.writebacks::writebacks          127                       # number of writebacks
system.cpu25.dcache.writebacks::total             127                       # number of writebacks
system.cpu25.dcache.ReadReq_mshr_hits::cpu25.data          828                       # number of ReadReq MSHR hits
system.cpu25.dcache.ReadReq_mshr_hits::total          828                       # number of ReadReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::cpu25.data          143                       # number of WriteReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu25.dcache.demand_mshr_hits::cpu25.data          971                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.demand_mshr_hits::total          971                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.overall_mshr_hits::cpu25.data          971                       # number of overall MSHR hits
system.cpu25.dcache.overall_mshr_hits::total          971                       # number of overall MSHR hits
system.cpu25.dcache.ReadReq_mshr_misses::cpu25.data          767                       # number of ReadReq MSHR misses
system.cpu25.dcache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::cpu25.data          135                       # number of WriteReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::cpu25.data            1                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::cpu25.data           10                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::cpu25.data            5                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.demand_mshr_misses::cpu25.data          902                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.demand_mshr_misses::total          902                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.overall_mshr_misses::cpu25.data          903                       # number of overall MSHR misses
system.cpu25.dcache.overall_mshr_misses::total          903                       # number of overall MSHR misses
system.cpu25.dcache.ReadReq_mshr_miss_latency::cpu25.data     20234002                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_latency::total     20234002                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::cpu25.data      3160249                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::total      3160249                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::cpu25.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::cpu25.data        96544                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::total        96544                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::cpu25.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::cpu25.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::cpu25.data     23394251                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::total     23394251                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::cpu25.data     23396751                       # number of overall MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::total     23396751                       # number of overall MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_rate::cpu25.data     0.021473                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_mshr_miss_rate::total     0.021473                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::cpu25.data     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::total     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::cpu25.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::cpu25.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::cpu25.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_mshr_miss_rate::cpu25.data     0.024903                       # mshr miss rate for demand accesses
system.cpu25.dcache.demand_mshr_miss_rate::total     0.024903                       # mshr miss rate for demand accesses
system.cpu25.dcache.overall_mshr_miss_rate::cpu25.data     0.024929                       # mshr miss rate for overall accesses
system.cpu25.dcache.overall_mshr_miss_rate::total     0.024929                       # mshr miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::cpu25.data 26380.706649                       # average ReadReq mshr miss latency
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::total 26380.706649                       # average ReadReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::cpu25.data 23409.251852                       # average WriteReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::total 23409.251852                       # average WriteReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::cpu25.data         2500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu25.data  9654.400000                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9654.400000                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::cpu25.data         1500                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu25.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::cpu25.data 25935.976718                       # average overall mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::total 25935.976718                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::cpu25.data 25910.023256                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::total 25910.023256                       # average overall mshr miss latency
system.cpu25.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.icache.tags.replacements               0                       # number of replacements
system.cpu25.icache.tags.tagsinuse          11.006969                       # Cycle average of tags in use
system.cpu25.icache.tags.total_refs             18748                       # Total number of references to valid blocks.
system.cpu25.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu25.icache.tags.avg_refs          340.872727                       # Average number of references to valid blocks.
system.cpu25.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu25.icache.tags.occ_blocks::cpu25.inst    11.006969                       # Average occupied blocks per requestor
system.cpu25.icache.tags.occ_percent::cpu25.inst     0.021498                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_percent::total     0.021498                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu25.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu25.icache.tags.tag_accesses           37685                       # Number of tag accesses
system.cpu25.icache.tags.data_accesses          37685                       # Number of data accesses
system.cpu25.icache.ReadReq_hits::cpu25.inst        18748                       # number of ReadReq hits
system.cpu25.icache.ReadReq_hits::total         18748                       # number of ReadReq hits
system.cpu25.icache.demand_hits::cpu25.inst        18748                       # number of demand (read+write) hits
system.cpu25.icache.demand_hits::total          18748                       # number of demand (read+write) hits
system.cpu25.icache.overall_hits::cpu25.inst        18748                       # number of overall hits
system.cpu25.icache.overall_hits::total         18748                       # number of overall hits
system.cpu25.icache.ReadReq_misses::cpu25.inst           67                       # number of ReadReq misses
system.cpu25.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu25.icache.demand_misses::cpu25.inst           67                       # number of demand (read+write) misses
system.cpu25.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu25.icache.overall_misses::cpu25.inst           67                       # number of overall misses
system.cpu25.icache.overall_misses::total           67                       # number of overall misses
system.cpu25.icache.ReadReq_miss_latency::cpu25.inst      2462000                       # number of ReadReq miss cycles
system.cpu25.icache.ReadReq_miss_latency::total      2462000                       # number of ReadReq miss cycles
system.cpu25.icache.demand_miss_latency::cpu25.inst      2462000                       # number of demand (read+write) miss cycles
system.cpu25.icache.demand_miss_latency::total      2462000                       # number of demand (read+write) miss cycles
system.cpu25.icache.overall_miss_latency::cpu25.inst      2462000                       # number of overall miss cycles
system.cpu25.icache.overall_miss_latency::total      2462000                       # number of overall miss cycles
system.cpu25.icache.ReadReq_accesses::cpu25.inst        18815                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_accesses::total        18815                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.demand_accesses::cpu25.inst        18815                       # number of demand (read+write) accesses
system.cpu25.icache.demand_accesses::total        18815                       # number of demand (read+write) accesses
system.cpu25.icache.overall_accesses::cpu25.inst        18815                       # number of overall (read+write) accesses
system.cpu25.icache.overall_accesses::total        18815                       # number of overall (read+write) accesses
system.cpu25.icache.ReadReq_miss_rate::cpu25.inst     0.003561                       # miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_miss_rate::total     0.003561                       # miss rate for ReadReq accesses
system.cpu25.icache.demand_miss_rate::cpu25.inst     0.003561                       # miss rate for demand accesses
system.cpu25.icache.demand_miss_rate::total     0.003561                       # miss rate for demand accesses
system.cpu25.icache.overall_miss_rate::cpu25.inst     0.003561                       # miss rate for overall accesses
system.cpu25.icache.overall_miss_rate::total     0.003561                       # miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_miss_latency::cpu25.inst 36746.268657                       # average ReadReq miss latency
system.cpu25.icache.ReadReq_avg_miss_latency::total 36746.268657                       # average ReadReq miss latency
system.cpu25.icache.demand_avg_miss_latency::cpu25.inst 36746.268657                       # average overall miss latency
system.cpu25.icache.demand_avg_miss_latency::total 36746.268657                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::cpu25.inst 36746.268657                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::total 36746.268657                       # average overall miss latency
system.cpu25.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu25.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu25.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.icache.fast_writes                     0                       # number of fast writes performed
system.cpu25.icache.cache_copies                    0                       # number of cache copies performed
system.cpu25.icache.ReadReq_mshr_hits::cpu25.inst           12                       # number of ReadReq MSHR hits
system.cpu25.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu25.icache.demand_mshr_hits::cpu25.inst           12                       # number of demand (read+write) MSHR hits
system.cpu25.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu25.icache.overall_mshr_hits::cpu25.inst           12                       # number of overall MSHR hits
system.cpu25.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu25.icache.ReadReq_mshr_misses::cpu25.inst           55                       # number of ReadReq MSHR misses
system.cpu25.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu25.icache.demand_mshr_misses::cpu25.inst           55                       # number of demand (read+write) MSHR misses
system.cpu25.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu25.icache.overall_mshr_misses::cpu25.inst           55                       # number of overall MSHR misses
system.cpu25.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu25.icache.ReadReq_mshr_miss_latency::cpu25.inst      2081500                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_latency::total      2081500                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::cpu25.inst      2081500                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::total      2081500                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::cpu25.inst      2081500                       # number of overall MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::total      2081500                       # number of overall MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_rate::cpu25.inst     0.002923                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_mshr_miss_rate::total     0.002923                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.demand_mshr_miss_rate::cpu25.inst     0.002923                       # mshr miss rate for demand accesses
system.cpu25.icache.demand_mshr_miss_rate::total     0.002923                       # mshr miss rate for demand accesses
system.cpu25.icache.overall_mshr_miss_rate::cpu25.inst     0.002923                       # mshr miss rate for overall accesses
system.cpu25.icache.overall_mshr_miss_rate::total     0.002923                       # mshr miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::cpu25.inst 37845.454545                       # average ReadReq mshr miss latency
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::total 37845.454545                       # average ReadReq mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::cpu25.inst 37845.454545                       # average overall mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::total 37845.454545                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::cpu25.inst 37845.454545                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::total 37845.454545                       # average overall mshr miss latency
system.cpu25.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.branchPred.lookups                 13486                       # Number of BP lookups
system.cpu26.branchPred.condPredicted           13236                       # Number of conditional branches predicted
system.cpu26.branchPred.condIncorrect             254                       # Number of conditional branches incorrect
system.cpu26.branchPred.BTBLookups              11945                       # Number of BTB lookups
system.cpu26.branchPred.BTBHits                 11160                       # Number of BTB hits
system.cpu26.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu26.branchPred.BTBHitPct           93.428213                       # BTB Hit Percentage
system.cpu26.branchPred.usedRAS                    72                       # Number of times the RAS was used to get a target.
system.cpu26.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu26.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.inst_hits                          0                       # ITB inst hits
system.cpu26.dtb.inst_misses                        0                       # ITB inst misses
system.cpu26.dtb.read_hits                          0                       # DTB read hits
system.cpu26.dtb.read_misses                        0                       # DTB read misses
system.cpu26.dtb.write_hits                         0                       # DTB write hits
system.cpu26.dtb.write_misses                       0                       # DTB write misses
system.cpu26.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.read_accesses                      0                       # DTB read accesses
system.cpu26.dtb.write_accesses                     0                       # DTB write accesses
system.cpu26.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.dtb.hits                               0                       # DTB hits
system.cpu26.dtb.misses                             0                       # DTB misses
system.cpu26.dtb.accesses                           0                       # DTB accesses
system.cpu26.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.itb.walker.walks                       0                       # Table walker walks requested
system.cpu26.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.inst_hits                          0                       # ITB inst hits
system.cpu26.itb.inst_misses                        0                       # ITB inst misses
system.cpu26.itb.read_hits                          0                       # DTB read hits
system.cpu26.itb.read_misses                        0                       # DTB read misses
system.cpu26.itb.write_hits                         0                       # DTB write hits
system.cpu26.itb.write_misses                       0                       # DTB write misses
system.cpu26.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.read_accesses                      0                       # DTB read accesses
system.cpu26.itb.write_accesses                     0                       # DTB write accesses
system.cpu26.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.itb.hits                               0                       # DTB hits
system.cpu26.itb.misses                             0                       # DTB misses
system.cpu26.itb.accesses                           0                       # DTB accesses
system.cpu26.numCycles                          84147                       # number of cpu cycles simulated
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.fetch.icacheStallCycles            19741                       # Number of cycles fetch is stalled on an Icache miss
system.cpu26.fetch.Insts                       157008                       # Number of instructions fetch has processed
system.cpu26.fetch.Branches                     13486                       # Number of branches that fetch encountered
system.cpu26.fetch.predictedBranches            11232                       # Number of branches that fetch has predicted taken
system.cpu26.fetch.Cycles                       62008                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu26.fetch.SquashCycles                   527                       # Number of cycles fetch has spent squashing
system.cpu26.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu26.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu26.fetch.CacheLines                   18829                       # Number of cache lines fetched
system.cpu26.fetch.IcacheSquashes                  79                       # Number of outstanding Icache misses that were squashed
system.cpu26.fetch.rateDist::samples            82020                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::mean            1.926969                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::stdev           3.018975                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::0                  53975     65.81%     65.81% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::1                   2476      3.02%     68.83% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::2                   1743      2.13%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::3                   2667      3.25%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::4                   2220      2.71%     76.91% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::5                   1767      2.15%     79.06% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::6                   2501      3.05%     82.11% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::7                   6002      7.32%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::8                   8669     10.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::total              82020                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.branchRate                0.160267                       # Number of branch fetches per cycle
system.cpu26.fetch.rate                      1.865878                       # Number of inst fetches per cycle
system.cpu26.decode.IdleCycles                   7716                       # Number of cycles decode is idle
system.cpu26.decode.BlockedCycles               54690                       # Number of cycles decode is blocked
system.cpu26.decode.RunCycles                    2539                       # Number of cycles decode is running
system.cpu26.decode.UnblockCycles               16841                       # Number of cycles decode is unblocking
system.cpu26.decode.SquashCycles                  234                       # Number of cycles decode is squashing
system.cpu26.decode.BranchResolved                109                       # Number of times decode resolved a branch
system.cpu26.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu26.decode.DecodedInsts               152327                       # Number of instructions handled by decode
system.cpu26.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu26.rename.SquashCycles                  234                       # Number of cycles rename is squashing
system.cpu26.rename.IdleCycles                  12920                       # Number of cycles rename is idle
system.cpu26.rename.BlockCycles                  9967                       # Number of cycles rename is blocking
system.cpu26.rename.serializeStallCycles         1233                       # count of cycles rename stalled for serializing inst
system.cpu26.rename.RunCycles                   13960                       # Number of cycles rename is running
system.cpu26.rename.UnblockCycles               43706                       # Number of cycles rename is unblocking
system.cpu26.rename.RenamedInsts               151070                       # Number of instructions processed by rename
system.cpu26.rename.ROBFullEvents                  49                       # Number of times rename has blocked due to ROB full
system.cpu26.rename.IQFullEvents                41392                       # Number of times rename has blocked due to IQ full
system.cpu26.rename.LQFullEvents                  488                       # Number of times rename has blocked due to LQ full
system.cpu26.rename.RenamedOperands            207168                       # Number of destination operands rename has renamed
system.cpu26.rename.RenameLookups              744005                       # Number of register rename lookups that rename has made
system.cpu26.rename.int_rename_lookups         245601                       # Number of integer rename lookups
system.cpu26.rename.CommittedMaps              193399                       # Number of HB maps that are committed
system.cpu26.rename.UndoneMaps                  13768                       # Number of HB maps that are undone due to squashing
system.cpu26.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu26.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu26.rename.skidInsts                   81559                       # count of insts added to the skid buffer
system.cpu26.memDep0.insertedLoads              37970                       # Number of loads inserted to the mem dependence unit.
system.cpu26.memDep0.insertedStores               991                       # Number of stores inserted to the mem dependence unit.
system.cpu26.memDep0.conflictingLoads             361                       # Number of conflicting loads.
system.cpu26.memDep0.conflictingStores             39                       # Number of conflicting stores.
system.cpu26.iq.iqInstsAdded                   149889                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu26.iq.iqNonSpecInstsAdded                44                       # Number of non-speculative instructions added to the IQ
system.cpu26.iq.iqInstsIssued                  147400                       # Number of instructions issued
system.cpu26.iq.iqSquashedInstsIssued             868                       # Number of squashed instructions issued
system.cpu26.iq.iqSquashedInstsExamined         10057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu26.iq.iqSquashedOperandsExamined        46302                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu26.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu26.iq.issued_per_cycle::samples        82020                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::mean       1.797123                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::stdev      0.586594                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::0              7479      9.12%      9.12% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::1              1682      2.05%     11.17% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::2             72859     88.83%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::total         82020                       # Number of insts issued each cycle
system.cpu26.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu26.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IntAlu               80050     54.31%     54.31% # Type of FU issued
system.cpu26.iq.FU_type_0::IntMult              24580     16.68%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::IntDiv                   0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatAdd                 0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCmp                 0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCvt                 0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMult                0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatDiv                 0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatSqrt                0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAdd                  0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAddAcc               0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAlu                  0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCmp                  0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCvt                  0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMisc                 0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMult                 0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMultAcc              0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShift                0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSqrt                 0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMult            0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.98% # Type of FU issued
system.cpu26.iq.FU_type_0::MemRead              42215     28.64%     99.62% # Type of FU issued
system.cpu26.iq.FU_type_0::MemWrite               555      0.38%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::total               147400                       # Type of FU issued
system.cpu26.iq.rate                         1.751696                       # Inst issue rate
system.cpu26.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu26.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu26.iq.int_inst_queue_reads           377686                       # Number of integer instruction queue reads
system.cpu26.iq.int_inst_queue_writes          160003                       # Number of integer instruction queue writes
system.cpu26.iq.int_inst_queue_wakeup_accesses       140525                       # Number of integer instruction queue wakeup accesses
system.cpu26.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu26.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu26.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu26.iq.int_alu_accesses               147400                       # Number of integer alu accesses
system.cpu26.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu26.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu26.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu26.iew.lsq.thread0.squashedLoads         2710                       # Number of loads squashed
system.cpu26.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu26.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu26.iew.lsq.thread0.squashedStores          477                       # Number of stores squashed
system.cpu26.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu26.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu26.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu26.iew.lsq.thread0.cacheBlocked         6481                       # Number of times an access to memory failed due to the cache being blocked
system.cpu26.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu26.iew.iewSquashCycles                  234                       # Number of cycles IEW is squashing
system.cpu26.iew.iewBlockCycles                  2895                       # Number of cycles IEW is blocking
system.cpu26.iew.iewUnblockCycles                1191                       # Number of cycles IEW is unblocking
system.cpu26.iew.iewDispatchedInsts            149936                       # Number of instructions dispatched to IQ
system.cpu26.iew.iewDispSquashedInsts              41                       # Number of squashed instructions skipped by dispatch
system.cpu26.iew.iewDispLoadInsts               37970                       # Number of dispatched load instructions
system.cpu26.iew.iewDispStoreInsts                991                       # Number of dispatched store instructions
system.cpu26.iew.iewDispNonSpecInsts               21                       # Number of dispatched non-speculative instructions
system.cpu26.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu26.iew.iewLSQFullEvents                1050                       # Number of times the LSQ has become full, causing a stall
system.cpu26.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu26.iew.predictedTakenIncorrect          140                       # Number of branches that were predicted taken incorrectly
system.cpu26.iew.predictedNotTakenIncorrect           95                       # Number of branches that were predicted not taken incorrectly
system.cpu26.iew.branchMispredicts                235                       # Number of branch mispredicts detected at execute
system.cpu26.iew.iewExecutedInsts              147212                       # Number of executed instructions
system.cpu26.iew.iewExecLoadInsts               42063                       # Number of load instructions executed
system.cpu26.iew.iewExecSquashedInsts             186                       # Number of squashed instructions skipped in execute
system.cpu26.iew.exec_swp                           0                       # number of swp insts executed
system.cpu26.iew.exec_nop                           3                       # number of nop insts executed
system.cpu26.iew.exec_refs                      42608                       # number of memory reference insts executed
system.cpu26.iew.exec_branches                  12135                       # Number of branches executed
system.cpu26.iew.exec_stores                      545                       # Number of stores executed
system.cpu26.iew.exec_rate                   1.749462                       # Inst execution rate
system.cpu26.iew.wb_sent                       140549                       # cumulative count of insts sent to commit
system.cpu26.iew.wb_count                      140525                       # cumulative count of insts written-back
system.cpu26.iew.wb_producers                  126291                       # num instructions producing a value
system.cpu26.iew.wb_consumers                  211390                       # num instructions consuming a value
system.cpu26.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu26.iew.wb_rate                     1.669994                       # insts written-back per cycle
system.cpu26.iew.wb_fanout                   0.597431                       # average fanout of values written-back
system.cpu26.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu26.commit.commitSquashedInsts          9996                       # The number of squashed insts skipped by commit
system.cpu26.commit.commitNonSpecStalls            25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu26.commit.branchMispredicts             225                       # The number of times a branch was mispredicted
system.cpu26.commit.committed_per_cycle::samples        80620                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::mean     1.735004                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::stdev     2.335302                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::0        28431     35.27%     35.27% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::1        23831     29.56%     64.83% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::2        12786     15.86%     80.68% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::3         5333      6.61%     87.30% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::4          305      0.38%     87.68% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::5         1974      2.45%     90.13% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::6           75      0.09%     90.22% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::7          146      0.18%     90.40% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::8         7739      9.60%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::total        80620                       # Number of insts commited each cycle
system.cpu26.commit.committedInsts             139597                       # Number of instructions committed
system.cpu26.commit.committedOps               139876                       # Number of ops (including micro ops) committed
system.cpu26.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu26.commit.refs                        35774                       # Number of memory references committed
system.cpu26.commit.loads                       35260                       # Number of loads committed
system.cpu26.commit.membars                        12                       # Number of memory barriers committed
system.cpu26.commit.branches                    12083                       # Number of branches committed
system.cpu26.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu26.commit.int_insts                  127821                       # Number of committed integer instructions.
system.cpu26.commit.function_calls                 20                       # Number of function calls committed.
system.cpu26.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IntAlu          79523     56.85%     56.85% # Class of committed instruction
system.cpu26.commit.op_class_0::IntMult         24579     17.57%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::IntDiv              0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatAdd            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCmp            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCvt            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMult            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatDiv            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatSqrt            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAdd             0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAddAcc            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAlu             0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCmp             0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCvt             0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMisc            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMult            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMultAcc            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShift            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShiftAcc            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSqrt            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAdd            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAlu            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCmp            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCvt            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatDiv            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMisc            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMult            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.42% # Class of committed instruction
system.cpu26.commit.op_class_0::MemRead         35260     25.21%     99.63% # Class of committed instruction
system.cpu26.commit.op_class_0::MemWrite          514      0.37%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::total          139876                       # Class of committed instruction
system.cpu26.commit.bw_lim_events                7739                       # number cycles where commit BW limit reached
system.cpu26.rob.rob_reads                     222727                       # The number of ROB reads
system.cpu26.rob.rob_writes                    301209                       # The number of ROB writes
system.cpu26.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu26.idleCycles                          2127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu26.quiesceCycles                     257387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu26.committedInsts                    139597                       # Number of Instructions Simulated
system.cpu26.committedOps                      139876                       # Number of Ops (including micro ops) Simulated
system.cpu26.cpi                             0.602785                       # CPI: Cycles Per Instruction
system.cpu26.cpi_total                       0.602785                       # CPI: Total CPI of All Threads
system.cpu26.ipc                             1.658966                       # IPC: Instructions Per Cycle
system.cpu26.ipc_total                       1.658966                       # IPC: Total IPC of All Threads
system.cpu26.int_regfile_reads                 236926                       # number of integer regfile reads
system.cpu26.int_regfile_writes                122253                       # number of integer regfile writes
system.cpu26.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu26.cc_regfile_reads                  547836                       # number of cc regfile reads
system.cpu26.cc_regfile_writes                  71953                       # number of cc regfile writes
system.cpu26.misc_regfile_reads                 43344                       # number of misc regfile reads
system.cpu26.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu26.dcache.tags.replacements             338                       # number of replacements
system.cpu26.dcache.tags.tagsinuse         100.954456                       # Cycle average of tags in use
system.cpu26.dcache.tags.total_refs             34116                       # Total number of references to valid blocks.
system.cpu26.dcache.tags.sampled_refs             894                       # Sample count of references to valid blocks.
system.cpu26.dcache.tags.avg_refs           38.161074                       # Average number of references to valid blocks.
system.cpu26.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu26.dcache.tags.occ_blocks::cpu26.data   100.954456                       # Average occupied blocks per requestor
system.cpu26.dcache.tags.occ_percent::cpu26.data     0.098588                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_percent::total     0.098588                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu26.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu26.dcache.tags.tag_accesses           73044                       # Number of tag accesses
system.cpu26.dcache.tags.data_accesses          73044                       # Number of data accesses
system.cpu26.dcache.ReadReq_hits::cpu26.data        33887                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_hits::total         33887                       # number of ReadReq hits
system.cpu26.dcache.WriteReq_hits::cpu26.data          222                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_hits::total          222                       # number of WriteReq hits
system.cpu26.dcache.SoftPFReq_hits::cpu26.data            2                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu26.dcache.LoadLockedReq_hits::cpu26.data            1                       # number of LoadLockedReq hits
system.cpu26.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu26.dcache.demand_hits::cpu26.data        34109                       # number of demand (read+write) hits
system.cpu26.dcache.demand_hits::total          34109                       # number of demand (read+write) hits
system.cpu26.dcache.overall_hits::cpu26.data        34111                       # number of overall hits
system.cpu26.dcache.overall_hits::total         34111                       # number of overall hits
system.cpu26.dcache.ReadReq_misses::cpu26.data         1657                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_misses::total         1657                       # number of ReadReq misses
system.cpu26.dcache.WriteReq_misses::cpu26.data          278                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu26.dcache.SoftPFReq_misses::cpu26.data            1                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu26.dcache.LoadLockedReq_misses::cpu26.data           11                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu26.dcache.StoreCondReq_misses::cpu26.data            6                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu26.dcache.demand_misses::cpu26.data         1935                       # number of demand (read+write) misses
system.cpu26.dcache.demand_misses::total         1935                       # number of demand (read+write) misses
system.cpu26.dcache.overall_misses::cpu26.data         1936                       # number of overall misses
system.cpu26.dcache.overall_misses::total         1936                       # number of overall misses
system.cpu26.dcache.ReadReq_miss_latency::cpu26.data     44134492                       # number of ReadReq miss cycles
system.cpu26.dcache.ReadReq_miss_latency::total     44134492                       # number of ReadReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::cpu26.data      9018749                       # number of WriteReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::total      9018749                       # number of WriteReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::cpu26.data       154956                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::total       154956                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::cpu26.data        12000                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::cpu26.data        61500                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::total        61500                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.demand_miss_latency::cpu26.data     53153241                       # number of demand (read+write) miss cycles
system.cpu26.dcache.demand_miss_latency::total     53153241                       # number of demand (read+write) miss cycles
system.cpu26.dcache.overall_miss_latency::cpu26.data     53153241                       # number of overall miss cycles
system.cpu26.dcache.overall_miss_latency::total     53153241                       # number of overall miss cycles
system.cpu26.dcache.ReadReq_accesses::cpu26.data        35544                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_accesses::total        35544                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::cpu26.data          500                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::total          500                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::cpu26.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::cpu26.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::cpu26.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.demand_accesses::cpu26.data        36044                       # number of demand (read+write) accesses
system.cpu26.dcache.demand_accesses::total        36044                       # number of demand (read+write) accesses
system.cpu26.dcache.overall_accesses::cpu26.data        36047                       # number of overall (read+write) accesses
system.cpu26.dcache.overall_accesses::total        36047                       # number of overall (read+write) accesses
system.cpu26.dcache.ReadReq_miss_rate::cpu26.data     0.046618                       # miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_miss_rate::total     0.046618                       # miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_miss_rate::cpu26.data     0.556000                       # miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_miss_rate::total     0.556000                       # miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::cpu26.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::cpu26.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::cpu26.data            1                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_miss_rate::cpu26.data     0.053684                       # miss rate for demand accesses
system.cpu26.dcache.demand_miss_rate::total     0.053684                       # miss rate for demand accesses
system.cpu26.dcache.overall_miss_rate::cpu26.data     0.053708                       # miss rate for overall accesses
system.cpu26.dcache.overall_miss_rate::total     0.053708                       # miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_miss_latency::cpu26.data 26635.179240                       # average ReadReq miss latency
system.cpu26.dcache.ReadReq_avg_miss_latency::total 26635.179240                       # average ReadReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::cpu26.data 32441.543165                       # average WriteReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::total 32441.543165                       # average WriteReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::cpu26.data 14086.909091                       # average LoadLockedReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::total 14086.909091                       # average LoadLockedReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::cpu26.data         2000                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::cpu26.data          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.demand_avg_miss_latency::cpu26.data 27469.375194                       # average overall miss latency
system.cpu26.dcache.demand_avg_miss_latency::total 27469.375194                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::cpu26.data 27455.186467                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::total 27455.186467                       # average overall miss latency
system.cpu26.dcache.blocked_cycles::no_mshrs         8328                       # number of cycles access was blocked
system.cpu26.dcache.blocked_cycles::no_targets          196                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_mshrs             498                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_mshrs    16.722892                       # average number of cycles each access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_targets          196                       # average number of cycles each access was blocked
system.cpu26.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu26.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu26.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu26.dcache.writebacks::total             134                       # number of writebacks
system.cpu26.dcache.ReadReq_mshr_hits::cpu26.data          892                       # number of ReadReq MSHR hits
system.cpu26.dcache.ReadReq_mshr_hits::total          892                       # number of ReadReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::cpu26.data          143                       # number of WriteReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu26.dcache.demand_mshr_hits::cpu26.data         1035                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.demand_mshr_hits::total         1035                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.overall_mshr_hits::cpu26.data         1035                       # number of overall MSHR hits
system.cpu26.dcache.overall_mshr_hits::total         1035                       # number of overall MSHR hits
system.cpu26.dcache.ReadReq_mshr_misses::cpu26.data          765                       # number of ReadReq MSHR misses
system.cpu26.dcache.ReadReq_mshr_misses::total          765                       # number of ReadReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::cpu26.data          135                       # number of WriteReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::cpu26.data            1                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::cpu26.data           11                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::cpu26.data            6                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.demand_mshr_misses::cpu26.data          900                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.demand_mshr_misses::total          900                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.overall_mshr_misses::cpu26.data          901                       # number of overall MSHR misses
system.cpu26.dcache.overall_mshr_misses::total          901                       # number of overall MSHR misses
system.cpu26.dcache.ReadReq_mshr_miss_latency::cpu26.data     21438003                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_latency::total     21438003                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::cpu26.data      3272751                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::total      3272751                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::cpu26.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::cpu26.data       133544                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::total       133544                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::cpu26.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::cpu26.data        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::total        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::cpu26.data     24710754                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::total     24710754                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::cpu26.data     24713254                       # number of overall MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::total     24713254                       # number of overall MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_rate::cpu26.data     0.021523                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_mshr_miss_rate::total     0.021523                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::cpu26.data     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::total     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::cpu26.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::cpu26.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::cpu26.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_mshr_miss_rate::cpu26.data     0.024969                       # mshr miss rate for demand accesses
system.cpu26.dcache.demand_mshr_miss_rate::total     0.024969                       # mshr miss rate for demand accesses
system.cpu26.dcache.overall_mshr_miss_rate::cpu26.data     0.024995                       # mshr miss rate for overall accesses
system.cpu26.dcache.overall_mshr_miss_rate::total     0.024995                       # mshr miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::cpu26.data 28023.533333                       # average ReadReq mshr miss latency
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::total 28023.533333                       # average ReadReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::cpu26.data 24242.600000                       # average WriteReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::total 24242.600000                       # average WriteReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::cpu26.data         2500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu26.data 12140.363636                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12140.363636                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::cpu26.data         1250                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu26.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::cpu26.data 27456.393333                       # average overall mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::total 27456.393333                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::cpu26.data 27428.694784                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::total 27428.694784                       # average overall mshr miss latency
system.cpu26.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.icache.tags.replacements               0                       # number of replacements
system.cpu26.icache.tags.tagsinuse          10.975278                       # Cycle average of tags in use
system.cpu26.icache.tags.total_refs             18761                       # Total number of references to valid blocks.
system.cpu26.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu26.icache.tags.avg_refs          341.109091                       # Average number of references to valid blocks.
system.cpu26.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu26.icache.tags.occ_blocks::cpu26.inst    10.975278                       # Average occupied blocks per requestor
system.cpu26.icache.tags.occ_percent::cpu26.inst     0.021436                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_percent::total     0.021436                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu26.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu26.icache.tags.tag_accesses           37713                       # Number of tag accesses
system.cpu26.icache.tags.data_accesses          37713                       # Number of data accesses
system.cpu26.icache.ReadReq_hits::cpu26.inst        18761                       # number of ReadReq hits
system.cpu26.icache.ReadReq_hits::total         18761                       # number of ReadReq hits
system.cpu26.icache.demand_hits::cpu26.inst        18761                       # number of demand (read+write) hits
system.cpu26.icache.demand_hits::total          18761                       # number of demand (read+write) hits
system.cpu26.icache.overall_hits::cpu26.inst        18761                       # number of overall hits
system.cpu26.icache.overall_hits::total         18761                       # number of overall hits
system.cpu26.icache.ReadReq_misses::cpu26.inst           68                       # number of ReadReq misses
system.cpu26.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu26.icache.demand_misses::cpu26.inst           68                       # number of demand (read+write) misses
system.cpu26.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu26.icache.overall_misses::cpu26.inst           68                       # number of overall misses
system.cpu26.icache.overall_misses::total           68                       # number of overall misses
system.cpu26.icache.ReadReq_miss_latency::cpu26.inst      2501249                       # number of ReadReq miss cycles
system.cpu26.icache.ReadReq_miss_latency::total      2501249                       # number of ReadReq miss cycles
system.cpu26.icache.demand_miss_latency::cpu26.inst      2501249                       # number of demand (read+write) miss cycles
system.cpu26.icache.demand_miss_latency::total      2501249                       # number of demand (read+write) miss cycles
system.cpu26.icache.overall_miss_latency::cpu26.inst      2501249                       # number of overall miss cycles
system.cpu26.icache.overall_miss_latency::total      2501249                       # number of overall miss cycles
system.cpu26.icache.ReadReq_accesses::cpu26.inst        18829                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_accesses::total        18829                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.demand_accesses::cpu26.inst        18829                       # number of demand (read+write) accesses
system.cpu26.icache.demand_accesses::total        18829                       # number of demand (read+write) accesses
system.cpu26.icache.overall_accesses::cpu26.inst        18829                       # number of overall (read+write) accesses
system.cpu26.icache.overall_accesses::total        18829                       # number of overall (read+write) accesses
system.cpu26.icache.ReadReq_miss_rate::cpu26.inst     0.003611                       # miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_miss_rate::total     0.003611                       # miss rate for ReadReq accesses
system.cpu26.icache.demand_miss_rate::cpu26.inst     0.003611                       # miss rate for demand accesses
system.cpu26.icache.demand_miss_rate::total     0.003611                       # miss rate for demand accesses
system.cpu26.icache.overall_miss_rate::cpu26.inst     0.003611                       # miss rate for overall accesses
system.cpu26.icache.overall_miss_rate::total     0.003611                       # miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_miss_latency::cpu26.inst 36783.073529                       # average ReadReq miss latency
system.cpu26.icache.ReadReq_avg_miss_latency::total 36783.073529                       # average ReadReq miss latency
system.cpu26.icache.demand_avg_miss_latency::cpu26.inst 36783.073529                       # average overall miss latency
system.cpu26.icache.demand_avg_miss_latency::total 36783.073529                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::cpu26.inst 36783.073529                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::total 36783.073529                       # average overall miss latency
system.cpu26.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu26.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu26.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.icache.fast_writes                     0                       # number of fast writes performed
system.cpu26.icache.cache_copies                    0                       # number of cache copies performed
system.cpu26.icache.ReadReq_mshr_hits::cpu26.inst           13                       # number of ReadReq MSHR hits
system.cpu26.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu26.icache.demand_mshr_hits::cpu26.inst           13                       # number of demand (read+write) MSHR hits
system.cpu26.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu26.icache.overall_mshr_hits::cpu26.inst           13                       # number of overall MSHR hits
system.cpu26.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu26.icache.ReadReq_mshr_misses::cpu26.inst           55                       # number of ReadReq MSHR misses
system.cpu26.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu26.icache.demand_mshr_misses::cpu26.inst           55                       # number of demand (read+write) MSHR misses
system.cpu26.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu26.icache.overall_mshr_misses::cpu26.inst           55                       # number of overall MSHR misses
system.cpu26.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu26.icache.ReadReq_mshr_miss_latency::cpu26.inst      2017251                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_latency::total      2017251                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::cpu26.inst      2017251                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::total      2017251                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::cpu26.inst      2017251                       # number of overall MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::total      2017251                       # number of overall MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_rate::cpu26.inst     0.002921                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_mshr_miss_rate::total     0.002921                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.demand_mshr_miss_rate::cpu26.inst     0.002921                       # mshr miss rate for demand accesses
system.cpu26.icache.demand_mshr_miss_rate::total     0.002921                       # mshr miss rate for demand accesses
system.cpu26.icache.overall_mshr_miss_rate::cpu26.inst     0.002921                       # mshr miss rate for overall accesses
system.cpu26.icache.overall_mshr_miss_rate::total     0.002921                       # mshr miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::cpu26.inst 36677.290909                       # average ReadReq mshr miss latency
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::total 36677.290909                       # average ReadReq mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::cpu26.inst 36677.290909                       # average overall mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::total 36677.290909                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::cpu26.inst 36677.290909                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::total 36677.290909                       # average overall mshr miss latency
system.cpu26.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.branchPred.lookups                 13018                       # Number of BP lookups
system.cpu27.branchPred.condPredicted           12788                       # Number of conditional branches predicted
system.cpu27.branchPred.condIncorrect             251                       # Number of conditional branches incorrect
system.cpu27.branchPred.BTBLookups              11586                       # Number of BTB lookups
system.cpu27.branchPred.BTBHits                 10945                       # Number of BTB hits
system.cpu27.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu27.branchPred.BTBHitPct           94.467461                       # BTB Hit Percentage
system.cpu27.branchPred.usedRAS                    71                       # Number of times the RAS was used to get a target.
system.cpu27.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu27.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.inst_hits                          0                       # ITB inst hits
system.cpu27.dtb.inst_misses                        0                       # ITB inst misses
system.cpu27.dtb.read_hits                          0                       # DTB read hits
system.cpu27.dtb.read_misses                        0                       # DTB read misses
system.cpu27.dtb.write_hits                         0                       # DTB write hits
system.cpu27.dtb.write_misses                       0                       # DTB write misses
system.cpu27.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.read_accesses                      0                       # DTB read accesses
system.cpu27.dtb.write_accesses                     0                       # DTB write accesses
system.cpu27.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.dtb.hits                               0                       # DTB hits
system.cpu27.dtb.misses                             0                       # DTB misses
system.cpu27.dtb.accesses                           0                       # DTB accesses
system.cpu27.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.itb.walker.walks                       0                       # Table walker walks requested
system.cpu27.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.inst_hits                          0                       # ITB inst hits
system.cpu27.itb.inst_misses                        0                       # ITB inst misses
system.cpu27.itb.read_hits                          0                       # DTB read hits
system.cpu27.itb.read_misses                        0                       # DTB read misses
system.cpu27.itb.write_hits                         0                       # DTB write hits
system.cpu27.itb.write_misses                       0                       # DTB write misses
system.cpu27.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.read_accesses                      0                       # DTB read accesses
system.cpu27.itb.write_accesses                     0                       # DTB write accesses
system.cpu27.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.itb.hits                               0                       # DTB hits
system.cpu27.itb.misses                             0                       # DTB misses
system.cpu27.itb.accesses                           0                       # DTB accesses
system.cpu27.numCycles                          83603                       # number of cpu cycles simulated
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.fetch.icacheStallCycles            19683                       # Number of cycles fetch is stalled on an Icache miss
system.cpu27.fetch.Insts                       155148                       # Number of instructions fetch has processed
system.cpu27.fetch.Branches                     13018                       # Number of branches that fetch encountered
system.cpu27.fetch.predictedBranches            11016                       # Number of branches that fetch has predicted taken
system.cpu27.fetch.Cycles                       61531                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu27.fetch.SquashCycles                   521                       # Number of cycles fetch has spent squashing
system.cpu27.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu27.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu27.fetch.CacheLines                   18801                       # Number of cache lines fetched
system.cpu27.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu27.fetch.rateDist::samples            81482                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::mean            1.916264                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::stdev           3.007507                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::0                  53642     65.83%     65.83% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::1                   2503      3.07%     68.90% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::2                   1721      2.11%     71.02% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::3                   2713      3.33%     74.35% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::4                   2214      2.72%     77.06% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::5                   1751      2.15%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::6                   2523      3.10%     82.31% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::7                   6012      7.38%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::8                   8403     10.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::total              81482                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.branchRate                0.155712                       # Number of branch fetches per cycle
system.cpu27.fetch.rate                      1.855771                       # Number of inst fetches per cycle
system.cpu27.decode.IdleCycles                   7581                       # Number of cycles decode is idle
system.cpu27.decode.BlockedCycles               54486                       # Number of cycles decode is blocked
system.cpu27.decode.RunCycles                    2518                       # Number of cycles decode is running
system.cpu27.decode.UnblockCycles               16666                       # Number of cycles decode is unblocking
system.cpu27.decode.SquashCycles                  231                       # Number of cycles decode is squashing
system.cpu27.decode.BranchResolved                111                       # Number of times decode resolved a branch
system.cpu27.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu27.decode.DecodedInsts               150656                       # Number of instructions handled by decode
system.cpu27.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu27.rename.SquashCycles                  231                       # Number of cycles rename is squashing
system.cpu27.rename.IdleCycles                  12684                       # Number of cycles rename is idle
system.cpu27.rename.BlockCycles                  9942                       # Number of cycles rename is blocking
system.cpu27.rename.serializeStallCycles         1760                       # count of cycles rename stalled for serializing inst
system.cpu27.rename.RunCycles                   13841                       # Number of cycles rename is running
system.cpu27.rename.UnblockCycles               43024                       # Number of cycles rename is unblocking
system.cpu27.rename.RenamedInsts               149457                       # Number of instructions processed by rename
system.cpu27.rename.ROBFullEvents                  34                       # Number of times rename has blocked due to ROB full
system.cpu27.rename.IQFullEvents                40841                       # Number of times rename has blocked due to IQ full
system.cpu27.rename.LQFullEvents                  416                       # Number of times rename has blocked due to LQ full
system.cpu27.rename.RenamedOperands            204001                       # Number of destination operands rename has renamed
system.cpu27.rename.RenameLookups              736112                       # Number of register rename lookups that rename has made
system.cpu27.rename.int_rename_lookups         243375                       # Number of integer rename lookups
system.cpu27.rename.CommittedMaps              189746                       # Number of HB maps that are committed
system.cpu27.rename.UndoneMaps                  14244                       # Number of HB maps that are undone due to squashing
system.cpu27.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu27.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu27.rename.skidInsts                   80980                       # count of insts added to the skid buffer
system.cpu27.memDep0.insertedLoads              37803                       # Number of loads inserted to the mem dependence unit.
system.cpu27.memDep0.insertedStores              1013                       # Number of stores inserted to the mem dependence unit.
system.cpu27.memDep0.conflictingLoads             382                       # Number of conflicting loads.
system.cpu27.memDep0.conflictingStores             40                       # Number of conflicting stores.
system.cpu27.iq.iqInstsAdded                   148226                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu27.iq.iqNonSpecInstsAdded                51                       # Number of non-speculative instructions added to the IQ
system.cpu27.iq.iqInstsIssued                  145520                       # Number of instructions issued
system.cpu27.iq.iqSquashedInstsIssued             889                       # Number of squashed instructions issued
system.cpu27.iq.iqSquashedInstsExamined         10321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu27.iq.iqSquashedOperandsExamined        47335                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu27.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu27.iq.issued_per_cycle::samples        81482                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::mean       1.785916                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::stdev      0.601148                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::0              7868      9.66%      9.66% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::1              1708      2.10%     11.75% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::2             71906     88.25%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::total         81482                       # Number of insts issued each cycle
system.cpu27.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu27.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IntAlu               78399     53.88%     53.88% # Type of FU issued
system.cpu27.iq.FU_type_0::IntMult              24580     16.89%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::IntDiv                   0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatAdd                 0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCmp                 0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCvt                 0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMult                0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatDiv                 0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatSqrt                0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAdd                  0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAddAcc               0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAlu                  0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCmp                  0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCvt                  0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMisc                 0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMult                 0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMultAcc              0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShift                0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSqrt                 0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMult            0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.77% # Type of FU issued
system.cpu27.iq.FU_type_0::MemRead              41974     28.84%     99.61% # Type of FU issued
system.cpu27.iq.FU_type_0::MemWrite               567      0.39%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::total               145520                       # Type of FU issued
system.cpu27.iq.rate                         1.740607                       # Inst issue rate
system.cpu27.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu27.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu27.iq.int_inst_queue_reads           373409                       # Number of integer instruction queue reads
system.cpu27.iq.int_inst_queue_writes          158607                       # Number of integer instruction queue writes
system.cpu27.iq.int_inst_queue_wakeup_accesses       138671                       # Number of integer instruction queue wakeup accesses
system.cpu27.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu27.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu27.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu27.iq.int_alu_accesses               145520                       # Number of integer alu accesses
system.cpu27.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu27.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu27.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu27.iew.lsq.thread0.squashedLoads         2778                       # Number of loads squashed
system.cpu27.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu27.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu27.iew.lsq.thread0.squashedStores          486                       # Number of stores squashed
system.cpu27.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu27.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu27.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu27.iew.lsq.thread0.cacheBlocked         6456                       # Number of times an access to memory failed due to the cache being blocked
system.cpu27.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu27.iew.iewSquashCycles                  231                       # Number of cycles IEW is squashing
system.cpu27.iew.iewBlockCycles                  3025                       # Number of cycles IEW is blocking
system.cpu27.iew.iewUnblockCycles                1013                       # Number of cycles IEW is unblocking
system.cpu27.iew.iewDispatchedInsts            148280                       # Number of instructions dispatched to IQ
system.cpu27.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu27.iew.iewDispLoadInsts               37803                       # Number of dispatched load instructions
system.cpu27.iew.iewDispStoreInsts               1013                       # Number of dispatched store instructions
system.cpu27.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu27.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu27.iew.iewLSQFullEvents                 841                       # Number of times the LSQ has become full, causing a stall
system.cpu27.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu27.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu27.iew.predictedNotTakenIncorrect           92                       # Number of branches that were predicted not taken incorrectly
system.cpu27.iew.branchMispredicts                233                       # Number of branch mispredicts detected at execute
system.cpu27.iew.iewExecutedInsts              145342                       # Number of executed instructions
system.cpu27.iew.iewExecLoadInsts               41823                       # Number of load instructions executed
system.cpu27.iew.iewExecSquashedInsts             176                       # Number of squashed instructions skipped in execute
system.cpu27.iew.exec_swp                           0                       # number of swp insts executed
system.cpu27.iew.exec_nop                           3                       # number of nop insts executed
system.cpu27.iew.exec_refs                      42380                       # number of memory reference insts executed
system.cpu27.iew.exec_branches                  11661                       # Number of branches executed
system.cpu27.iew.exec_stores                      557                       # Number of stores executed
system.cpu27.iew.exec_rate                   1.738478                       # Inst execution rate
system.cpu27.iew.wb_sent                       138698                       # cumulative count of insts sent to commit
system.cpu27.iew.wb_count                      138671                       # cumulative count of insts written-back
system.cpu27.iew.wb_producers                  124877                       # num instructions producing a value
system.cpu27.iew.wb_consumers                  208516                       # num instructions consuming a value
system.cpu27.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu27.iew.wb_rate                     1.658684                       # insts written-back per cycle
system.cpu27.iew.wb_fanout                   0.598884                       # average fanout of values written-back
system.cpu27.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu27.commit.commitSquashedInsts         10259                       # The number of squashed insts skipped by commit
system.cpu27.commit.commitNonSpecStalls            38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu27.commit.branchMispredicts             222                       # The number of times a branch was mispredicted
system.cpu27.commit.committed_per_cycle::samples        80054                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::mean     1.723287                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::stdev     2.337351                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::0        28614     35.74%     35.74% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::1        23488     29.34%     65.08% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::2        12719     15.89%     80.97% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::3         5176      6.47%     87.44% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::4          332      0.41%     87.85% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::5         1781      2.22%     90.08% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::6           64      0.08%     90.16% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::7          155      0.19%     90.35% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::8         7725      9.65%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::total        80054                       # Number of insts commited each cycle
system.cpu27.commit.committedInsts             137677                       # Number of instructions committed
system.cpu27.commit.committedOps               137956                       # Number of ops (including micro ops) committed
system.cpu27.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu27.commit.refs                        35552                       # Number of memory references committed
system.cpu27.commit.loads                       35025                       # Number of loads committed
system.cpu27.commit.membars                        12                       # Number of memory barriers committed
system.cpu27.commit.branches                    11599                       # Number of branches committed
system.cpu27.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu27.commit.int_insts                  126385                       # Number of committed integer instructions.
system.cpu27.commit.function_calls                 20                       # Number of function calls committed.
system.cpu27.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IntAlu          77825     56.41%     56.41% # Class of committed instruction
system.cpu27.commit.op_class_0::IntMult         24579     17.82%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::IntDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAdd             0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAlu             0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCmp             0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCvt             0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMult            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShift            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu27.commit.op_class_0::MemRead         35025     25.39%     99.62% # Class of committed instruction
system.cpu27.commit.op_class_0::MemWrite          527      0.38%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::total          137956                       # Class of committed instruction
system.cpu27.commit.bw_lim_events                7725                       # number cycles where commit BW limit reached
system.cpu27.rob.rob_reads                     220518                       # The number of ROB reads
system.cpu27.rob.rob_writes                    297923                       # The number of ROB writes
system.cpu27.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu27.idleCycles                          2121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu27.quiesceCycles                     257931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu27.committedInsts                    137677                       # Number of Instructions Simulated
system.cpu27.committedOps                      137956                       # Number of Ops (including micro ops) Simulated
system.cpu27.cpi                             0.607240                       # CPI: Cycles Per Instruction
system.cpu27.cpi_total                       0.607240                       # CPI: Total CPI of All Threads
system.cpu27.ipc                             1.646795                       # IPC: Instructions Per Cycle
system.cpu27.ipc_total                       1.646795                       # IPC: Total IPC of All Threads
system.cpu27.int_regfile_reads                 234341                       # number of integer regfile reads
system.cpu27.int_regfile_writes                121589                       # number of integer regfile writes
system.cpu27.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu27.cc_regfile_reads                  541602                       # number of cc regfile reads
system.cpu27.cc_regfile_writes                  69103                       # number of cc regfile writes
system.cpu27.misc_regfile_reads                 43153                       # number of misc regfile reads
system.cpu27.misc_regfile_writes                  101                       # number of misc regfile writes
system.cpu27.dcache.tags.replacements             341                       # number of replacements
system.cpu27.dcache.tags.tagsinuse         101.513421                       # Cycle average of tags in use
system.cpu27.dcache.tags.total_refs             33875                       # Total number of references to valid blocks.
system.cpu27.dcache.tags.sampled_refs             899                       # Sample count of references to valid blocks.
system.cpu27.dcache.tags.avg_refs           37.680756                       # Average number of references to valid blocks.
system.cpu27.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu27.dcache.tags.occ_blocks::cpu27.data   101.513421                       # Average occupied blocks per requestor
system.cpu27.dcache.tags.occ_percent::cpu27.data     0.099134                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_percent::total     0.099134                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu27.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu27.dcache.tags.tag_accesses           72642                       # Number of tag accesses
system.cpu27.dcache.tags.data_accesses          72642                       # Number of data accesses
system.cpu27.dcache.ReadReq_hits::cpu27.data        33646                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_hits::total         33646                       # number of ReadReq hits
system.cpu27.dcache.WriteReq_hits::cpu27.data          222                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_hits::total          222                       # number of WriteReq hits
system.cpu27.dcache.SoftPFReq_hits::cpu27.data            2                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu27.dcache.LoadLockedReq_hits::cpu27.data            1                       # number of LoadLockedReq hits
system.cpu27.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu27.dcache.demand_hits::cpu27.data        33868                       # number of demand (read+write) hits
system.cpu27.dcache.demand_hits::total          33868                       # number of demand (read+write) hits
system.cpu27.dcache.overall_hits::cpu27.data        33870                       # number of overall hits
system.cpu27.dcache.overall_hits::total         33870                       # number of overall hits
system.cpu27.dcache.ReadReq_misses::cpu27.data         1668                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_misses::total         1668                       # number of ReadReq misses
system.cpu27.dcache.WriteReq_misses::cpu27.data          278                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu27.dcache.SoftPFReq_misses::cpu27.data            1                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu27.dcache.LoadLockedReq_misses::cpu27.data           24                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu27.dcache.StoreCondReq_misses::cpu27.data           11                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu27.dcache.demand_misses::cpu27.data         1946                       # number of demand (read+write) misses
system.cpu27.dcache.demand_misses::total         1946                       # number of demand (read+write) misses
system.cpu27.dcache.overall_misses::cpu27.data         1947                       # number of overall misses
system.cpu27.dcache.overall_misses::total         1947                       # number of overall misses
system.cpu27.dcache.ReadReq_miss_latency::cpu27.data     44646998                       # number of ReadReq miss cycles
system.cpu27.dcache.ReadReq_miss_latency::total     44646998                       # number of ReadReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::cpu27.data      8821500                       # number of WriteReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::total      8821500                       # number of WriteReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::cpu27.data       272911                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::total       272911                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::cpu27.data        12000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.StoreCondFailReq_miss_latency::cpu27.data       125500                       # number of StoreCondFailReq miss cycles
system.cpu27.dcache.StoreCondFailReq_miss_latency::total       125500                       # number of StoreCondFailReq miss cycles
system.cpu27.dcache.demand_miss_latency::cpu27.data     53468498                       # number of demand (read+write) miss cycles
system.cpu27.dcache.demand_miss_latency::total     53468498                       # number of demand (read+write) miss cycles
system.cpu27.dcache.overall_miss_latency::cpu27.data     53468498                       # number of overall miss cycles
system.cpu27.dcache.overall_miss_latency::total     53468498                       # number of overall miss cycles
system.cpu27.dcache.ReadReq_accesses::cpu27.data        35314                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_accesses::total        35314                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::cpu27.data          500                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::total          500                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::cpu27.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::cpu27.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::cpu27.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.demand_accesses::cpu27.data        35814                       # number of demand (read+write) accesses
system.cpu27.dcache.demand_accesses::total        35814                       # number of demand (read+write) accesses
system.cpu27.dcache.overall_accesses::cpu27.data        35817                       # number of overall (read+write) accesses
system.cpu27.dcache.overall_accesses::total        35817                       # number of overall (read+write) accesses
system.cpu27.dcache.ReadReq_miss_rate::cpu27.data     0.047233                       # miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_miss_rate::total     0.047233                       # miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_miss_rate::cpu27.data     0.556000                       # miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_miss_rate::total     0.556000                       # miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::cpu27.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::cpu27.data     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::total     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::cpu27.data            1                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_miss_rate::cpu27.data     0.054336                       # miss rate for demand accesses
system.cpu27.dcache.demand_miss_rate::total     0.054336                       # miss rate for demand accesses
system.cpu27.dcache.overall_miss_rate::cpu27.data     0.054360                       # miss rate for overall accesses
system.cpu27.dcache.overall_miss_rate::total     0.054360                       # miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_miss_latency::cpu27.data 26766.785372                       # average ReadReq miss latency
system.cpu27.dcache.ReadReq_avg_miss_latency::total 26766.785372                       # average ReadReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::cpu27.data 31732.014388                       # average WriteReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::total 31732.014388                       # average WriteReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::cpu27.data 11371.291667                       # average LoadLockedReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::total 11371.291667                       # average LoadLockedReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::cpu27.data  1090.909091                       # average StoreCondReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::total  1090.909091                       # average StoreCondReq miss latency
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::cpu27.data          inf                       # average StoreCondFailReq miss latency
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu27.dcache.demand_avg_miss_latency::cpu27.data 27476.103803                       # average overall miss latency
system.cpu27.dcache.demand_avg_miss_latency::total 27476.103803                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::cpu27.data 27461.991782                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::total 27461.991782                       # average overall miss latency
system.cpu27.dcache.blocked_cycles::no_mshrs         8331                       # number of cycles access was blocked
system.cpu27.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_mshrs             493                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_mshrs    16.898580                       # average number of cycles each access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu27.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu27.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu27.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu27.dcache.writebacks::total             134                       # number of writebacks
system.cpu27.dcache.ReadReq_mshr_hits::cpu27.data          899                       # number of ReadReq MSHR hits
system.cpu27.dcache.ReadReq_mshr_hits::total          899                       # number of ReadReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::cpu27.data          143                       # number of WriteReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu27.dcache.demand_mshr_hits::cpu27.data         1042                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.demand_mshr_hits::total         1042                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.overall_mshr_hits::cpu27.data         1042                       # number of overall MSHR hits
system.cpu27.dcache.overall_mshr_hits::total         1042                       # number of overall MSHR hits
system.cpu27.dcache.ReadReq_mshr_misses::cpu27.data          769                       # number of ReadReq MSHR misses
system.cpu27.dcache.ReadReq_mshr_misses::total          769                       # number of ReadReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::cpu27.data          135                       # number of WriteReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::cpu27.data            1                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::cpu27.data           24                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::cpu27.data           11                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.demand_mshr_misses::cpu27.data          904                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.overall_mshr_misses::cpu27.data          905                       # number of overall MSHR misses
system.cpu27.dcache.overall_mshr_misses::total          905                       # number of overall MSHR misses
system.cpu27.dcache.ReadReq_mshr_miss_latency::cpu27.data     21486501                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_latency::total     21486501                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::cpu27.data      3219500                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::total      3219500                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::cpu27.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::cpu27.data       220089                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::total       220089                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::cpu27.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::cpu27.data       113500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::total       113500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::cpu27.data     24706001                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::total     24706001                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::cpu27.data     24708501                       # number of overall MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::total     24708501                       # number of overall MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_rate::cpu27.data     0.021776                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_mshr_miss_rate::total     0.021776                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::cpu27.data     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::total     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::cpu27.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::cpu27.data     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::cpu27.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_mshr_miss_rate::cpu27.data     0.025242                       # mshr miss rate for demand accesses
system.cpu27.dcache.demand_mshr_miss_rate::total     0.025242                       # mshr miss rate for demand accesses
system.cpu27.dcache.overall_mshr_miss_rate::cpu27.data     0.025267                       # mshr miss rate for overall accesses
system.cpu27.dcache.overall_mshr_miss_rate::total     0.025267                       # mshr miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::cpu27.data 27940.833550                       # average ReadReq mshr miss latency
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::total 27940.833550                       # average ReadReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::cpu27.data 23848.148148                       # average WriteReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::total 23848.148148                       # average WriteReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::cpu27.data         2500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu27.data  9170.375000                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9170.375000                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::cpu27.data   681.818182                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::total   681.818182                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu27.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::cpu27.data 27329.647124                       # average overall mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::total 27329.647124                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::cpu27.data 27302.211050                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::total 27302.211050                       # average overall mshr miss latency
system.cpu27.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.icache.tags.replacements               0                       # number of replacements
system.cpu27.icache.tags.tagsinuse          10.925653                       # Cycle average of tags in use
system.cpu27.icache.tags.total_refs             18737                       # Total number of references to valid blocks.
system.cpu27.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu27.icache.tags.avg_refs          353.528302                       # Average number of references to valid blocks.
system.cpu27.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu27.icache.tags.occ_blocks::cpu27.inst    10.925653                       # Average occupied blocks per requestor
system.cpu27.icache.tags.occ_percent::cpu27.inst     0.021339                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_percent::total     0.021339                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu27.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu27.icache.tags.tag_accesses           37655                       # Number of tag accesses
system.cpu27.icache.tags.data_accesses          37655                       # Number of data accesses
system.cpu27.icache.ReadReq_hits::cpu27.inst        18737                       # number of ReadReq hits
system.cpu27.icache.ReadReq_hits::total         18737                       # number of ReadReq hits
system.cpu27.icache.demand_hits::cpu27.inst        18737                       # number of demand (read+write) hits
system.cpu27.icache.demand_hits::total          18737                       # number of demand (read+write) hits
system.cpu27.icache.overall_hits::cpu27.inst        18737                       # number of overall hits
system.cpu27.icache.overall_hits::total         18737                       # number of overall hits
system.cpu27.icache.ReadReq_misses::cpu27.inst           64                       # number of ReadReq misses
system.cpu27.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu27.icache.demand_misses::cpu27.inst           64                       # number of demand (read+write) misses
system.cpu27.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu27.icache.overall_misses::cpu27.inst           64                       # number of overall misses
system.cpu27.icache.overall_misses::total           64                       # number of overall misses
system.cpu27.icache.ReadReq_miss_latency::cpu27.inst      2472498                       # number of ReadReq miss cycles
system.cpu27.icache.ReadReq_miss_latency::total      2472498                       # number of ReadReq miss cycles
system.cpu27.icache.demand_miss_latency::cpu27.inst      2472498                       # number of demand (read+write) miss cycles
system.cpu27.icache.demand_miss_latency::total      2472498                       # number of demand (read+write) miss cycles
system.cpu27.icache.overall_miss_latency::cpu27.inst      2472498                       # number of overall miss cycles
system.cpu27.icache.overall_miss_latency::total      2472498                       # number of overall miss cycles
system.cpu27.icache.ReadReq_accesses::cpu27.inst        18801                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_accesses::total        18801                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.demand_accesses::cpu27.inst        18801                       # number of demand (read+write) accesses
system.cpu27.icache.demand_accesses::total        18801                       # number of demand (read+write) accesses
system.cpu27.icache.overall_accesses::cpu27.inst        18801                       # number of overall (read+write) accesses
system.cpu27.icache.overall_accesses::total        18801                       # number of overall (read+write) accesses
system.cpu27.icache.ReadReq_miss_rate::cpu27.inst     0.003404                       # miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_miss_rate::total     0.003404                       # miss rate for ReadReq accesses
system.cpu27.icache.demand_miss_rate::cpu27.inst     0.003404                       # miss rate for demand accesses
system.cpu27.icache.demand_miss_rate::total     0.003404                       # miss rate for demand accesses
system.cpu27.icache.overall_miss_rate::cpu27.inst     0.003404                       # miss rate for overall accesses
system.cpu27.icache.overall_miss_rate::total     0.003404                       # miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_miss_latency::cpu27.inst 38632.781250                       # average ReadReq miss latency
system.cpu27.icache.ReadReq_avg_miss_latency::total 38632.781250                       # average ReadReq miss latency
system.cpu27.icache.demand_avg_miss_latency::cpu27.inst 38632.781250                       # average overall miss latency
system.cpu27.icache.demand_avg_miss_latency::total 38632.781250                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::cpu27.inst 38632.781250                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::total 38632.781250                       # average overall miss latency
system.cpu27.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu27.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu27.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.icache.fast_writes                     0                       # number of fast writes performed
system.cpu27.icache.cache_copies                    0                       # number of cache copies performed
system.cpu27.icache.ReadReq_mshr_hits::cpu27.inst           11                       # number of ReadReq MSHR hits
system.cpu27.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu27.icache.demand_mshr_hits::cpu27.inst           11                       # number of demand (read+write) MSHR hits
system.cpu27.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu27.icache.overall_mshr_hits::cpu27.inst           11                       # number of overall MSHR hits
system.cpu27.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu27.icache.ReadReq_mshr_misses::cpu27.inst           53                       # number of ReadReq MSHR misses
system.cpu27.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu27.icache.demand_mshr_misses::cpu27.inst           53                       # number of demand (read+write) MSHR misses
system.cpu27.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu27.icache.overall_mshr_misses::cpu27.inst           53                       # number of overall MSHR misses
system.cpu27.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu27.icache.ReadReq_mshr_miss_latency::cpu27.inst      1994501                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_latency::total      1994501                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::cpu27.inst      1994501                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::total      1994501                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::cpu27.inst      1994501                       # number of overall MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::total      1994501                       # number of overall MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_rate::cpu27.inst     0.002819                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_mshr_miss_rate::total     0.002819                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.demand_mshr_miss_rate::cpu27.inst     0.002819                       # mshr miss rate for demand accesses
system.cpu27.icache.demand_mshr_miss_rate::total     0.002819                       # mshr miss rate for demand accesses
system.cpu27.icache.overall_mshr_miss_rate::cpu27.inst     0.002819                       # mshr miss rate for overall accesses
system.cpu27.icache.overall_mshr_miss_rate::total     0.002819                       # mshr miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::cpu27.inst 37632.094340                       # average ReadReq mshr miss latency
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::total 37632.094340                       # average ReadReq mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::cpu27.inst 37632.094340                       # average overall mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::total 37632.094340                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::cpu27.inst 37632.094340                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::total 37632.094340                       # average overall mshr miss latency
system.cpu27.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.branchPred.lookups                 12996                       # Number of BP lookups
system.cpu28.branchPred.condPredicted           12761                       # Number of conditional branches predicted
system.cpu28.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu28.branchPred.BTBLookups              11451                       # Number of BTB lookups
system.cpu28.branchPred.BTBHits                 10940                       # Number of BTB hits
system.cpu28.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu28.branchPred.BTBHitPct           95.537508                       # BTB Hit Percentage
system.cpu28.branchPred.usedRAS                    73                       # Number of times the RAS was used to get a target.
system.cpu28.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu28.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.inst_hits                          0                       # ITB inst hits
system.cpu28.dtb.inst_misses                        0                       # ITB inst misses
system.cpu28.dtb.read_hits                          0                       # DTB read hits
system.cpu28.dtb.read_misses                        0                       # DTB read misses
system.cpu28.dtb.write_hits                         0                       # DTB write hits
system.cpu28.dtb.write_misses                       0                       # DTB write misses
system.cpu28.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.read_accesses                      0                       # DTB read accesses
system.cpu28.dtb.write_accesses                     0                       # DTB write accesses
system.cpu28.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.dtb.hits                               0                       # DTB hits
system.cpu28.dtb.misses                             0                       # DTB misses
system.cpu28.dtb.accesses                           0                       # DTB accesses
system.cpu28.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.itb.walker.walks                       0                       # Table walker walks requested
system.cpu28.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.inst_hits                          0                       # ITB inst hits
system.cpu28.itb.inst_misses                        0                       # ITB inst misses
system.cpu28.itb.read_hits                          0                       # DTB read hits
system.cpu28.itb.read_misses                        0                       # DTB read misses
system.cpu28.itb.write_hits                         0                       # DTB write hits
system.cpu28.itb.write_misses                       0                       # DTB write misses
system.cpu28.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.read_accesses                      0                       # DTB read accesses
system.cpu28.itb.write_accesses                     0                       # DTB write accesses
system.cpu28.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.itb.hits                               0                       # DTB hits
system.cpu28.itb.misses                             0                       # DTB misses
system.cpu28.itb.accesses                           0                       # DTB accesses
system.cpu28.numCycles                          83059                       # number of cpu cycles simulated
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.fetch.icacheStallCycles            19682                       # Number of cycles fetch is stalled on an Icache miss
system.cpu28.fetch.Insts                       154517                       # Number of instructions fetch has processed
system.cpu28.fetch.Branches                     12996                       # Number of branches that fetch encountered
system.cpu28.fetch.predictedBranches            11013                       # Number of branches that fetch has predicted taken
system.cpu28.fetch.Cycles                       60693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu28.fetch.SquashCycles                   503                       # Number of cycles fetch has spent squashing
system.cpu28.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu28.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu28.fetch.CacheLines                   18793                       # Number of cache lines fetched
system.cpu28.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu28.fetch.rateDist::samples            80634                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::mean            1.928517                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::stdev           2.996631                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::0                  52479     65.08%     65.08% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::1                   2747      3.41%     68.49% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::2                   1878      2.33%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::3                   2723      3.38%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::4                   2127      2.64%     76.83% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::5                   1969      2.44%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::6                   2284      2.83%     82.11% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::7                   6641      8.24%     90.34% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::8                   7786      9.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::total              80634                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.branchRate                0.156467                       # Number of branch fetches per cycle
system.cpu28.fetch.rate                      1.860328                       # Number of inst fetches per cycle
system.cpu28.decode.IdleCycles                   7518                       # Number of cycles decode is idle
system.cpu28.decode.BlockedCycles               53895                       # Number of cycles decode is blocked
system.cpu28.decode.RunCycles                    2452                       # Number of cycles decode is running
system.cpu28.decode.UnblockCycles               16547                       # Number of cycles decode is unblocking
system.cpu28.decode.SquashCycles                  222                       # Number of cycles decode is squashing
system.cpu28.decode.BranchResolved                110                       # Number of times decode resolved a branch
system.cpu28.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu28.decode.DecodedInsts               149578                       # Number of instructions handled by decode
system.cpu28.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu28.rename.SquashCycles                  222                       # Number of cycles rename is squashing
system.cpu28.rename.IdleCycles                  12482                       # Number of cycles rename is idle
system.cpu28.rename.BlockCycles                 10012                       # Number of cycles rename is blocking
system.cpu28.rename.serializeStallCycles         1162                       # count of cycles rename stalled for serializing inst
system.cpu28.rename.RunCycles                   13857                       # Number of cycles rename is running
system.cpu28.rename.UnblockCycles               42899                       # Number of cycles rename is unblocking
system.cpu28.rename.RenamedInsts               148575                       # Number of instructions processed by rename
system.cpu28.rename.ROBFullEvents                  51                       # Number of times rename has blocked due to ROB full
system.cpu28.rename.IQFullEvents                40650                       # Number of times rename has blocked due to IQ full
system.cpu28.rename.LQFullEvents                  593                       # Number of times rename has blocked due to LQ full
system.cpu28.rename.RenamedOperands            203001                       # Number of destination operands rename has renamed
system.cpu28.rename.RenameLookups              731863                       # Number of register rename lookups that rename has made
system.cpu28.rename.int_rename_lookups         242082                       # Number of integer rename lookups
system.cpu28.rename.CommittedMaps              189694                       # Number of HB maps that are committed
system.cpu28.rename.UndoneMaps                  13304                       # Number of HB maps that are undone due to squashing
system.cpu28.rename.serializingInsts               22                       # count of serializing insts renamed
system.cpu28.rename.tempSerializingInsts           22                       # count of temporary serializing insts renamed
system.cpu28.rename.skidInsts                   79332                       # count of insts added to the skid buffer
system.cpu28.memDep0.insertedLoads              37575                       # Number of loads inserted to the mem dependence unit.
system.cpu28.memDep0.insertedStores               935                       # Number of stores inserted to the mem dependence unit.
system.cpu28.memDep0.conflictingLoads             341                       # Number of conflicting loads.
system.cpu28.memDep0.conflictingStores             34                       # Number of conflicting stores.
system.cpu28.iq.iqInstsAdded                   147425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu28.iq.iqNonSpecInstsAdded                37                       # Number of non-speculative instructions added to the IQ
system.cpu28.iq.iqInstsIssued                  145238                       # Number of instructions issued
system.cpu28.iq.iqSquashedInstsIssued             813                       # Number of squashed instructions issued
system.cpu28.iq.iqSquashedInstsExamined          9565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu28.iq.iqSquashedOperandsExamined        43560                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu28.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu28.iq.issued_per_cycle::samples        80634                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::mean       1.801200                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::stdev      0.581988                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::0              7234      8.97%      8.97% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::1              1562      1.94%     10.91% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::2             71838     89.09%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::total         80634                       # Number of insts issued each cycle
system.cpu28.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu28.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IntAlu               78391     53.97%     53.97% # Type of FU issued
system.cpu28.iq.FU_type_0::IntMult              24580     16.92%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::IntDiv                   0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatAdd                 0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCmp                 0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCvt                 0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMult                0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatDiv                 0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatSqrt                0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAdd                  0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAddAcc               0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAlu                  0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCmp                  0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCvt                  0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMisc                 0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMult                 0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMultAcc              0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShift                0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSqrt                 0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMult            0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.90% # Type of FU issued
system.cpu28.iq.FU_type_0::MemRead              41720     28.73%     99.62% # Type of FU issued
system.cpu28.iq.FU_type_0::MemWrite               547      0.38%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::total               145238                       # Type of FU issued
system.cpu28.iq.rate                         1.748612                       # Inst issue rate
system.cpu28.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu28.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu28.iq.int_inst_queue_reads           371921                       # Number of integer instruction queue reads
system.cpu28.iq.int_inst_queue_writes          157035                       # Number of integer instruction queue writes
system.cpu28.iq.int_inst_queue_wakeup_accesses       138613                       # Number of integer instruction queue wakeup accesses
system.cpu28.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu28.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu28.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu28.iq.int_alu_accesses               145238                       # Number of integer alu accesses
system.cpu28.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu28.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu28.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu28.iew.lsq.thread0.squashedLoads         2563                       # Number of loads squashed
system.cpu28.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu28.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu28.iew.lsq.thread0.squashedStores          423                       # Number of stores squashed
system.cpu28.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu28.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu28.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu28.iew.lsq.thread0.cacheBlocked         6243                       # Number of times an access to memory failed due to the cache being blocked
system.cpu28.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu28.iew.iewSquashCycles                  222                       # Number of cycles IEW is squashing
system.cpu28.iew.iewBlockCycles                  2624                       # Number of cycles IEW is blocking
system.cpu28.iew.iewUnblockCycles                1262                       # Number of cycles IEW is unblocking
system.cpu28.iew.iewDispatchedInsts            147465                       # Number of instructions dispatched to IQ
system.cpu28.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu28.iew.iewDispLoadInsts               37575                       # Number of dispatched load instructions
system.cpu28.iew.iewDispStoreInsts                935                       # Number of dispatched store instructions
system.cpu28.iew.iewDispNonSpecInsts               17                       # Number of dispatched non-speculative instructions
system.cpu28.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu28.iew.iewLSQFullEvents                1133                       # Number of times the LSQ has become full, causing a stall
system.cpu28.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu28.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu28.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu28.iew.branchMispredicts                226                       # Number of branch mispredicts detected at execute
system.cpu28.iew.iewExecutedInsts              145056                       # Number of executed instructions
system.cpu28.iew.iewExecLoadInsts               41567                       # Number of load instructions executed
system.cpu28.iew.iewExecSquashedInsts             180                       # Number of squashed instructions skipped in execute
system.cpu28.iew.exec_swp                           0                       # number of swp insts executed
system.cpu28.iew.exec_nop                           3                       # number of nop insts executed
system.cpu28.iew.exec_refs                      42104                       # number of memory reference insts executed
system.cpu28.iew.exec_branches                  11651                       # Number of branches executed
system.cpu28.iew.exec_stores                      537                       # Number of stores executed
system.cpu28.iew.exec_rate                   1.746421                       # Inst execution rate
system.cpu28.iew.wb_sent                       138636                       # cumulative count of insts sent to commit
system.cpu28.iew.wb_count                      138613                       # cumulative count of insts written-back
system.cpu28.iew.wb_producers                  124889                       # num instructions producing a value
system.cpu28.iew.wb_consumers                  208630                       # num instructions consuming a value
system.cpu28.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu28.iew.wb_rate                     1.668850                       # insts written-back per cycle
system.cpu28.iew.wb_fanout                   0.598615                       # average fanout of values written-back
system.cpu28.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu28.commit.commitSquashedInsts          9507                       # The number of squashed insts skipped by commit
system.cpu28.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu28.commit.branchMispredicts             215                       # The number of times a branch was mispredicted
system.cpu28.commit.committed_per_cycle::samples        79309                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::mean     1.738731                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::stdev     2.347022                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::0        28001     35.31%     35.31% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::1        23406     29.51%     64.82% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::2        12706     16.02%     80.84% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::3         5134      6.47%     87.31% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::4          300      0.38%     87.69% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::5         1801      2.27%     89.96% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::6           55      0.07%     90.03% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::7          106      0.13%     90.17% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::8         7800      9.83%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::total        79309                       # Number of insts commited each cycle
system.cpu28.commit.committedInsts             137618                       # Number of instructions committed
system.cpu28.commit.committedOps               137897                       # Number of ops (including micro ops) committed
system.cpu28.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu28.commit.refs                        35524                       # Number of memory references committed
system.cpu28.commit.loads                       35012                       # Number of loads committed
system.cpu28.commit.membars                        12                       # Number of memory barriers committed
system.cpu28.commit.branches                    11588                       # Number of branches committed
system.cpu28.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu28.commit.int_insts                  126337                       # Number of committed integer instructions.
system.cpu28.commit.function_calls                 20                       # Number of function calls committed.
system.cpu28.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IntAlu          77794     56.41%     56.41% # Class of committed instruction
system.cpu28.commit.op_class_0::IntMult         24579     17.82%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::IntDiv              0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatAdd            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCmp            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCvt            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMult            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatDiv            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatSqrt            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAdd             0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAddAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAlu             0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCmp             0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCvt             0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMisc            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMult            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMultAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShift            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShiftAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSqrt            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAdd            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAlu            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCmp            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCvt            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatDiv            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMisc            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMult            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.24% # Class of committed instruction
system.cpu28.commit.op_class_0::MemRead         35012     25.39%     99.63% # Class of committed instruction
system.cpu28.commit.op_class_0::MemWrite          512      0.37%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::total          137897                       # Class of committed instruction
system.cpu28.commit.bw_lim_events                7800                       # number cycles where commit BW limit reached
system.cpu28.rob.rob_reads                     218887                       # The number of ROB reads
system.cpu28.rob.rob_writes                    296198                       # The number of ROB writes
system.cpu28.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu28.idleCycles                          2425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu28.quiesceCycles                     258475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu28.committedInsts                    137618                       # Number of Instructions Simulated
system.cpu28.committedOps                      137897                       # Number of Ops (including micro ops) Simulated
system.cpu28.cpi                             0.603548                       # CPI: Cycles Per Instruction
system.cpu28.cpi_total                       0.603548                       # CPI: Total CPI of All Threads
system.cpu28.ipc                             1.656870                       # IPC: Instructions Per Cycle
system.cpu28.ipc_total                       1.656870                       # IPC: Total IPC of All Threads
system.cpu28.int_regfile_reads                 234030                       # number of integer regfile reads
system.cpu28.int_regfile_writes                121552                       # number of integer regfile writes
system.cpu28.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu28.cc_regfile_reads                  540615                       # number of cc regfile reads
system.cpu28.cc_regfile_writes                  69097                       # number of cc regfile writes
system.cpu28.misc_regfile_reads                 43082                       # number of misc regfile reads
system.cpu28.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu28.dcache.tags.replacements             338                       # number of replacements
system.cpu28.dcache.tags.tagsinuse         100.685993                       # Cycle average of tags in use
system.cpu28.dcache.tags.total_refs             33876                       # Total number of references to valid blocks.
system.cpu28.dcache.tags.sampled_refs             894                       # Sample count of references to valid blocks.
system.cpu28.dcache.tags.avg_refs           37.892617                       # Average number of references to valid blocks.
system.cpu28.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu28.dcache.tags.occ_blocks::cpu28.data   100.685993                       # Average occupied blocks per requestor
system.cpu28.dcache.tags.occ_percent::cpu28.data     0.098326                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_percent::total     0.098326                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu28.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu28.dcache.tags.tag_accesses           72531                       # Number of tag accesses
system.cpu28.dcache.tags.data_accesses          72531                       # Number of data accesses
system.cpu28.dcache.ReadReq_hits::cpu28.data        33647                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_hits::total         33647                       # number of ReadReq hits
system.cpu28.dcache.WriteReq_hits::cpu28.data          222                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_hits::total          222                       # number of WriteReq hits
system.cpu28.dcache.SoftPFReq_hits::cpu28.data            2                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu28.dcache.demand_hits::cpu28.data        33869                       # number of demand (read+write) hits
system.cpu28.dcache.demand_hits::total          33869                       # number of demand (read+write) hits
system.cpu28.dcache.overall_hits::cpu28.data        33871                       # number of overall hits
system.cpu28.dcache.overall_hits::total         33871                       # number of overall hits
system.cpu28.dcache.ReadReq_misses::cpu28.data         1646                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_misses::total         1646                       # number of ReadReq misses
system.cpu28.dcache.WriteReq_misses::cpu28.data          278                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu28.dcache.SoftPFReq_misses::cpu28.data            1                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu28.dcache.LoadLockedReq_misses::cpu28.data           10                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu28.dcache.StoreCondReq_misses::cpu28.data            4                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu28.dcache.demand_misses::cpu28.data         1924                       # number of demand (read+write) misses
system.cpu28.dcache.demand_misses::total         1924                       # number of demand (read+write) misses
system.cpu28.dcache.overall_misses::cpu28.data         1925                       # number of overall misses
system.cpu28.dcache.overall_misses::total         1925                       # number of overall misses
system.cpu28.dcache.ReadReq_miss_latency::cpu28.data     41915984                       # number of ReadReq miss cycles
system.cpu28.dcache.ReadReq_miss_latency::total     41915984                       # number of ReadReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::cpu28.data      8753000                       # number of WriteReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::total      8753000                       # number of WriteReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::cpu28.data       169974                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::total       169974                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::cpu28.data        12000                       # number of StoreCondReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu28.dcache.StoreCondFailReq_miss_latency::cpu28.data        30500                       # number of StoreCondFailReq miss cycles
system.cpu28.dcache.StoreCondFailReq_miss_latency::total        30500                       # number of StoreCondFailReq miss cycles
system.cpu28.dcache.demand_miss_latency::cpu28.data     50668984                       # number of demand (read+write) miss cycles
system.cpu28.dcache.demand_miss_latency::total     50668984                       # number of demand (read+write) miss cycles
system.cpu28.dcache.overall_miss_latency::cpu28.data     50668984                       # number of overall miss cycles
system.cpu28.dcache.overall_miss_latency::total     50668984                       # number of overall miss cycles
system.cpu28.dcache.ReadReq_accesses::cpu28.data        35293                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_accesses::total        35293                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::cpu28.data          500                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::total          500                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::cpu28.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::cpu28.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::cpu28.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.demand_accesses::cpu28.data        35793                       # number of demand (read+write) accesses
system.cpu28.dcache.demand_accesses::total        35793                       # number of demand (read+write) accesses
system.cpu28.dcache.overall_accesses::cpu28.data        35796                       # number of overall (read+write) accesses
system.cpu28.dcache.overall_accesses::total        35796                       # number of overall (read+write) accesses
system.cpu28.dcache.ReadReq_miss_rate::cpu28.data     0.046638                       # miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_miss_rate::total     0.046638                       # miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_miss_rate::cpu28.data     0.556000                       # miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_miss_rate::total     0.556000                       # miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::cpu28.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::cpu28.data            1                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::cpu28.data            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_miss_rate::cpu28.data     0.053754                       # miss rate for demand accesses
system.cpu28.dcache.demand_miss_rate::total     0.053754                       # miss rate for demand accesses
system.cpu28.dcache.overall_miss_rate::cpu28.data     0.053777                       # miss rate for overall accesses
system.cpu28.dcache.overall_miss_rate::total     0.053777                       # miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_miss_latency::cpu28.data 25465.360875                       # average ReadReq miss latency
system.cpu28.dcache.ReadReq_avg_miss_latency::total 25465.360875                       # average ReadReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::cpu28.data 31485.611511                       # average WriteReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::total 31485.611511                       # average WriteReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::cpu28.data 16997.400000                       # average LoadLockedReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::total 16997.400000                       # average LoadLockedReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::cpu28.data         3000                       # average StoreCondReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::cpu28.data          inf                       # average StoreCondFailReq miss latency
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu28.dcache.demand_avg_miss_latency::cpu28.data 26335.230769                       # average overall miss latency
system.cpu28.dcache.demand_avg_miss_latency::total 26335.230769                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::cpu28.data 26321.550130                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::total 26321.550130                       # average overall miss latency
system.cpu28.dcache.blocked_cycles::no_mshrs         7842                       # number of cycles access was blocked
system.cpu28.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_mshrs             480                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_mshrs    16.337500                       # average number of cycles each access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu28.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu28.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu28.dcache.writebacks::writebacks          135                       # number of writebacks
system.cpu28.dcache.writebacks::total             135                       # number of writebacks
system.cpu28.dcache.ReadReq_mshr_hits::cpu28.data          881                       # number of ReadReq MSHR hits
system.cpu28.dcache.ReadReq_mshr_hits::total          881                       # number of ReadReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::cpu28.data          143                       # number of WriteReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu28.dcache.demand_mshr_hits::cpu28.data         1024                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.demand_mshr_hits::total         1024                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.overall_mshr_hits::cpu28.data         1024                       # number of overall MSHR hits
system.cpu28.dcache.overall_mshr_hits::total         1024                       # number of overall MSHR hits
system.cpu28.dcache.ReadReq_mshr_misses::cpu28.data          765                       # number of ReadReq MSHR misses
system.cpu28.dcache.ReadReq_mshr_misses::total          765                       # number of ReadReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::cpu28.data          135                       # number of WriteReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::cpu28.data            1                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::cpu28.data           10                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::cpu28.data            4                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.demand_mshr_misses::cpu28.data          900                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.demand_mshr_misses::total          900                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.overall_mshr_misses::cpu28.data          901                       # number of overall MSHR misses
system.cpu28.dcache.overall_mshr_misses::total          901                       # number of overall MSHR misses
system.cpu28.dcache.ReadReq_mshr_miss_latency::cpu28.data     20307002                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_latency::total     20307002                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::cpu28.data      3243500                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::total      3243500                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::cpu28.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::cpu28.data       150026                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::total       150026                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::cpu28.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::cpu28.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::cpu28.data     23550502                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::total     23550502                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::cpu28.data     23553002                       # number of overall MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::total     23553002                       # number of overall MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_rate::cpu28.data     0.021676                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_mshr_miss_rate::total     0.021676                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::cpu28.data     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::total     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::cpu28.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::cpu28.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::cpu28.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_mshr_miss_rate::cpu28.data     0.025145                       # mshr miss rate for demand accesses
system.cpu28.dcache.demand_mshr_miss_rate::total     0.025145                       # mshr miss rate for demand accesses
system.cpu28.dcache.overall_mshr_miss_rate::cpu28.data     0.025170                       # mshr miss rate for overall accesses
system.cpu28.dcache.overall_mshr_miss_rate::total     0.025170                       # mshr miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::cpu28.data 26545.100654                       # average ReadReq mshr miss latency
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::total 26545.100654                       # average ReadReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::cpu28.data 24025.925926                       # average WriteReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::total 24025.925926                       # average WriteReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::cpu28.data         2500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu28.data 15002.600000                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15002.600000                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::cpu28.data         1875                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu28.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::cpu28.data 26167.224444                       # average overall mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::total 26167.224444                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::cpu28.data 26140.956715                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::total 26140.956715                       # average overall mshr miss latency
system.cpu28.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.icache.tags.replacements               0                       # number of replacements
system.cpu28.icache.tags.tagsinuse          10.868753                       # Cycle average of tags in use
system.cpu28.icache.tags.total_refs             18729                       # Total number of references to valid blocks.
system.cpu28.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu28.icache.tags.avg_refs          353.377358                       # Average number of references to valid blocks.
system.cpu28.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu28.icache.tags.occ_blocks::cpu28.inst    10.868753                       # Average occupied blocks per requestor
system.cpu28.icache.tags.occ_percent::cpu28.inst     0.021228                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_percent::total     0.021228                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu28.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu28.icache.tags.tag_accesses           37639                       # Number of tag accesses
system.cpu28.icache.tags.data_accesses          37639                       # Number of data accesses
system.cpu28.icache.ReadReq_hits::cpu28.inst        18729                       # number of ReadReq hits
system.cpu28.icache.ReadReq_hits::total         18729                       # number of ReadReq hits
system.cpu28.icache.demand_hits::cpu28.inst        18729                       # number of demand (read+write) hits
system.cpu28.icache.demand_hits::total          18729                       # number of demand (read+write) hits
system.cpu28.icache.overall_hits::cpu28.inst        18729                       # number of overall hits
system.cpu28.icache.overall_hits::total         18729                       # number of overall hits
system.cpu28.icache.ReadReq_misses::cpu28.inst           64                       # number of ReadReq misses
system.cpu28.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu28.icache.demand_misses::cpu28.inst           64                       # number of demand (read+write) misses
system.cpu28.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu28.icache.overall_misses::cpu28.inst           64                       # number of overall misses
system.cpu28.icache.overall_misses::total           64                       # number of overall misses
system.cpu28.icache.ReadReq_miss_latency::cpu28.inst      2415502                       # number of ReadReq miss cycles
system.cpu28.icache.ReadReq_miss_latency::total      2415502                       # number of ReadReq miss cycles
system.cpu28.icache.demand_miss_latency::cpu28.inst      2415502                       # number of demand (read+write) miss cycles
system.cpu28.icache.demand_miss_latency::total      2415502                       # number of demand (read+write) miss cycles
system.cpu28.icache.overall_miss_latency::cpu28.inst      2415502                       # number of overall miss cycles
system.cpu28.icache.overall_miss_latency::total      2415502                       # number of overall miss cycles
system.cpu28.icache.ReadReq_accesses::cpu28.inst        18793                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_accesses::total        18793                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.demand_accesses::cpu28.inst        18793                       # number of demand (read+write) accesses
system.cpu28.icache.demand_accesses::total        18793                       # number of demand (read+write) accesses
system.cpu28.icache.overall_accesses::cpu28.inst        18793                       # number of overall (read+write) accesses
system.cpu28.icache.overall_accesses::total        18793                       # number of overall (read+write) accesses
system.cpu28.icache.ReadReq_miss_rate::cpu28.inst     0.003406                       # miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_miss_rate::total     0.003406                       # miss rate for ReadReq accesses
system.cpu28.icache.demand_miss_rate::cpu28.inst     0.003406                       # miss rate for demand accesses
system.cpu28.icache.demand_miss_rate::total     0.003406                       # miss rate for demand accesses
system.cpu28.icache.overall_miss_rate::cpu28.inst     0.003406                       # miss rate for overall accesses
system.cpu28.icache.overall_miss_rate::total     0.003406                       # miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_miss_latency::cpu28.inst 37742.218750                       # average ReadReq miss latency
system.cpu28.icache.ReadReq_avg_miss_latency::total 37742.218750                       # average ReadReq miss latency
system.cpu28.icache.demand_avg_miss_latency::cpu28.inst 37742.218750                       # average overall miss latency
system.cpu28.icache.demand_avg_miss_latency::total 37742.218750                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::cpu28.inst 37742.218750                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::total 37742.218750                       # average overall miss latency
system.cpu28.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu28.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu28.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.icache.fast_writes                     0                       # number of fast writes performed
system.cpu28.icache.cache_copies                    0                       # number of cache copies performed
system.cpu28.icache.ReadReq_mshr_hits::cpu28.inst           11                       # number of ReadReq MSHR hits
system.cpu28.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu28.icache.demand_mshr_hits::cpu28.inst           11                       # number of demand (read+write) MSHR hits
system.cpu28.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu28.icache.overall_mshr_hits::cpu28.inst           11                       # number of overall MSHR hits
system.cpu28.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu28.icache.ReadReq_mshr_misses::cpu28.inst           53                       # number of ReadReq MSHR misses
system.cpu28.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu28.icache.demand_mshr_misses::cpu28.inst           53                       # number of demand (read+write) MSHR misses
system.cpu28.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu28.icache.overall_mshr_misses::cpu28.inst           53                       # number of overall MSHR misses
system.cpu28.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu28.icache.ReadReq_mshr_miss_latency::cpu28.inst      2043249                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_latency::total      2043249                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::cpu28.inst      2043249                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::total      2043249                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::cpu28.inst      2043249                       # number of overall MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::total      2043249                       # number of overall MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_rate::cpu28.inst     0.002820                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_mshr_miss_rate::total     0.002820                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.demand_mshr_miss_rate::cpu28.inst     0.002820                       # mshr miss rate for demand accesses
system.cpu28.icache.demand_mshr_miss_rate::total     0.002820                       # mshr miss rate for demand accesses
system.cpu28.icache.overall_mshr_miss_rate::cpu28.inst     0.002820                       # mshr miss rate for overall accesses
system.cpu28.icache.overall_mshr_miss_rate::total     0.002820                       # mshr miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::cpu28.inst 38551.867925                       # average ReadReq mshr miss latency
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::total 38551.867925                       # average ReadReq mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::cpu28.inst 38551.867925                       # average overall mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::total 38551.867925                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::cpu28.inst 38551.867925                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::total 38551.867925                       # average overall mshr miss latency
system.cpu28.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.branchPred.lookups                 12642                       # Number of BP lookups
system.cpu29.branchPred.condPredicted           12407                       # Number of conditional branches predicted
system.cpu29.branchPred.condIncorrect             245                       # Number of conditional branches incorrect
system.cpu29.branchPred.BTBLookups              11151                       # Number of BTB lookups
system.cpu29.branchPred.BTBHits                 10750                       # Number of BTB hits
system.cpu29.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu29.branchPred.BTBHitPct           96.403910                       # BTB Hit Percentage
system.cpu29.branchPred.usedRAS                    73                       # Number of times the RAS was used to get a target.
system.cpu29.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu29.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.inst_hits                          0                       # ITB inst hits
system.cpu29.dtb.inst_misses                        0                       # ITB inst misses
system.cpu29.dtb.read_hits                          0                       # DTB read hits
system.cpu29.dtb.read_misses                        0                       # DTB read misses
system.cpu29.dtb.write_hits                         0                       # DTB write hits
system.cpu29.dtb.write_misses                       0                       # DTB write misses
system.cpu29.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.read_accesses                      0                       # DTB read accesses
system.cpu29.dtb.write_accesses                     0                       # DTB write accesses
system.cpu29.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.dtb.hits                               0                       # DTB hits
system.cpu29.dtb.misses                             0                       # DTB misses
system.cpu29.dtb.accesses                           0                       # DTB accesses
system.cpu29.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.itb.walker.walks                       0                       # Table walker walks requested
system.cpu29.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.inst_hits                          0                       # ITB inst hits
system.cpu29.itb.inst_misses                        0                       # ITB inst misses
system.cpu29.itb.read_hits                          0                       # DTB read hits
system.cpu29.itb.read_misses                        0                       # DTB read misses
system.cpu29.itb.write_hits                         0                       # DTB write hits
system.cpu29.itb.write_misses                       0                       # DTB write misses
system.cpu29.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.read_accesses                      0                       # DTB read accesses
system.cpu29.itb.write_accesses                     0                       # DTB write accesses
system.cpu29.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.itb.hits                               0                       # DTB hits
system.cpu29.itb.misses                             0                       # DTB misses
system.cpu29.itb.accesses                           0                       # DTB accesses
system.cpu29.numCycles                          82515                       # number of cpu cycles simulated
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.fetch.icacheStallCycles            19579                       # Number of cycles fetch is stalled on an Icache miss
system.cpu29.fetch.Insts                       153269                       # Number of instructions fetch has processed
system.cpu29.fetch.Branches                     12642                       # Number of branches that fetch encountered
system.cpu29.fetch.predictedBranches            10823                       # Number of branches that fetch has predicted taken
system.cpu29.fetch.Cycles                       60535                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu29.fetch.SquashCycles                   509                       # Number of cycles fetch has spent squashing
system.cpu29.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu29.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu29.fetch.CacheLines                   18743                       # Number of cache lines fetched
system.cpu29.fetch.IcacheSquashes                  77                       # Number of outstanding Icache misses that were squashed
system.cpu29.fetch.rateDist::samples            80376                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::mean            1.919304                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::stdev           3.011825                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::0                  52984     65.92%     65.92% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::1                   2399      2.98%     68.90% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::2                   1607      2.00%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::3                   2710      3.37%     74.28% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::4                   2253      2.80%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::5                   1594      1.98%     79.06% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::6                   2683      3.34%     82.40% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::7                   5725      7.12%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::8                   8421     10.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::total              80376                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.branchRate                0.153209                       # Number of branch fetches per cycle
system.cpu29.fetch.rate                      1.857468                       # Number of inst fetches per cycle
system.cpu29.decode.IdleCycles                   7519                       # Number of cycles decode is idle
system.cpu29.decode.BlockedCycles               53714                       # Number of cycles decode is blocked
system.cpu29.decode.RunCycles                    2311                       # Number of cycles decode is running
system.cpu29.decode.UnblockCycles               16607                       # Number of cycles decode is unblocking
system.cpu29.decode.SquashCycles                  225                       # Number of cycles decode is squashing
system.cpu29.decode.BranchResolved                109                       # Number of times decode resolved a branch
system.cpu29.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu29.decode.DecodedInsts               148519                       # Number of instructions handled by decode
system.cpu29.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu29.rename.SquashCycles                  225                       # Number of cycles rename is squashing
system.cpu29.rename.IdleCycles                  12708                       # Number of cycles rename is idle
system.cpu29.rename.BlockCycles                  9766                       # Number of cycles rename is blocking
system.cpu29.rename.serializeStallCycles         1384                       # count of cycles rename stalled for serializing inst
system.cpu29.rename.RunCycles                   13520                       # Number of cycles rename is running
system.cpu29.rename.UnblockCycles               42773                       # Number of cycles rename is unblocking
system.cpu29.rename.RenamedInsts               147463                       # Number of instructions processed by rename
system.cpu29.rename.ROBFullEvents                  34                       # Number of times rename has blocked due to ROB full
system.cpu29.rename.IQFullEvents                40670                       # Number of times rename has blocked due to IQ full
system.cpu29.rename.LQFullEvents                  396                       # Number of times rename has blocked due to LQ full
system.cpu29.rename.RenamedOperands            200797                       # Number of destination operands rename has renamed
system.cpu29.rename.RenameLookups              726367                       # Number of register rename lookups that rename has made
system.cpu29.rename.int_rename_lookups         240562                       # Number of integer rename lookups
system.cpu29.rename.CommittedMaps              187222                       # Number of HB maps that are committed
system.cpu29.rename.UndoneMaps                  13571                       # Number of HB maps that are undone due to squashing
system.cpu29.rename.serializingInsts               27                       # count of serializing insts renamed
system.cpu29.rename.tempSerializingInsts           27                       # count of temporary serializing insts renamed
system.cpu29.rename.skidInsts                   81062                       # count of insts added to the skid buffer
system.cpu29.memDep0.insertedLoads              37494                       # Number of loads inserted to the mem dependence unit.
system.cpu29.memDep0.insertedStores               957                       # Number of stores inserted to the mem dependence unit.
system.cpu29.memDep0.conflictingLoads             343                       # Number of conflicting loads.
system.cpu29.memDep0.conflictingStores             36                       # Number of conflicting stores.
system.cpu29.iq.iqInstsAdded                   146417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu29.iq.iqNonSpecInstsAdded                42                       # Number of non-speculative instructions added to the IQ
system.cpu29.iq.iqInstsIssued                  144109                       # Number of instructions issued
system.cpu29.iq.iqSquashedInstsIssued             905                       # Number of squashed instructions issued
system.cpu29.iq.iqSquashedInstsExamined          9871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu29.iq.iqSquashedOperandsExamined        45389                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu29.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu29.iq.issued_per_cycle::samples        80376                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::mean       1.792936                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::stdev      0.593221                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::0              7544      9.39%      9.39% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::1              1555      1.93%     11.32% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::2             71277     88.68%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::total         80376                       # Number of insts issued each cycle
system.cpu29.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu29.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IntAlu               77175     53.55%     53.55% # Type of FU issued
system.cpu29.iq.FU_type_0::IntMult              24580     17.06%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::IntDiv                   0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatAdd                 0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCmp                 0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCvt                 0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMult                0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatDiv                 0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatSqrt                0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAdd                  0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAddAcc               0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAlu                  0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCmp                  0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCvt                  0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMisc                 0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMult                 0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMultAcc              0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShift                0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSqrt                 0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMult            0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.61% # Type of FU issued
system.cpu29.iq.FU_type_0::MemRead              41803     29.01%     99.62% # Type of FU issued
system.cpu29.iq.FU_type_0::MemWrite               551      0.38%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::total               144109                       # Type of FU issued
system.cpu29.iq.rate                         1.746458                       # Inst issue rate
system.cpu29.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu29.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu29.iq.int_inst_queue_reads           369497                       # Number of integer instruction queue reads
system.cpu29.iq.int_inst_queue_writes          156339                       # Number of integer instruction queue writes
system.cpu29.iq.int_inst_queue_wakeup_accesses       137238                       # Number of integer instruction queue wakeup accesses
system.cpu29.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu29.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu29.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu29.iq.int_alu_accesses               144109                       # Number of integer alu accesses
system.cpu29.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu29.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu29.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu29.iew.lsq.thread0.squashedLoads         2643                       # Number of loads squashed
system.cpu29.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu29.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu29.iew.lsq.thread0.squashedStores          440                       # Number of stores squashed
system.cpu29.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu29.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu29.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu29.iew.lsq.thread0.cacheBlocked         6501                       # Number of times an access to memory failed due to the cache being blocked
system.cpu29.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu29.iew.iewSquashCycles                  225                       # Number of cycles IEW is squashing
system.cpu29.iew.iewBlockCycles                  2824                       # Number of cycles IEW is blocking
system.cpu29.iew.iewUnblockCycles                1430                       # Number of cycles IEW is unblocking
system.cpu29.iew.iewDispatchedInsts            146462                       # Number of instructions dispatched to IQ
system.cpu29.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu29.iew.iewDispLoadInsts               37494                       # Number of dispatched load instructions
system.cpu29.iew.iewDispStoreInsts                957                       # Number of dispatched store instructions
system.cpu29.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu29.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu29.iew.iewLSQFullEvents                1297                       # Number of times the LSQ has become full, causing a stall
system.cpu29.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu29.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu29.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu29.iew.branchMispredicts                227                       # Number of branch mispredicts detected at execute
system.cpu29.iew.iewExecutedInsts              143937                       # Number of executed instructions
system.cpu29.iew.iewExecLoadInsts               41660                       # Number of load instructions executed
system.cpu29.iew.iewExecSquashedInsts             170                       # Number of squashed instructions skipped in execute
system.cpu29.iew.exec_swp                           0                       # number of swp insts executed
system.cpu29.iew.exec_nop                           3                       # number of nop insts executed
system.cpu29.iew.exec_refs                      42202                       # number of memory reference insts executed
system.cpu29.iew.exec_branches                  11323                       # Number of branches executed
system.cpu29.iew.exec_stores                      542                       # Number of stores executed
system.cpu29.iew.exec_rate                   1.744374                       # Inst execution rate
system.cpu29.iew.wb_sent                       137265                       # cumulative count of insts sent to commit
system.cpu29.iew.wb_count                      137238                       # cumulative count of insts written-back
system.cpu29.iew.wb_producers                  123957                       # num instructions producing a value
system.cpu29.iew.wb_consumers                  206721                       # num instructions consuming a value
system.cpu29.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu29.iew.wb_rate                     1.663189                       # insts written-back per cycle
system.cpu29.iew.wb_fanout                   0.599634                       # average fanout of values written-back
system.cpu29.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu29.commit.commitSquashedInsts          9811                       # The number of squashed insts skipped by commit
system.cpu29.commit.commitNonSpecStalls            28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu29.commit.branchMispredicts             216                       # The number of times a branch was mispredicted
system.cpu29.commit.committed_per_cycle::samples        79004                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::mean     1.728874                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::stdev     2.347695                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::0        28261     35.77%     35.77% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::1        23083     29.22%     64.99% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::2        12642     16.00%     80.99% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::3         5086      6.44%     87.43% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::4          346      0.44%     87.87% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::5         1609      2.04%     89.90% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::6           49      0.06%     89.97% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::7          184      0.23%     90.20% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::8         7744      9.80%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::total        79004                       # Number of insts commited each cycle
system.cpu29.commit.committedInsts             136309                       # Number of instructions committed
system.cpu29.commit.committedOps               136588                       # Number of ops (including micro ops) committed
system.cpu29.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu29.commit.refs                        35368                       # Number of memory references committed
system.cpu29.commit.loads                       34851                       # Number of loads committed
system.cpu29.commit.membars                        12                       # Number of memory barriers committed
system.cpu29.commit.branches                    11260                       # Number of branches committed
system.cpu29.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu29.commit.int_insts                  125356                       # Number of committed integer instructions.
system.cpu29.commit.function_calls                 20                       # Number of function calls committed.
system.cpu29.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IntAlu          76641     56.11%     56.11% # Class of committed instruction
system.cpu29.commit.op_class_0::IntMult         24579     17.99%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::IntDiv              0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatAdd            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCmp            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCvt            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMult            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatDiv            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatSqrt            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAdd             0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAddAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAlu             0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCmp             0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCvt             0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMisc            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMult            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMultAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShift            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShiftAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSqrt            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAdd            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAlu            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCmp            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCvt            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatDiv            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMisc            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMult            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.11% # Class of committed instruction
system.cpu29.commit.op_class_0::MemRead         34851     25.52%     99.62% # Class of committed instruction
system.cpu29.commit.op_class_0::MemWrite          517      0.38%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::total          136588                       # Class of committed instruction
system.cpu29.commit.bw_lim_events                7744                       # number cycles where commit BW limit reached
system.cpu29.rob.rob_reads                     217633                       # The number of ROB reads
system.cpu29.rob.rob_writes                    294238                       # The number of ROB writes
system.cpu29.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu29.idleCycles                          2139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu29.quiesceCycles                     259019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu29.committedInsts                    136309                       # Number of Instructions Simulated
system.cpu29.committedOps                      136588                       # Number of Ops (including micro ops) Simulated
system.cpu29.cpi                             0.605353                       # CPI: Cycles Per Instruction
system.cpu29.cpi_total                       0.605353                       # CPI: Total CPI of All Threads
system.cpu29.ipc                             1.651930                       # IPC: Instructions Per Cycle
system.cpu29.ipc_total                       1.651930                       # IPC: Total IPC of All Threads
system.cpu29.int_regfile_reads                 232406                       # number of integer regfile reads
system.cpu29.int_regfile_writes                121002                       # number of integer regfile writes
system.cpu29.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu29.cc_regfile_reads                  536784                       # number of cc regfile reads
system.cpu29.cc_regfile_writes                  67105                       # number of cc regfile writes
system.cpu29.misc_regfile_reads                 42917                       # number of misc regfile reads
system.cpu29.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu29.dcache.tags.replacements             344                       # number of replacements
system.cpu29.dcache.tags.tagsinuse         100.421824                       # Cycle average of tags in use
system.cpu29.dcache.tags.total_refs             33745                       # Total number of references to valid blocks.
system.cpu29.dcache.tags.sampled_refs             899                       # Sample count of references to valid blocks.
system.cpu29.dcache.tags.avg_refs           37.536151                       # Average number of references to valid blocks.
system.cpu29.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu29.dcache.tags.occ_blocks::cpu29.data   100.421824                       # Average occupied blocks per requestor
system.cpu29.dcache.tags.occ_percent::cpu29.data     0.098068                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_percent::total     0.098068                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu29.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu29.dcache.tags.tag_accesses           72218                       # Number of tag accesses
system.cpu29.dcache.tags.data_accesses          72218                       # Number of data accesses
system.cpu29.dcache.ReadReq_hits::cpu29.data        33516                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_hits::total         33516                       # number of ReadReq hits
system.cpu29.dcache.WriteReq_hits::cpu29.data          222                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_hits::total          222                       # number of WriteReq hits
system.cpu29.dcache.SoftPFReq_hits::cpu29.data            2                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu29.dcache.demand_hits::cpu29.data        33738                       # number of demand (read+write) hits
system.cpu29.dcache.demand_hits::total          33738                       # number of demand (read+write) hits
system.cpu29.dcache.overall_hits::cpu29.data        33740                       # number of overall hits
system.cpu29.dcache.overall_hits::total         33740                       # number of overall hits
system.cpu29.dcache.ReadReq_misses::cpu29.data         1604                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_misses::total         1604                       # number of ReadReq misses
system.cpu29.dcache.WriteReq_misses::cpu29.data          278                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu29.dcache.SoftPFReq_misses::cpu29.data            1                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu29.dcache.LoadLockedReq_misses::cpu29.data           15                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu29.dcache.StoreCondReq_misses::cpu29.data            8                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu29.dcache.demand_misses::cpu29.data         1882                       # number of demand (read+write) misses
system.cpu29.dcache.demand_misses::total         1882                       # number of demand (read+write) misses
system.cpu29.dcache.overall_misses::cpu29.data         1883                       # number of overall misses
system.cpu29.dcache.overall_misses::total         1883                       # number of overall misses
system.cpu29.dcache.ReadReq_miss_latency::cpu29.data     41675995                       # number of ReadReq miss cycles
system.cpu29.dcache.ReadReq_miss_latency::total     41675995                       # number of ReadReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::cpu29.data      8893248                       # number of WriteReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::total      8893248                       # number of WriteReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::cpu29.data       223428                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::total       223428                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::cpu29.data        12000                       # number of StoreCondReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu29.dcache.StoreCondFailReq_miss_latency::cpu29.data        63000                       # number of StoreCondFailReq miss cycles
system.cpu29.dcache.StoreCondFailReq_miss_latency::total        63000                       # number of StoreCondFailReq miss cycles
system.cpu29.dcache.demand_miss_latency::cpu29.data     50569243                       # number of demand (read+write) miss cycles
system.cpu29.dcache.demand_miss_latency::total     50569243                       # number of demand (read+write) miss cycles
system.cpu29.dcache.overall_miss_latency::cpu29.data     50569243                       # number of overall miss cycles
system.cpu29.dcache.overall_miss_latency::total     50569243                       # number of overall miss cycles
system.cpu29.dcache.ReadReq_accesses::cpu29.data        35120                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_accesses::total        35120                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::cpu29.data          500                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::total          500                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::cpu29.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::cpu29.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::cpu29.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.demand_accesses::cpu29.data        35620                       # number of demand (read+write) accesses
system.cpu29.dcache.demand_accesses::total        35620                       # number of demand (read+write) accesses
system.cpu29.dcache.overall_accesses::cpu29.data        35623                       # number of overall (read+write) accesses
system.cpu29.dcache.overall_accesses::total        35623                       # number of overall (read+write) accesses
system.cpu29.dcache.ReadReq_miss_rate::cpu29.data     0.045672                       # miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_miss_rate::total     0.045672                       # miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_miss_rate::cpu29.data     0.556000                       # miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_miss_rate::total     0.556000                       # miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::cpu29.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::cpu29.data            1                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::cpu29.data            1                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_miss_rate::cpu29.data     0.052835                       # miss rate for demand accesses
system.cpu29.dcache.demand_miss_rate::total     0.052835                       # miss rate for demand accesses
system.cpu29.dcache.overall_miss_rate::cpu29.data     0.052859                       # miss rate for overall accesses
system.cpu29.dcache.overall_miss_rate::total     0.052859                       # miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_miss_latency::cpu29.data 25982.540524                       # average ReadReq miss latency
system.cpu29.dcache.ReadReq_avg_miss_latency::total 25982.540524                       # average ReadReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::cpu29.data 31990.100719                       # average WriteReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::total 31990.100719                       # average WriteReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::cpu29.data 14895.200000                       # average LoadLockedReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::total 14895.200000                       # average LoadLockedReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::cpu29.data         1500                       # average StoreCondReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::total         1500                       # average StoreCondReq miss latency
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::cpu29.data          inf                       # average StoreCondFailReq miss latency
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu29.dcache.demand_avg_miss_latency::cpu29.data 26869.948459                       # average overall miss latency
system.cpu29.dcache.demand_avg_miss_latency::total 26869.948459                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::cpu29.data 26855.678704                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::total 26855.678704                       # average overall miss latency
system.cpu29.dcache.blocked_cycles::no_mshrs         8145                       # number of cycles access was blocked
system.cpu29.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_mshrs             494                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_mshrs    16.487854                       # average number of cycles each access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu29.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu29.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu29.dcache.writebacks::writebacks          127                       # number of writebacks
system.cpu29.dcache.writebacks::total             127                       # number of writebacks
system.cpu29.dcache.ReadReq_mshr_hits::cpu29.data          833                       # number of ReadReq MSHR hits
system.cpu29.dcache.ReadReq_mshr_hits::total          833                       # number of ReadReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::cpu29.data          143                       # number of WriteReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu29.dcache.demand_mshr_hits::cpu29.data          976                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.demand_mshr_hits::total          976                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.overall_mshr_hits::cpu29.data          976                       # number of overall MSHR hits
system.cpu29.dcache.overall_mshr_hits::total          976                       # number of overall MSHR hits
system.cpu29.dcache.ReadReq_mshr_misses::cpu29.data          771                       # number of ReadReq MSHR misses
system.cpu29.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::cpu29.data          135                       # number of WriteReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::cpu29.data            1                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::cpu29.data           15                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::cpu29.data            8                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.demand_mshr_misses::cpu29.data          906                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.overall_mshr_misses::cpu29.data          907                       # number of overall MSHR misses
system.cpu29.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu29.dcache.ReadReq_mshr_miss_latency::cpu29.data     20829503                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_latency::total     20829503                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::cpu29.data      3301751                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::total      3301751                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::cpu29.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::cpu29.data       190072                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::total       190072                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::cpu29.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::cpu29.data        55500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::total        55500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::cpu29.data     24131254                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::total     24131254                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::cpu29.data     24133754                       # number of overall MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::total     24133754                       # number of overall MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_rate::cpu29.data     0.021953                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_mshr_miss_rate::total     0.021953                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::cpu29.data     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::total     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::cpu29.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::cpu29.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::cpu29.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_mshr_miss_rate::cpu29.data     0.025435                       # mshr miss rate for demand accesses
system.cpu29.dcache.demand_mshr_miss_rate::total     0.025435                       # mshr miss rate for demand accesses
system.cpu29.dcache.overall_mshr_miss_rate::cpu29.data     0.025461                       # mshr miss rate for overall accesses
system.cpu29.dcache.overall_mshr_miss_rate::total     0.025461                       # mshr miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::cpu29.data 27016.216602                       # average ReadReq mshr miss latency
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::total 27016.216602                       # average ReadReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::cpu29.data 24457.414815                       # average WriteReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::total 24457.414815                       # average WriteReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::cpu29.data         2500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu29.data 12671.466667                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12671.466667                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::cpu29.data   937.500000                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::total   937.500000                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu29.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::cpu29.data 26634.938190                       # average overall mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::total 26634.938190                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::cpu29.data 26608.328556                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::total 26608.328556                       # average overall mshr miss latency
system.cpu29.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.icache.tags.replacements               0                       # number of replacements
system.cpu29.icache.tags.tagsinuse          10.826514                       # Cycle average of tags in use
system.cpu29.icache.tags.total_refs             18678                       # Total number of references to valid blocks.
system.cpu29.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu29.icache.tags.avg_refs          352.415094                       # Average number of references to valid blocks.
system.cpu29.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu29.icache.tags.occ_blocks::cpu29.inst    10.826514                       # Average occupied blocks per requestor
system.cpu29.icache.tags.occ_percent::cpu29.inst     0.021146                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_percent::total     0.021146                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu29.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu29.icache.tags.tag_accesses           37539                       # Number of tag accesses
system.cpu29.icache.tags.data_accesses          37539                       # Number of data accesses
system.cpu29.icache.ReadReq_hits::cpu29.inst        18678                       # number of ReadReq hits
system.cpu29.icache.ReadReq_hits::total         18678                       # number of ReadReq hits
system.cpu29.icache.demand_hits::cpu29.inst        18678                       # number of demand (read+write) hits
system.cpu29.icache.demand_hits::total          18678                       # number of demand (read+write) hits
system.cpu29.icache.overall_hits::cpu29.inst        18678                       # number of overall hits
system.cpu29.icache.overall_hits::total         18678                       # number of overall hits
system.cpu29.icache.ReadReq_misses::cpu29.inst           65                       # number of ReadReq misses
system.cpu29.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu29.icache.demand_misses::cpu29.inst           65                       # number of demand (read+write) misses
system.cpu29.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu29.icache.overall_misses::cpu29.inst           65                       # number of overall misses
system.cpu29.icache.overall_misses::total           65                       # number of overall misses
system.cpu29.icache.ReadReq_miss_latency::cpu29.inst      2512250                       # number of ReadReq miss cycles
system.cpu29.icache.ReadReq_miss_latency::total      2512250                       # number of ReadReq miss cycles
system.cpu29.icache.demand_miss_latency::cpu29.inst      2512250                       # number of demand (read+write) miss cycles
system.cpu29.icache.demand_miss_latency::total      2512250                       # number of demand (read+write) miss cycles
system.cpu29.icache.overall_miss_latency::cpu29.inst      2512250                       # number of overall miss cycles
system.cpu29.icache.overall_miss_latency::total      2512250                       # number of overall miss cycles
system.cpu29.icache.ReadReq_accesses::cpu29.inst        18743                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_accesses::total        18743                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.demand_accesses::cpu29.inst        18743                       # number of demand (read+write) accesses
system.cpu29.icache.demand_accesses::total        18743                       # number of demand (read+write) accesses
system.cpu29.icache.overall_accesses::cpu29.inst        18743                       # number of overall (read+write) accesses
system.cpu29.icache.overall_accesses::total        18743                       # number of overall (read+write) accesses
system.cpu29.icache.ReadReq_miss_rate::cpu29.inst     0.003468                       # miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_miss_rate::total     0.003468                       # miss rate for ReadReq accesses
system.cpu29.icache.demand_miss_rate::cpu29.inst     0.003468                       # miss rate for demand accesses
system.cpu29.icache.demand_miss_rate::total     0.003468                       # miss rate for demand accesses
system.cpu29.icache.overall_miss_rate::cpu29.inst     0.003468                       # miss rate for overall accesses
system.cpu29.icache.overall_miss_rate::total     0.003468                       # miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_miss_latency::cpu29.inst        38650                       # average ReadReq miss latency
system.cpu29.icache.ReadReq_avg_miss_latency::total        38650                       # average ReadReq miss latency
system.cpu29.icache.demand_avg_miss_latency::cpu29.inst        38650                       # average overall miss latency
system.cpu29.icache.demand_avg_miss_latency::total        38650                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::cpu29.inst        38650                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::total        38650                       # average overall miss latency
system.cpu29.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu29.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu29.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.icache.fast_writes                     0                       # number of fast writes performed
system.cpu29.icache.cache_copies                    0                       # number of cache copies performed
system.cpu29.icache.ReadReq_mshr_hits::cpu29.inst           12                       # number of ReadReq MSHR hits
system.cpu29.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu29.icache.demand_mshr_hits::cpu29.inst           12                       # number of demand (read+write) MSHR hits
system.cpu29.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu29.icache.overall_mshr_hits::cpu29.inst           12                       # number of overall MSHR hits
system.cpu29.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu29.icache.ReadReq_mshr_misses::cpu29.inst           53                       # number of ReadReq MSHR misses
system.cpu29.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu29.icache.demand_mshr_misses::cpu29.inst           53                       # number of demand (read+write) MSHR misses
system.cpu29.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu29.icache.overall_mshr_misses::cpu29.inst           53                       # number of overall MSHR misses
system.cpu29.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu29.icache.ReadReq_mshr_miss_latency::cpu29.inst      2023250                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_latency::total      2023250                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::cpu29.inst      2023250                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::total      2023250                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::cpu29.inst      2023250                       # number of overall MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::total      2023250                       # number of overall MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_rate::cpu29.inst     0.002828                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_mshr_miss_rate::total     0.002828                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.demand_mshr_miss_rate::cpu29.inst     0.002828                       # mshr miss rate for demand accesses
system.cpu29.icache.demand_mshr_miss_rate::total     0.002828                       # mshr miss rate for demand accesses
system.cpu29.icache.overall_mshr_miss_rate::cpu29.inst     0.002828                       # mshr miss rate for overall accesses
system.cpu29.icache.overall_mshr_miss_rate::total     0.002828                       # mshr miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::cpu29.inst 38174.528302                       # average ReadReq mshr miss latency
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::total 38174.528302                       # average ReadReq mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::cpu29.inst 38174.528302                       # average overall mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::total 38174.528302                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::cpu29.inst 38174.528302                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::total 38174.528302                       # average overall mshr miss latency
system.cpu29.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.branchPred.lookups                 12562                       # Number of BP lookups
system.cpu30.branchPred.condPredicted           12334                       # Number of conditional branches predicted
system.cpu30.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu30.branchPred.BTBLookups              10989                       # Number of BTB lookups
system.cpu30.branchPred.BTBHits                 10729                       # Number of BTB hits
system.cpu30.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu30.branchPred.BTBHitPct           97.633998                       # BTB Hit Percentage
system.cpu30.branchPred.usedRAS                    73                       # Number of times the RAS was used to get a target.
system.cpu30.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu30.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.inst_hits                          0                       # ITB inst hits
system.cpu30.dtb.inst_misses                        0                       # ITB inst misses
system.cpu30.dtb.read_hits                          0                       # DTB read hits
system.cpu30.dtb.read_misses                        0                       # DTB read misses
system.cpu30.dtb.write_hits                         0                       # DTB write hits
system.cpu30.dtb.write_misses                       0                       # DTB write misses
system.cpu30.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.read_accesses                      0                       # DTB read accesses
system.cpu30.dtb.write_accesses                     0                       # DTB write accesses
system.cpu30.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.dtb.hits                               0                       # DTB hits
system.cpu30.dtb.misses                             0                       # DTB misses
system.cpu30.dtb.accesses                           0                       # DTB accesses
system.cpu30.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.itb.walker.walks                       0                       # Table walker walks requested
system.cpu30.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.inst_hits                          0                       # ITB inst hits
system.cpu30.itb.inst_misses                        0                       # ITB inst misses
system.cpu30.itb.read_hits                          0                       # DTB read hits
system.cpu30.itb.read_misses                        0                       # DTB read misses
system.cpu30.itb.write_hits                         0                       # DTB write hits
system.cpu30.itb.write_misses                       0                       # DTB write misses
system.cpu30.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.read_accesses                      0                       # DTB read accesses
system.cpu30.itb.write_accesses                     0                       # DTB write accesses
system.cpu30.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.itb.hits                               0                       # DTB hits
system.cpu30.itb.misses                             0                       # DTB misses
system.cpu30.itb.accesses                           0                       # DTB accesses
system.cpu30.numCycles                          81971                       # number of cpu cycles simulated
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.fetch.icacheStallCycles            19647                       # Number of cycles fetch is stalled on an Icache miss
system.cpu30.fetch.Insts                       152945                       # Number of instructions fetch has processed
system.cpu30.fetch.Branches                     12562                       # Number of branches that fetch encountered
system.cpu30.fetch.predictedBranches            10802                       # Number of branches that fetch has predicted taken
system.cpu30.fetch.Cycles                       59924                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu30.fetch.SquashCycles                   507                       # Number of cycles fetch has spent squashing
system.cpu30.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu30.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu30.fetch.CacheLines                   18805                       # Number of cache lines fetched
system.cpu30.fetch.IcacheSquashes                 109                       # Number of outstanding Icache misses that were squashed
system.cpu30.fetch.rateDist::samples            79832                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::mean            1.927861                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::stdev           2.998468                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::0                  52085     65.24%     65.24% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::1                   2581      3.23%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::2                   1759      2.20%     70.68% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::3                   2814      3.52%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::4                   2211      2.77%     76.97% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::5                   1802      2.26%     79.23% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::6                   2457      3.08%     82.31% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::7                   6216      7.79%     90.10% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::8                   7907      9.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::total              79832                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.branchRate                0.153249                       # Number of branch fetches per cycle
system.cpu30.fetch.rate                      1.865843                       # Number of inst fetches per cycle
system.cpu30.decode.IdleCycles                   7560                       # Number of cycles decode is idle
system.cpu30.decode.BlockedCycles               53233                       # Number of cycles decode is blocked
system.cpu30.decode.RunCycles                    2352                       # Number of cycles decode is running
system.cpu30.decode.UnblockCycles               16463                       # Number of cycles decode is unblocking
system.cpu30.decode.SquashCycles                  224                       # Number of cycles decode is squashing
system.cpu30.decode.BranchResolved                106                       # Number of times decode resolved a branch
system.cpu30.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu30.decode.DecodedInsts               148031                       # Number of instructions handled by decode
system.cpu30.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu30.rename.SquashCycles                  224                       # Number of cycles rename is squashing
system.cpu30.rename.IdleCycles                  12552                       # Number of cycles rename is idle
system.cpu30.rename.BlockCycles                 10009                       # Number of cycles rename is blocking
system.cpu30.rename.serializeStallCycles         1095                       # count of cycles rename stalled for serializing inst
system.cpu30.rename.RunCycles                   13645                       # Number of cycles rename is running
system.cpu30.rename.UnblockCycles               42307                       # Number of cycles rename is unblocking
system.cpu30.rename.RenamedInsts               146967                       # Number of instructions processed by rename
system.cpu30.rename.ROBFullEvents                  36                       # Number of times rename has blocked due to ROB full
system.cpu30.rename.IQFullEvents                40118                       # Number of times rename has blocked due to IQ full
system.cpu30.rename.LQFullEvents                  449                       # Number of times rename has blocked due to LQ full
system.cpu30.rename.RenamedOperands            199943                       # Number of destination operands rename has renamed
system.cpu30.rename.RenameLookups              724044                       # Number of register rename lookups that rename has made
system.cpu30.rename.int_rename_lookups         239922                       # Number of integer rename lookups
system.cpu30.rename.CommittedMaps              186487                       # Number of HB maps that are committed
system.cpu30.rename.UndoneMaps                  13455                       # Number of HB maps that are undone due to squashing
system.cpu30.rename.serializingInsts               20                       # count of serializing insts renamed
system.cpu30.rename.tempSerializingInsts           20                       # count of temporary serializing insts renamed
system.cpu30.rename.skidInsts                   79011                       # count of insts added to the skid buffer
system.cpu30.memDep0.insertedLoads              37405                       # Number of loads inserted to the mem dependence unit.
system.cpu30.memDep0.insertedStores               921                       # Number of stores inserted to the mem dependence unit.
system.cpu30.memDep0.conflictingLoads             341                       # Number of conflicting loads.
system.cpu30.memDep0.conflictingStores             33                       # Number of conflicting stores.
system.cpu30.iq.iqInstsAdded                   145802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu30.iq.iqNonSpecInstsAdded                36                       # Number of non-speculative instructions added to the IQ
system.cpu30.iq.iqInstsIssued                  143701                       # Number of instructions issued
system.cpu30.iq.iqSquashedInstsIssued             863                       # Number of squashed instructions issued
system.cpu30.iq.iqSquashedInstsExamined          9652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu30.iq.iqSquashedOperandsExamined        44359                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu30.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu30.iq.issued_per_cycle::samples        79832                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::mean       1.800043                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::stdev      0.583445                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::0              7202      9.02%      9.02% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::1              1559      1.95%     10.97% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::2             71071     89.03%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::total         79832                       # Number of insts issued each cycle
system.cpu30.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu30.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IntAlu               76838     53.47%     53.47% # Type of FU issued
system.cpu30.iq.FU_type_0::IntMult              24580     17.10%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::IntDiv                   0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatAdd                 0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCmp                 0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCvt                 0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMult                0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatDiv                 0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatSqrt                0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAdd                  0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAddAcc               0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAlu                  0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCmp                  0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCvt                  0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMisc                 0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMult                 0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMultAcc              0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShift                0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSqrt                 0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMult            0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.58% # Type of FU issued
system.cpu30.iq.FU_type_0::MemRead              41745     29.05%     99.63% # Type of FU issued
system.cpu30.iq.FU_type_0::MemWrite               538      0.37%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::total               143701                       # Type of FU issued
system.cpu30.iq.rate                         1.753071                       # Inst issue rate
system.cpu30.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu30.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu30.iq.int_inst_queue_reads           368095                       # Number of integer instruction queue reads
system.cpu30.iq.int_inst_queue_writes          155499                       # Number of integer instruction queue writes
system.cpu30.iq.int_inst_queue_wakeup_accesses       136829                       # Number of integer instruction queue wakeup accesses
system.cpu30.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu30.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu30.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu30.iq.int_alu_accesses               143701                       # Number of integer alu accesses
system.cpu30.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu30.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu30.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu30.iew.lsq.thread0.squashedLoads         2607                       # Number of loads squashed
system.cpu30.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu30.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu30.iew.lsq.thread0.squashedStores          409                       # Number of stores squashed
system.cpu30.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu30.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu30.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu30.iew.lsq.thread0.cacheBlocked         6525                       # Number of times an access to memory failed due to the cache being blocked
system.cpu30.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu30.iew.iewSquashCycles                  224                       # Number of cycles IEW is squashing
system.cpu30.iew.iewBlockCycles                  2851                       # Number of cycles IEW is blocking
system.cpu30.iew.iewUnblockCycles                1363                       # Number of cycles IEW is unblocking
system.cpu30.iew.iewDispatchedInsts            145841                       # Number of instructions dispatched to IQ
system.cpu30.iew.iewDispSquashedInsts              15                       # Number of squashed instructions skipped by dispatch
system.cpu30.iew.iewDispLoadInsts               37405                       # Number of dispatched load instructions
system.cpu30.iew.iewDispStoreInsts                921                       # Number of dispatched store instructions
system.cpu30.iew.iewDispNonSpecInsts               16                       # Number of dispatched non-speculative instructions
system.cpu30.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu30.iew.iewLSQFullEvents                1208                       # Number of times the LSQ has become full, causing a stall
system.cpu30.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu30.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu30.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu30.iew.branchMispredicts                225                       # Number of branch mispredicts detected at execute
system.cpu30.iew.iewExecutedInsts              143531                       # Number of executed instructions
system.cpu30.iew.iewExecLoadInsts               41604                       # Number of load instructions executed
system.cpu30.iew.iewExecSquashedInsts             168                       # Number of squashed instructions skipped in execute
system.cpu30.iew.exec_swp                           0                       # number of swp insts executed
system.cpu30.iew.exec_nop                           3                       # number of nop insts executed
system.cpu30.iew.exec_refs                      42132                       # number of memory reference insts executed
system.cpu30.iew.exec_branches                  11217                       # Number of branches executed
system.cpu30.iew.exec_stores                      528                       # Number of stores executed
system.cpu30.iew.exec_rate                   1.750997                       # Inst execution rate
system.cpu30.iew.wb_sent                       136867                       # cumulative count of insts sent to commit
system.cpu30.iew.wb_count                      136829                       # cumulative count of insts written-back
system.cpu30.iew.wb_producers                  123601                       # num instructions producing a value
system.cpu30.iew.wb_consumers                  205928                       # num instructions consuming a value
system.cpu30.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu30.iew.wb_rate                     1.669237                       # insts written-back per cycle
system.cpu30.iew.wb_fanout                   0.600215                       # average fanout of values written-back
system.cpu30.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu30.commit.commitSquashedInsts          9590                       # The number of squashed insts skipped by commit
system.cpu30.commit.commitNonSpecStalls            23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu30.commit.branchMispredicts             215                       # The number of times a branch was mispredicted
system.cpu30.commit.committed_per_cycle::samples        78500                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::mean     1.734854                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::stdev     2.348212                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::0        27804     35.42%     35.42% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::1        23106     29.43%     64.85% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::2        12671     16.14%     80.99% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::3         5066      6.45%     87.45% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::4          295      0.38%     87.82% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::5         1626      2.07%     89.90% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::6           51      0.06%     89.96% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::7          124      0.16%     90.12% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::8         7757      9.88%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::total        78500                       # Number of insts commited each cycle
system.cpu30.commit.committedInsts             135907                       # Number of instructions committed
system.cpu30.commit.committedOps               136186                       # Number of ops (including micro ops) committed
system.cpu30.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu30.commit.refs                        35310                       # Number of memory references committed
system.cpu30.commit.loads                       34798                       # Number of loads committed
system.cpu30.commit.membars                        12                       # Number of memory barriers committed
system.cpu30.commit.branches                    11161                       # Number of branches committed
system.cpu30.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu30.commit.int_insts                  125053                       # Number of committed integer instructions.
system.cpu30.commit.function_calls                 20                       # Number of function calls committed.
system.cpu30.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IntAlu          76297     56.02%     56.02% # Class of committed instruction
system.cpu30.commit.op_class_0::IntMult         24579     18.05%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::IntDiv              0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCvt            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMult            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatDiv            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatSqrt            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAdd             0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAddAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAlu             0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCmp             0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCvt             0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMisc            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMult            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShift            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShiftAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSqrt            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAlu            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCvt            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatDiv            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMisc            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMult            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.07% # Class of committed instruction
system.cpu30.commit.op_class_0::MemRead         34798     25.55%     99.62% # Class of committed instruction
system.cpu30.commit.op_class_0::MemWrite          512      0.38%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::total          136186                       # Class of committed instruction
system.cpu30.commit.bw_lim_events                7757                       # number cycles where commit BW limit reached
system.cpu30.rob.rob_reads                     216493                       # The number of ROB reads
system.cpu30.rob.rob_writes                    292951                       # The number of ROB writes
system.cpu30.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu30.idleCycles                          2139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu30.quiesceCycles                     259563                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu30.committedInsts                    135907                       # Number of Instructions Simulated
system.cpu30.committedOps                      136186                       # Number of Ops (including micro ops) Simulated
system.cpu30.cpi                             0.603140                       # CPI: Cycles Per Instruction
system.cpu30.cpi_total                       0.603140                       # CPI: Total CPI of All Threads
system.cpu30.ipc                             1.657989                       # IPC: Instructions Per Cycle
system.cpu30.ipc_total                       1.657989                       # IPC: Total IPC of All Threads
system.cpu30.int_regfile_reads                 231917                       # number of integer regfile reads
system.cpu30.int_regfile_writes                120868                       # number of integer regfile writes
system.cpu30.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu30.cc_regfile_reads                  535407                       # number of cc regfile reads
system.cpu30.cc_regfile_writes                  66505                       # number of cc regfile writes
system.cpu30.misc_regfile_reads                 42851                       # number of misc regfile reads
system.cpu30.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu30.dcache.tags.replacements             344                       # number of replacements
system.cpu30.dcache.tags.tagsinuse         100.797680                       # Cycle average of tags in use
system.cpu30.dcache.tags.total_refs             33675                       # Total number of references to valid blocks.
system.cpu30.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu30.dcache.tags.avg_refs           37.416667                       # Average number of references to valid blocks.
system.cpu30.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu30.dcache.tags.occ_blocks::cpu30.data   100.797680                       # Average occupied blocks per requestor
system.cpu30.dcache.tags.occ_percent::cpu30.data     0.098435                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_percent::total     0.098435                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu30.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu30.dcache.tags.tag_accesses           72042                       # Number of tag accesses
system.cpu30.dcache.tags.data_accesses          72042                       # Number of data accesses
system.cpu30.dcache.ReadReq_hits::cpu30.data        33446                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_hits::total         33446                       # number of ReadReq hits
system.cpu30.dcache.WriteReq_hits::cpu30.data          222                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_hits::total          222                       # number of WriteReq hits
system.cpu30.dcache.SoftPFReq_hits::cpu30.data            2                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu30.dcache.demand_hits::cpu30.data        33668                       # number of demand (read+write) hits
system.cpu30.dcache.demand_hits::total          33668                       # number of demand (read+write) hits
system.cpu30.dcache.overall_hits::cpu30.data        33670                       # number of overall hits
system.cpu30.dcache.overall_hits::total         33670                       # number of overall hits
system.cpu30.dcache.ReadReq_misses::cpu30.data         1598                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_misses::total         1598                       # number of ReadReq misses
system.cpu30.dcache.WriteReq_misses::cpu30.data          278                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu30.dcache.SoftPFReq_misses::cpu30.data            1                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu30.dcache.LoadLockedReq_misses::cpu30.data           10                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu30.dcache.StoreCondReq_misses::cpu30.data            5                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu30.dcache.demand_misses::cpu30.data         1876                       # number of demand (read+write) misses
system.cpu30.dcache.demand_misses::total         1876                       # number of demand (read+write) misses
system.cpu30.dcache.overall_misses::cpu30.data         1877                       # number of overall misses
system.cpu30.dcache.overall_misses::total         1877                       # number of overall misses
system.cpu30.dcache.ReadReq_miss_latency::cpu30.data     41346989                       # number of ReadReq miss cycles
system.cpu30.dcache.ReadReq_miss_latency::total     41346989                       # number of ReadReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::cpu30.data      8909500                       # number of WriteReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::total      8909500                       # number of WriteReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::cpu30.data       143451                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::total       143451                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::cpu30.data        12500                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::cpu30.data        33000                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::total        33000                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.demand_miss_latency::cpu30.data     50256489                       # number of demand (read+write) miss cycles
system.cpu30.dcache.demand_miss_latency::total     50256489                       # number of demand (read+write) miss cycles
system.cpu30.dcache.overall_miss_latency::cpu30.data     50256489                       # number of overall miss cycles
system.cpu30.dcache.overall_miss_latency::total     50256489                       # number of overall miss cycles
system.cpu30.dcache.ReadReq_accesses::cpu30.data        35044                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_accesses::total        35044                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::cpu30.data          500                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::total          500                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::cpu30.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::cpu30.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::cpu30.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.demand_accesses::cpu30.data        35544                       # number of demand (read+write) accesses
system.cpu30.dcache.demand_accesses::total        35544                       # number of demand (read+write) accesses
system.cpu30.dcache.overall_accesses::cpu30.data        35547                       # number of overall (read+write) accesses
system.cpu30.dcache.overall_accesses::total        35547                       # number of overall (read+write) accesses
system.cpu30.dcache.ReadReq_miss_rate::cpu30.data     0.045600                       # miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_miss_rate::total     0.045600                       # miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_miss_rate::cpu30.data     0.556000                       # miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_miss_rate::total     0.556000                       # miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::cpu30.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::cpu30.data            1                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::cpu30.data            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_miss_rate::cpu30.data     0.052780                       # miss rate for demand accesses
system.cpu30.dcache.demand_miss_rate::total     0.052780                       # miss rate for demand accesses
system.cpu30.dcache.overall_miss_rate::cpu30.data     0.052803                       # miss rate for overall accesses
system.cpu30.dcache.overall_miss_rate::total     0.052803                       # miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_miss_latency::cpu30.data 25874.210889                       # average ReadReq miss latency
system.cpu30.dcache.ReadReq_avg_miss_latency::total 25874.210889                       # average ReadReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::cpu30.data 32048.561151                       # average WriteReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::total 32048.561151                       # average WriteReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::cpu30.data 14345.100000                       # average LoadLockedReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::total 14345.100000                       # average LoadLockedReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::cpu30.data         2500                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::total         2500                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::cpu30.data          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.demand_avg_miss_latency::cpu30.data 26789.173241                       # average overall miss latency
system.cpu30.dcache.demand_avg_miss_latency::total 26789.173241                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::cpu30.data 26774.900906                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::total 26774.900906                       # average overall miss latency
system.cpu30.dcache.blocked_cycles::no_mshrs         8198                       # number of cycles access was blocked
system.cpu30.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_mshrs             499                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_mshrs    16.428858                       # average number of cycles each access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu30.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu30.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu30.dcache.writebacks::writebacks          127                       # number of writebacks
system.cpu30.dcache.writebacks::total             127                       # number of writebacks
system.cpu30.dcache.ReadReq_mshr_hits::cpu30.data          827                       # number of ReadReq MSHR hits
system.cpu30.dcache.ReadReq_mshr_hits::total          827                       # number of ReadReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::cpu30.data          143                       # number of WriteReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu30.dcache.demand_mshr_hits::cpu30.data          970                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.demand_mshr_hits::total          970                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.overall_mshr_hits::cpu30.data          970                       # number of overall MSHR hits
system.cpu30.dcache.overall_mshr_hits::total          970                       # number of overall MSHR hits
system.cpu30.dcache.ReadReq_mshr_misses::cpu30.data          771                       # number of ReadReq MSHR misses
system.cpu30.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::cpu30.data          135                       # number of WriteReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::cpu30.data            1                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::cpu30.data           10                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::cpu30.data            5                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.demand_mshr_misses::cpu30.data          906                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.overall_mshr_misses::cpu30.data          907                       # number of overall MSHR misses
system.cpu30.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu30.dcache.ReadReq_mshr_miss_latency::cpu30.data     20897762                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_latency::total     20897762                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::cpu30.data      3331750                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::total      3331750                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::cpu30.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::cpu30.data       121549                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::total       121549                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::cpu30.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::cpu30.data        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::total        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::cpu30.data     24229512                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::total     24229512                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::cpu30.data     24232012                       # number of overall MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::total     24232012                       # number of overall MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_rate::cpu30.data     0.022001                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_mshr_miss_rate::total     0.022001                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::cpu30.data     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::total     0.270000                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::cpu30.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::cpu30.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::cpu30.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_mshr_miss_rate::cpu30.data     0.025490                       # mshr miss rate for demand accesses
system.cpu30.dcache.demand_mshr_miss_rate::total     0.025490                       # mshr miss rate for demand accesses
system.cpu30.dcache.overall_mshr_miss_rate::cpu30.data     0.025516                       # mshr miss rate for overall accesses
system.cpu30.dcache.overall_mshr_miss_rate::total     0.025516                       # mshr miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::cpu30.data 27104.749676                       # average ReadReq mshr miss latency
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::total 27104.749676                       # average ReadReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::cpu30.data 24679.629630                       # average WriteReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::total 24679.629630                       # average WriteReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::cpu30.data         2500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu30.data 12154.900000                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12154.900000                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::cpu30.data         1600                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::total         1600                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu30.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::cpu30.data 26743.390728                       # average overall mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::total 26743.390728                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::cpu30.data 26716.661521                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::total 26716.661521                       # average overall mshr miss latency
system.cpu30.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.icache.tags.replacements               0                       # number of replacements
system.cpu30.icache.tags.tagsinuse          10.768868                       # Cycle average of tags in use
system.cpu30.icache.tags.total_refs             18741                       # Total number of references to valid blocks.
system.cpu30.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu30.icache.tags.avg_refs          353.603774                       # Average number of references to valid blocks.
system.cpu30.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu30.icache.tags.occ_blocks::cpu30.inst    10.768868                       # Average occupied blocks per requestor
system.cpu30.icache.tags.occ_percent::cpu30.inst     0.021033                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_percent::total     0.021033                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu30.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu30.icache.tags.tag_accesses           37663                       # Number of tag accesses
system.cpu30.icache.tags.data_accesses          37663                       # Number of data accesses
system.cpu30.icache.ReadReq_hits::cpu30.inst        18741                       # number of ReadReq hits
system.cpu30.icache.ReadReq_hits::total         18741                       # number of ReadReq hits
system.cpu30.icache.demand_hits::cpu30.inst        18741                       # number of demand (read+write) hits
system.cpu30.icache.demand_hits::total          18741                       # number of demand (read+write) hits
system.cpu30.icache.overall_hits::cpu30.inst        18741                       # number of overall hits
system.cpu30.icache.overall_hits::total         18741                       # number of overall hits
system.cpu30.icache.ReadReq_misses::cpu30.inst           64                       # number of ReadReq misses
system.cpu30.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu30.icache.demand_misses::cpu30.inst           64                       # number of demand (read+write) misses
system.cpu30.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu30.icache.overall_misses::cpu30.inst           64                       # number of overall misses
system.cpu30.icache.overall_misses::total           64                       # number of overall misses
system.cpu30.icache.ReadReq_miss_latency::cpu30.inst      2499222                       # number of ReadReq miss cycles
system.cpu30.icache.ReadReq_miss_latency::total      2499222                       # number of ReadReq miss cycles
system.cpu30.icache.demand_miss_latency::cpu30.inst      2499222                       # number of demand (read+write) miss cycles
system.cpu30.icache.demand_miss_latency::total      2499222                       # number of demand (read+write) miss cycles
system.cpu30.icache.overall_miss_latency::cpu30.inst      2499222                       # number of overall miss cycles
system.cpu30.icache.overall_miss_latency::total      2499222                       # number of overall miss cycles
system.cpu30.icache.ReadReq_accesses::cpu30.inst        18805                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_accesses::total        18805                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.demand_accesses::cpu30.inst        18805                       # number of demand (read+write) accesses
system.cpu30.icache.demand_accesses::total        18805                       # number of demand (read+write) accesses
system.cpu30.icache.overall_accesses::cpu30.inst        18805                       # number of overall (read+write) accesses
system.cpu30.icache.overall_accesses::total        18805                       # number of overall (read+write) accesses
system.cpu30.icache.ReadReq_miss_rate::cpu30.inst     0.003403                       # miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_miss_rate::total     0.003403                       # miss rate for ReadReq accesses
system.cpu30.icache.demand_miss_rate::cpu30.inst     0.003403                       # miss rate for demand accesses
system.cpu30.icache.demand_miss_rate::total     0.003403                       # miss rate for demand accesses
system.cpu30.icache.overall_miss_rate::cpu30.inst     0.003403                       # miss rate for overall accesses
system.cpu30.icache.overall_miss_rate::total     0.003403                       # miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_miss_latency::cpu30.inst 39050.343750                       # average ReadReq miss latency
system.cpu30.icache.ReadReq_avg_miss_latency::total 39050.343750                       # average ReadReq miss latency
system.cpu30.icache.demand_avg_miss_latency::cpu30.inst 39050.343750                       # average overall miss latency
system.cpu30.icache.demand_avg_miss_latency::total 39050.343750                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::cpu30.inst 39050.343750                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::total 39050.343750                       # average overall miss latency
system.cpu30.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu30.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu30.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.icache.fast_writes                     0                       # number of fast writes performed
system.cpu30.icache.cache_copies                    0                       # number of cache copies performed
system.cpu30.icache.ReadReq_mshr_hits::cpu30.inst           11                       # number of ReadReq MSHR hits
system.cpu30.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu30.icache.demand_mshr_hits::cpu30.inst           11                       # number of demand (read+write) MSHR hits
system.cpu30.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu30.icache.overall_mshr_hits::cpu30.inst           11                       # number of overall MSHR hits
system.cpu30.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu30.icache.ReadReq_mshr_misses::cpu30.inst           53                       # number of ReadReq MSHR misses
system.cpu30.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu30.icache.demand_mshr_misses::cpu30.inst           53                       # number of demand (read+write) MSHR misses
system.cpu30.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu30.icache.overall_mshr_misses::cpu30.inst           53                       # number of overall MSHR misses
system.cpu30.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu30.icache.ReadReq_mshr_miss_latency::cpu30.inst      2005278                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_latency::total      2005278                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::cpu30.inst      2005278                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::total      2005278                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::cpu30.inst      2005278                       # number of overall MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::total      2005278                       # number of overall MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_rate::cpu30.inst     0.002818                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_mshr_miss_rate::total     0.002818                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.demand_mshr_miss_rate::cpu30.inst     0.002818                       # mshr miss rate for demand accesses
system.cpu30.icache.demand_mshr_miss_rate::total     0.002818                       # mshr miss rate for demand accesses
system.cpu30.icache.overall_mshr_miss_rate::cpu30.inst     0.002818                       # mshr miss rate for overall accesses
system.cpu30.icache.overall_mshr_miss_rate::total     0.002818                       # mshr miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::cpu30.inst 37835.433962                       # average ReadReq mshr miss latency
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::total 37835.433962                       # average ReadReq mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::cpu30.inst 37835.433962                       # average overall mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::total 37835.433962                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::cpu30.inst 37835.433962                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::total 37835.433962                       # average overall mshr miss latency
system.cpu30.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.branchPred.lookups                 12203                       # Number of BP lookups
system.cpu31.branchPred.condPredicted           11892                       # Number of conditional branches predicted
system.cpu31.branchPred.condIncorrect             245                       # Number of conditional branches incorrect
system.cpu31.branchPred.BTBLookups              10830                       # Number of BTB lookups
system.cpu31.branchPred.BTBHits                 10457                       # Number of BTB hits
system.cpu31.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu31.branchPred.BTBHitPct           96.555863                       # BTB Hit Percentage
system.cpu31.branchPred.usedRAS                   117                       # Number of times the RAS was used to get a target.
system.cpu31.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu31.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.inst_hits                          0                       # ITB inst hits
system.cpu31.dtb.inst_misses                        0                       # ITB inst misses
system.cpu31.dtb.read_hits                          0                       # DTB read hits
system.cpu31.dtb.read_misses                        0                       # DTB read misses
system.cpu31.dtb.write_hits                         0                       # DTB write hits
system.cpu31.dtb.write_misses                       0                       # DTB write misses
system.cpu31.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.read_accesses                      0                       # DTB read accesses
system.cpu31.dtb.write_accesses                     0                       # DTB write accesses
system.cpu31.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.dtb.hits                               0                       # DTB hits
system.cpu31.dtb.misses                             0                       # DTB misses
system.cpu31.dtb.accesses                           0                       # DTB accesses
system.cpu31.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.itb.walker.walks                       0                       # Table walker walks requested
system.cpu31.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.inst_hits                          0                       # ITB inst hits
system.cpu31.itb.inst_misses                        0                       # ITB inst misses
system.cpu31.itb.read_hits                          0                       # DTB read hits
system.cpu31.itb.read_misses                        0                       # DTB read misses
system.cpu31.itb.write_hits                         0                       # DTB write hits
system.cpu31.itb.write_misses                       0                       # DTB write misses
system.cpu31.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.read_accesses                      0                       # DTB read accesses
system.cpu31.itb.write_accesses                     0                       # DTB write accesses
system.cpu31.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.itb.hits                               0                       # DTB hits
system.cpu31.itb.misses                             0                       # DTB misses
system.cpu31.itb.accesses                           0                       # DTB accesses
system.cpu31.numCycles                          81575                       # number of cpu cycles simulated
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.fetch.icacheStallCycles            19579                       # Number of cycles fetch is stalled on an Icache miss
system.cpu31.fetch.Insts                       150464                       # Number of instructions fetch has processed
system.cpu31.fetch.Branches                     12203                       # Number of branches that fetch encountered
system.cpu31.fetch.predictedBranches            10574                       # Number of branches that fetch has predicted taken
system.cpu31.fetch.Cycles                       59395                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu31.fetch.SquashCycles                   511                       # Number of cycles fetch has spent squashing
system.cpu31.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu31.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu31.fetch.CacheLines                   18676                       # Number of cache lines fetched
system.cpu31.fetch.IcacheSquashes                  48                       # Number of outstanding Icache misses that were squashed
system.cpu31.fetch.rateDist::samples            79237                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::mean            1.913260                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::stdev           3.017029                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::0                  52519     66.28%     66.28% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::1                   2310      2.92%     69.20% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::2                   1421      1.79%     70.99% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::3                   2656      3.35%     74.34% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::4                   2245      2.83%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::5                   1363      1.72%     78.89% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::6                   2800      3.53%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::7                   5498      6.94%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::8                   8425     10.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::total              79237                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.branchRate                0.149592                       # Number of branch fetches per cycle
system.cpu31.fetch.rate                      1.844487                       # Number of inst fetches per cycle
system.cpu31.decode.IdleCycles                   7472                       # Number of cycles decode is idle
system.cpu31.decode.BlockedCycles               52975                       # Number of cycles decode is blocked
system.cpu31.decode.RunCycles                    2265                       # Number of cycles decode is running
system.cpu31.decode.UnblockCycles               16301                       # Number of cycles decode is unblocking
system.cpu31.decode.SquashCycles                  224                       # Number of cycles decode is squashing
system.cpu31.decode.BranchResolved                143                       # Number of times decode resolved a branch
system.cpu31.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu31.decode.DecodedInsts               145375                       # Number of instructions handled by decode
system.cpu31.decode.SquashedInsts                 113                       # Number of squashed instructions handled by decode
system.cpu31.rename.SquashCycles                  224                       # Number of cycles rename is squashing
system.cpu31.rename.IdleCycles                  12636                       # Number of cycles rename is idle
system.cpu31.rename.BlockCycles                  8203                       # Number of cycles rename is blocking
system.cpu31.rename.serializeStallCycles         2829                       # count of cycles rename stalled for serializing inst
system.cpu31.rename.RunCycles                   13180                       # Number of cycles rename is running
system.cpu31.rename.UnblockCycles               42165                       # Number of cycles rename is unblocking
system.cpu31.rename.RenamedInsts               144757                       # Number of instructions processed by rename
system.cpu31.rename.ROBFullEvents                  20                       # Number of times rename has blocked due to ROB full
system.cpu31.rename.IQFullEvents                39870                       # Number of times rename has blocked due to IQ full
system.cpu31.rename.LQFullEvents                  559                       # Number of times rename has blocked due to LQ full
system.cpu31.rename.RenamedOperands            196332                       # Number of destination operands rename has renamed
system.cpu31.rename.RenameLookups              713192                       # Number of register rename lookups that rename has made
system.cpu31.rename.int_rename_lookups         236469                       # Number of integer rename lookups
system.cpu31.rename.CommittedMaps              184162                       # Number of HB maps that are committed
system.cpu31.rename.UndoneMaps                  12166                       # Number of HB maps that are undone due to squashing
system.cpu31.rename.serializingInsts               55                       # count of serializing insts renamed
system.cpu31.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu31.rename.skidInsts                   80213                       # count of insts added to the skid buffer
system.cpu31.memDep0.insertedLoads              37226                       # Number of loads inserted to the mem dependence unit.
system.cpu31.memDep0.insertedStores               933                       # Number of stores inserted to the mem dependence unit.
system.cpu31.memDep0.conflictingLoads             292                       # Number of conflicting loads.
system.cpu31.memDep0.conflictingStores             14                       # Number of conflicting stores.
system.cpu31.iq.iqInstsAdded                   143785                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu31.iq.iqNonSpecInstsAdded                80                       # Number of non-speculative instructions added to the IQ
system.cpu31.iq.iqInstsIssued                  141819                       # Number of instructions issued
system.cpu31.iq.iqSquashedInstsIssued             809                       # Number of squashed instructions issued
system.cpu31.iq.iqSquashedInstsExamined          8875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu31.iq.iqSquashedOperandsExamined        39944                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu31.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu31.iq.issued_per_cycle::samples        79237                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::mean       1.789808                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::stdev      0.593564                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::0              7381      9.32%      9.32% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::1              1893      2.39%     11.70% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::2             69963     88.30%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::total         79237                       # Number of insts issued each cycle
system.cpu31.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu31.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IntAlu               75768     53.43%     53.43% # Type of FU issued
system.cpu31.iq.FU_type_0::IntMult              24580     17.33%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::IntDiv                   0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatAdd                 0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCmp                 0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCvt                 0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMult                0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatDiv                 0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatSqrt                0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAdd                  0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAddAcc               0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAlu                  0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCmp                  0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCvt                  0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMisc                 0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMult                 0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMultAcc              0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShift                0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSqrt                 0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMult            0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.76% # Type of FU issued
system.cpu31.iq.FU_type_0::MemRead              40900     28.84%     99.60% # Type of FU issued
system.cpu31.iq.FU_type_0::MemWrite               571      0.40%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::total               141819                       # Type of FU issued
system.cpu31.iq.rate                         1.738511                       # Inst issue rate
system.cpu31.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu31.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu31.iq.int_inst_queue_reads           363682                       # Number of integer instruction queue reads
system.cpu31.iq.int_inst_queue_writes          152750                       # Number of integer instruction queue writes
system.cpu31.iq.int_inst_queue_wakeup_accesses       135674                       # Number of integer instruction queue wakeup accesses
system.cpu31.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu31.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu31.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu31.iq.int_alu_accesses               141819                       # Number of integer alu accesses
system.cpu31.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu31.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu31.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu31.iew.lsq.thread0.squashedLoads         2572                       # Number of loads squashed
system.cpu31.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu31.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu31.iew.lsq.thread0.squashedStores          395                       # Number of stores squashed
system.cpu31.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu31.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu31.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu31.iew.lsq.thread0.cacheBlocked         5717                       # Number of times an access to memory failed due to the cache being blocked
system.cpu31.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu31.iew.iewSquashCycles                  224                       # Number of cycles IEW is squashing
system.cpu31.iew.iewBlockCycles                  1930                       # Number of cycles IEW is blocking
system.cpu31.iew.iewUnblockCycles                1246                       # Number of cycles IEW is unblocking
system.cpu31.iew.iewDispatchedInsts            143868                       # Number of instructions dispatched to IQ
system.cpu31.iew.iewDispSquashedInsts              12                       # Number of squashed instructions skipped by dispatch
system.cpu31.iew.iewDispLoadInsts               37226                       # Number of dispatched load instructions
system.cpu31.iew.iewDispStoreInsts                933                       # Number of dispatched store instructions
system.cpu31.iew.iewDispNonSpecInsts               45                       # Number of dispatched non-speculative instructions
system.cpu31.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu31.iew.iewLSQFullEvents                1131                       # Number of times the LSQ has become full, causing a stall
system.cpu31.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu31.iew.predictedTakenIncorrect          137                       # Number of branches that were predicted taken incorrectly
system.cpu31.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu31.iew.branchMispredicts                224                       # Number of branch mispredicts detected at execute
system.cpu31.iew.iewExecutedInsts              141679                       # Number of executed instructions
system.cpu31.iew.iewExecLoadInsts               40787                       # Number of load instructions executed
system.cpu31.iew.iewExecSquashedInsts             138                       # Number of squashed instructions skipped in execute
system.cpu31.iew.exec_swp                           0                       # number of swp insts executed
system.cpu31.iew.exec_nop                           3                       # number of nop insts executed
system.cpu31.iew.exec_refs                      41349                       # number of memory reference insts executed
system.cpu31.iew.exec_branches                  10895                       # Number of branches executed
system.cpu31.iew.exec_stores                      562                       # Number of stores executed
system.cpu31.iew.exec_rate                   1.736794                       # Inst execution rate
system.cpu31.iew.wb_sent                       135711                       # cumulative count of insts sent to commit
system.cpu31.iew.wb_count                      135674                       # cumulative count of insts written-back
system.cpu31.iew.wb_producers                  122852                       # num instructions producing a value
system.cpu31.iew.wb_consumers                  204321                       # num instructions consuming a value
system.cpu31.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu31.iew.wb_rate                     1.663181                       # insts written-back per cycle
system.cpu31.iew.wb_fanout                   0.601270                       # average fanout of values written-back
system.cpu31.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu31.commit.commitSquashedInsts          8812                       # The number of squashed insts skipped by commit
system.cpu31.commit.commitNonSpecStalls            45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu31.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu31.commit.committed_per_cycle::samples        78026                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::mean     1.730064                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::stdev     2.339477                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::0        27458     35.19%     35.19% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::1        23107     29.61%     64.81% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::2        12756     16.35%     81.15% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::3         5136      6.58%     87.74% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::4          247      0.32%     88.05% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::5         1425      1.83%     89.88% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::6           67      0.09%     89.96% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::7          192      0.25%     90.21% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::8         7638      9.79%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::total        78026                       # Number of insts commited each cycle
system.cpu31.commit.committedInsts             134707                       # Number of instructions committed
system.cpu31.commit.committedOps               134990                       # Number of ops (including micro ops) committed
system.cpu31.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu31.commit.refs                        35192                       # Number of memory references committed
system.cpu31.commit.loads                       34654                       # Number of loads committed
system.cpu31.commit.membars                        12                       # Number of memory barriers committed
system.cpu31.commit.branches                    10852                       # Number of branches committed
system.cpu31.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu31.commit.int_insts                  124166                       # Number of committed integer instructions.
system.cpu31.commit.function_calls                 20                       # Number of function calls committed.
system.cpu31.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IntAlu          75219     55.72%     55.72% # Class of committed instruction
system.cpu31.commit.op_class_0::IntMult         24579     18.21%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::IntDiv              0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatAdd            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCmp            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCvt            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMult            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatDiv            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatSqrt            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAdd             0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAddAcc            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAlu             0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCmp             0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCvt             0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMisc            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMult            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMultAcc            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShift            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShiftAcc            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSqrt            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAdd            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAlu            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCmp            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCvt            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatDiv            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMisc            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMult            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.93% # Class of committed instruction
system.cpu31.commit.op_class_0::MemRead         34654     25.67%     99.60% # Class of committed instruction
system.cpu31.commit.op_class_0::MemWrite          538      0.40%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::total          134990                       # Class of committed instruction
system.cpu31.commit.bw_lim_events                7638                       # number cycles where commit BW limit reached
system.cpu31.rob.rob_reads                     214151                       # The number of ROB reads
system.cpu31.rob.rob_writes                    288884                       # The number of ROB writes
system.cpu31.timesIdled                            30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu31.idleCycles                          2338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu31.quiesceCycles                     259959                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu31.committedInsts                    134707                       # Number of Instructions Simulated
system.cpu31.committedOps                      134990                       # Number of Ops (including micro ops) Simulated
system.cpu31.cpi                             0.605574                       # CPI: Cycles Per Instruction
system.cpu31.cpi_total                       0.605574                       # CPI: Total CPI of All Threads
system.cpu31.ipc                             1.651327                       # IPC: Instructions Per Cycle
system.cpu31.ipc_total                       1.651327                       # IPC: Total IPC of All Threads
system.cpu31.int_regfile_reads                 229585                       # number of integer regfile reads
system.cpu31.int_regfile_writes                120504                       # number of integer regfile writes
system.cpu31.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu31.cc_regfile_reads                  529563                       # number of cc regfile reads
system.cpu31.cc_regfile_writes                  64567                       # number of cc regfile writes
system.cpu31.misc_regfile_reads                 46673                       # number of misc regfile reads
system.cpu31.misc_regfile_writes                  128                       # number of misc regfile writes
system.cpu31.dcache.tags.replacements             349                       # number of replacements
system.cpu31.dcache.tags.tagsinuse         101.439014                       # Cycle average of tags in use
system.cpu31.dcache.tags.total_refs             33617                       # Total number of references to valid blocks.
system.cpu31.dcache.tags.sampled_refs             907                       # Sample count of references to valid blocks.
system.cpu31.dcache.tags.avg_refs           37.063947                       # Average number of references to valid blocks.
system.cpu31.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu31.dcache.tags.occ_blocks::cpu31.data   101.439014                       # Average occupied blocks per requestor
system.cpu31.dcache.tags.occ_percent::cpu31.data     0.099062                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_percent::total     0.099062                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu31.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu31.dcache.tags.tag_accesses           72104                       # Number of tag accesses
system.cpu31.dcache.tags.data_accesses          72104                       # Number of data accesses
system.cpu31.dcache.ReadReq_hits::cpu31.data        33382                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_hits::total         33382                       # number of ReadReq hits
system.cpu31.dcache.WriteReq_hits::cpu31.data          227                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_hits::total          227                       # number of WriteReq hits
system.cpu31.dcache.SoftPFReq_hits::cpu31.data            2                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu31.dcache.LoadLockedReq_hits::cpu31.data            3                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu31.dcache.demand_hits::cpu31.data        33609                       # number of demand (read+write) hits
system.cpu31.dcache.demand_hits::total          33609                       # number of demand (read+write) hits
system.cpu31.dcache.overall_hits::cpu31.data        33611                       # number of overall hits
system.cpu31.dcache.overall_hits::total         33611                       # number of overall hits
system.cpu31.dcache.ReadReq_misses::cpu31.data         1641                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_misses::total         1641                       # number of ReadReq misses
system.cpu31.dcache.WriteReq_misses::cpu31.data          278                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu31.dcache.SoftPFReq_misses::cpu31.data            1                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu31.dcache.LoadLockedReq_misses::cpu31.data           28                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu31.dcache.StoreCondReq_misses::cpu31.data           15                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu31.dcache.demand_misses::cpu31.data         1919                       # number of demand (read+write) misses
system.cpu31.dcache.demand_misses::total         1919                       # number of demand (read+write) misses
system.cpu31.dcache.overall_misses::cpu31.data         1920                       # number of overall misses
system.cpu31.dcache.overall_misses::total         1920                       # number of overall misses
system.cpu31.dcache.ReadReq_miss_latency::cpu31.data     35572998                       # number of ReadReq miss cycles
system.cpu31.dcache.ReadReq_miss_latency::total     35572998                       # number of ReadReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::cpu31.data      7083748                       # number of WriteReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::total      7083748                       # number of WriteReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::cpu31.data       273420                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::total       273420                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::cpu31.data        12000                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::cpu31.data       165500                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::total       165500                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.demand_miss_latency::cpu31.data     42656746                       # number of demand (read+write) miss cycles
system.cpu31.dcache.demand_miss_latency::total     42656746                       # number of demand (read+write) miss cycles
system.cpu31.dcache.overall_miss_latency::cpu31.data     42656746                       # number of overall miss cycles
system.cpu31.dcache.overall_miss_latency::total     42656746                       # number of overall miss cycles
system.cpu31.dcache.ReadReq_accesses::cpu31.data        35023                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_accesses::total        35023                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::cpu31.data          505                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::total          505                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::cpu31.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::cpu31.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::cpu31.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.demand_accesses::cpu31.data        35528                       # number of demand (read+write) accesses
system.cpu31.dcache.demand_accesses::total        35528                       # number of demand (read+write) accesses
system.cpu31.dcache.overall_accesses::cpu31.data        35531                       # number of overall (read+write) accesses
system.cpu31.dcache.overall_accesses::total        35531                       # number of overall (read+write) accesses
system.cpu31.dcache.ReadReq_miss_rate::cpu31.data     0.046855                       # miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_miss_rate::total     0.046855                       # miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_miss_rate::cpu31.data     0.550495                       # miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_miss_rate::total     0.550495                       # miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::cpu31.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::cpu31.data     0.903226                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::total     0.903226                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::cpu31.data            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_miss_rate::cpu31.data     0.054014                       # miss rate for demand accesses
system.cpu31.dcache.demand_miss_rate::total     0.054014                       # miss rate for demand accesses
system.cpu31.dcache.overall_miss_rate::cpu31.data     0.054037                       # miss rate for overall accesses
system.cpu31.dcache.overall_miss_rate::total     0.054037                       # miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_miss_latency::cpu31.data 21677.634369                       # average ReadReq miss latency
system.cpu31.dcache.ReadReq_avg_miss_latency::total 21677.634369                       # average ReadReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::cpu31.data 25481.107914                       # average WriteReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::total 25481.107914                       # average WriteReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::cpu31.data         9765                       # average LoadLockedReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::total         9765                       # average LoadLockedReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::cpu31.data          800                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::total          800                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::cpu31.data          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.demand_avg_miss_latency::cpu31.data 22228.632621                       # average overall miss latency
system.cpu31.dcache.demand_avg_miss_latency::total 22228.632621                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::cpu31.data 22217.055208                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::total 22217.055208                       # average overall miss latency
system.cpu31.dcache.blocked_cycles::no_mshrs         6615                       # number of cycles access was blocked
system.cpu31.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_mshrs             448                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_mshrs    14.765625                       # average number of cycles each access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu31.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu31.dcache.writebacks::writebacks          136                       # number of writebacks
system.cpu31.dcache.writebacks::total             136                       # number of writebacks
system.cpu31.dcache.ReadReq_mshr_hits::cpu31.data          866                       # number of ReadReq MSHR hits
system.cpu31.dcache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::cpu31.data          142                       # number of WriteReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu31.dcache.demand_mshr_hits::cpu31.data         1008                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.demand_mshr_hits::total         1008                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.overall_mshr_hits::cpu31.data         1008                       # number of overall MSHR hits
system.cpu31.dcache.overall_mshr_hits::total         1008                       # number of overall MSHR hits
system.cpu31.dcache.ReadReq_mshr_misses::cpu31.data          775                       # number of ReadReq MSHR misses
system.cpu31.dcache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::cpu31.data          136                       # number of WriteReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::cpu31.data            1                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::cpu31.data           28                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::cpu31.data           15                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.demand_mshr_misses::cpu31.data          911                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.demand_mshr_misses::total          911                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.overall_mshr_misses::cpu31.data          912                       # number of overall MSHR misses
system.cpu31.dcache.overall_mshr_misses::total          912                       # number of overall MSHR misses
system.cpu31.dcache.ReadReq_mshr_miss_latency::cpu31.data     18516502                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_latency::total     18516502                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::cpu31.data      2745749                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::total      2745749                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::cpu31.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::cpu31.data       217580                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::total       217580                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::cpu31.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::cpu31.data       147500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::total       147500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::cpu31.data     21262251                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::total     21262251                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::cpu31.data     21264751                       # number of overall MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::total     21264751                       # number of overall MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_rate::cpu31.data     0.022128                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_mshr_miss_rate::total     0.022128                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::cpu31.data     0.269307                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::total     0.269307                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::cpu31.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::cpu31.data     0.903226                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::total     0.903226                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::cpu31.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_mshr_miss_rate::cpu31.data     0.025642                       # mshr miss rate for demand accesses
system.cpu31.dcache.demand_mshr_miss_rate::total     0.025642                       # mshr miss rate for demand accesses
system.cpu31.dcache.overall_mshr_miss_rate::cpu31.data     0.025668                       # mshr miss rate for overall accesses
system.cpu31.dcache.overall_mshr_miss_rate::total     0.025668                       # mshr miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::cpu31.data 23892.260645                       # average ReadReq mshr miss latency
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::total 23892.260645                       # average ReadReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::cpu31.data 20189.330882                       # average WriteReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::total 20189.330882                       # average WriteReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::cpu31.data         2500                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu31.data  7770.714286                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7770.714286                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::cpu31.data          500                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::total          500                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu31.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::cpu31.data 23339.463227                       # average overall mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::total 23339.463227                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::cpu31.data 23316.612939                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::total 23316.612939                       # average overall mshr miss latency
system.cpu31.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.icache.tags.replacements               0                       # number of replacements
system.cpu31.icache.tags.tagsinuse          10.427719                       # Cycle average of tags in use
system.cpu31.icache.tags.total_refs             18617                       # Total number of references to valid blocks.
system.cpu31.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu31.icache.tags.avg_refs          365.039216                       # Average number of references to valid blocks.
system.cpu31.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu31.icache.tags.occ_blocks::cpu31.inst    10.427719                       # Average occupied blocks per requestor
system.cpu31.icache.tags.occ_percent::cpu31.inst     0.020367                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_percent::total     0.020367                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu31.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu31.icache.tags.tag_accesses           37403                       # Number of tag accesses
system.cpu31.icache.tags.data_accesses          37403                       # Number of data accesses
system.cpu31.icache.ReadReq_hits::cpu31.inst        18617                       # number of ReadReq hits
system.cpu31.icache.ReadReq_hits::total         18617                       # number of ReadReq hits
system.cpu31.icache.demand_hits::cpu31.inst        18617                       # number of demand (read+write) hits
system.cpu31.icache.demand_hits::total          18617                       # number of demand (read+write) hits
system.cpu31.icache.overall_hits::cpu31.inst        18617                       # number of overall hits
system.cpu31.icache.overall_hits::total         18617                       # number of overall hits
system.cpu31.icache.ReadReq_misses::cpu31.inst           59                       # number of ReadReq misses
system.cpu31.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu31.icache.demand_misses::cpu31.inst           59                       # number of demand (read+write) misses
system.cpu31.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu31.icache.overall_misses::cpu31.inst           59                       # number of overall misses
system.cpu31.icache.overall_misses::total           59                       # number of overall misses
system.cpu31.icache.ReadReq_miss_latency::cpu31.inst      2260250                       # number of ReadReq miss cycles
system.cpu31.icache.ReadReq_miss_latency::total      2260250                       # number of ReadReq miss cycles
system.cpu31.icache.demand_miss_latency::cpu31.inst      2260250                       # number of demand (read+write) miss cycles
system.cpu31.icache.demand_miss_latency::total      2260250                       # number of demand (read+write) miss cycles
system.cpu31.icache.overall_miss_latency::cpu31.inst      2260250                       # number of overall miss cycles
system.cpu31.icache.overall_miss_latency::total      2260250                       # number of overall miss cycles
system.cpu31.icache.ReadReq_accesses::cpu31.inst        18676                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_accesses::total        18676                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.demand_accesses::cpu31.inst        18676                       # number of demand (read+write) accesses
system.cpu31.icache.demand_accesses::total        18676                       # number of demand (read+write) accesses
system.cpu31.icache.overall_accesses::cpu31.inst        18676                       # number of overall (read+write) accesses
system.cpu31.icache.overall_accesses::total        18676                       # number of overall (read+write) accesses
system.cpu31.icache.ReadReq_miss_rate::cpu31.inst     0.003159                       # miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_miss_rate::total     0.003159                       # miss rate for ReadReq accesses
system.cpu31.icache.demand_miss_rate::cpu31.inst     0.003159                       # miss rate for demand accesses
system.cpu31.icache.demand_miss_rate::total     0.003159                       # miss rate for demand accesses
system.cpu31.icache.overall_miss_rate::cpu31.inst     0.003159                       # miss rate for overall accesses
system.cpu31.icache.overall_miss_rate::total     0.003159                       # miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_miss_latency::cpu31.inst 38309.322034                       # average ReadReq miss latency
system.cpu31.icache.ReadReq_avg_miss_latency::total 38309.322034                       # average ReadReq miss latency
system.cpu31.icache.demand_avg_miss_latency::cpu31.inst 38309.322034                       # average overall miss latency
system.cpu31.icache.demand_avg_miss_latency::total 38309.322034                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::cpu31.inst 38309.322034                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::total 38309.322034                       # average overall miss latency
system.cpu31.icache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu31.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.icache.avg_blocked_cycles::no_mshrs          216                       # average number of cycles each access was blocked
system.cpu31.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.icache.fast_writes                     0                       # number of fast writes performed
system.cpu31.icache.cache_copies                    0                       # number of cache copies performed
system.cpu31.icache.ReadReq_mshr_hits::cpu31.inst            8                       # number of ReadReq MSHR hits
system.cpu31.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu31.icache.demand_mshr_hits::cpu31.inst            8                       # number of demand (read+write) MSHR hits
system.cpu31.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu31.icache.overall_mshr_hits::cpu31.inst            8                       # number of overall MSHR hits
system.cpu31.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu31.icache.ReadReq_mshr_misses::cpu31.inst           51                       # number of ReadReq MSHR misses
system.cpu31.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu31.icache.demand_mshr_misses::cpu31.inst           51                       # number of demand (read+write) MSHR misses
system.cpu31.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu31.icache.overall_mshr_misses::cpu31.inst           51                       # number of overall MSHR misses
system.cpu31.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu31.icache.ReadReq_mshr_miss_latency::cpu31.inst      2115750                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_latency::total      2115750                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::cpu31.inst      2115750                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::total      2115750                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::cpu31.inst      2115750                       # number of overall MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::total      2115750                       # number of overall MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_rate::cpu31.inst     0.002731                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_mshr_miss_rate::total     0.002731                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.demand_mshr_miss_rate::cpu31.inst     0.002731                       # mshr miss rate for demand accesses
system.cpu31.icache.demand_mshr_miss_rate::total     0.002731                       # mshr miss rate for demand accesses
system.cpu31.icache.overall_mshr_miss_rate::cpu31.inst     0.002731                       # mshr miss rate for overall accesses
system.cpu31.icache.overall_mshr_miss_rate::total     0.002731                       # mshr miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::cpu31.inst 41485.294118                       # average ReadReq mshr miss latency
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::total 41485.294118                       # average ReadReq mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::cpu31.inst 41485.294118                       # average overall mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::total 41485.294118                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::cpu31.inst 41485.294118                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::total 41485.294118                       # average overall mshr miss latency
system.cpu31.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                        16                       # number of replacements
system.l2.tags.tagsinuse                   902.808506                       # Cycle average of tags in use
system.l2.tags.total_refs                        7681                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1493                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.144675                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      369.798386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      426.990314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       96.967517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        6.286789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        0.279978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        0.533265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.279827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        0.224651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.722284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.inst        0.228468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu19.inst        0.226469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu23.inst        0.017323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu23.data        0.017231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu31.inst        0.236004                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.011285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.013031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.002959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu19.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu23.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu23.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu31.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.027552                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1477                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          570                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.045074                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    147992                       # Number of tag accesses
system.l2.tags.data_accesses                   147992                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                100                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                310                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                130                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                132                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                 69                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                 24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                 14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data                 41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.data                 33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.data                 16                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.inst                 51                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.data                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.data                 31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.data                111                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.data                 84                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.data                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.data                 16                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.data                 21                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.data                 26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.data                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.data                 14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.data                 26                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3074                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6558                       # number of Writeback hits
system.l2.Writeback_hits::total                  6558                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu18.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               92                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu17.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu18.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu19.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu20.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu21.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu22.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu23.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu24.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu25.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu26.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu27.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu28.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu29.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu30.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu31.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5013                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 100                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                1429                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  24                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 222                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 251                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 193                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 149                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 166                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 150                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 153                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 145                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 141                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 151                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 141                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 160                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 141                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 152                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 160                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data                 168                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.data                 160                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.data                 143                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.inst                  51                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.data                 163                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.data                 158                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.data                 238                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.data                 211                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.data                 153                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.data                 141                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.data                 144                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.data                 149                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.data                 154                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.data                 153                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.data                 142                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.data                 141                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.data                 154                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8087                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                100                       # number of overall hits
system.l2.overall_hits::cpu00.data               1429                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 24                       # number of overall hits
system.l2.overall_hits::cpu01.data                222                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 38                       # number of overall hits
system.l2.overall_hits::cpu02.data                251                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 32                       # number of overall hits
system.l2.overall_hits::cpu03.data                193                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu04.data                149                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu05.data                166                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu06.data                150                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu07.data                153                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu08.data                145                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu09.data                141                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu10.data                151                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu11.data                141                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu12.data                160                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu13.data                141                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu14.data                152                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu15.data                160                       # number of overall hits
system.l2.overall_hits::cpu16.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu16.data                168                       # number of overall hits
system.l2.overall_hits::cpu17.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu17.data                160                       # number of overall hits
system.l2.overall_hits::cpu18.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu18.data                143                       # number of overall hits
system.l2.overall_hits::cpu19.inst                 51                       # number of overall hits
system.l2.overall_hits::cpu19.data                163                       # number of overall hits
system.l2.overall_hits::cpu20.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu20.data                158                       # number of overall hits
system.l2.overall_hits::cpu21.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu21.data                238                       # number of overall hits
system.l2.overall_hits::cpu22.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu22.data                211                       # number of overall hits
system.l2.overall_hits::cpu23.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu23.data                153                       # number of overall hits
system.l2.overall_hits::cpu24.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu24.data                141                       # number of overall hits
system.l2.overall_hits::cpu25.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu25.data                144                       # number of overall hits
system.l2.overall_hits::cpu26.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu26.data                149                       # number of overall hits
system.l2.overall_hits::cpu27.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu27.data                154                       # number of overall hits
system.l2.overall_hits::cpu28.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu28.data                153                       # number of overall hits
system.l2.overall_hits::cpu29.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu29.data                142                       # number of overall hits
system.l2.overall_hits::cpu30.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu30.data                141                       # number of overall hits
system.l2.overall_hits::cpu31.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu31.data                154                       # number of overall hits
system.l2.overall_hits::total                    8087                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              556                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              135                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               31                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               17                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst                6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu17.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu18.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu19.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu19.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu20.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu21.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu22.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu22.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu23.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu23.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu24.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu24.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu26.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu26.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu30.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu30.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu31.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   895                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           1771                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu17.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu18.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu19.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu20.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu21.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu22.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu23.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu24.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu25.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu26.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu27.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu28.data              5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu29.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu30.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu31.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1898                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               556                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              1906                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                31                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu17.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu17.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu18.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu18.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu19.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu19.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu20.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu20.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu21.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu21.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu22.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu22.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu23.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu23.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu24.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu24.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu25.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu26.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu26.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu27.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu28.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu29.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu30.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu30.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2793                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              556                       # number of overall misses
system.l2.overall_misses::cpu00.data             1906                       # number of overall misses
system.l2.overall_misses::cpu01.inst               31                       # number of overall misses
system.l2.overall_misses::cpu01.data                6                       # number of overall misses
system.l2.overall_misses::cpu02.inst               17                       # number of overall misses
system.l2.overall_misses::cpu02.data                5                       # number of overall misses
system.l2.overall_misses::cpu03.inst               23                       # number of overall misses
system.l2.overall_misses::cpu03.data                5                       # number of overall misses
system.l2.overall_misses::cpu04.inst                6                       # number of overall misses
system.l2.overall_misses::cpu04.data                4                       # number of overall misses
system.l2.overall_misses::cpu05.inst                1                       # number of overall misses
system.l2.overall_misses::cpu05.data                4                       # number of overall misses
system.l2.overall_misses::cpu06.inst               12                       # number of overall misses
system.l2.overall_misses::cpu06.data                5                       # number of overall misses
system.l2.overall_misses::cpu07.data                5                       # number of overall misses
system.l2.overall_misses::cpu08.inst               11                       # number of overall misses
system.l2.overall_misses::cpu08.data                4                       # number of overall misses
system.l2.overall_misses::cpu09.inst               12                       # number of overall misses
system.l2.overall_misses::cpu09.data                4                       # number of overall misses
system.l2.overall_misses::cpu10.data                4                       # number of overall misses
system.l2.overall_misses::cpu11.inst               11                       # number of overall misses
system.l2.overall_misses::cpu11.data                5                       # number of overall misses
system.l2.overall_misses::cpu12.inst                1                       # number of overall misses
system.l2.overall_misses::cpu12.data                6                       # number of overall misses
system.l2.overall_misses::cpu13.inst                2                       # number of overall misses
system.l2.overall_misses::cpu13.data                5                       # number of overall misses
system.l2.overall_misses::cpu14.inst               12                       # number of overall misses
system.l2.overall_misses::cpu14.data                5                       # number of overall misses
system.l2.overall_misses::cpu15.inst                2                       # number of overall misses
system.l2.overall_misses::cpu15.data                5                       # number of overall misses
system.l2.overall_misses::cpu16.inst               11                       # number of overall misses
system.l2.overall_misses::cpu16.data                4                       # number of overall misses
system.l2.overall_misses::cpu17.inst                1                       # number of overall misses
system.l2.overall_misses::cpu17.data                4                       # number of overall misses
system.l2.overall_misses::cpu18.inst                7                       # number of overall misses
system.l2.overall_misses::cpu18.data                4                       # number of overall misses
system.l2.overall_misses::cpu19.inst                2                       # number of overall misses
system.l2.overall_misses::cpu19.data                5                       # number of overall misses
system.l2.overall_misses::cpu20.inst                9                       # number of overall misses
system.l2.overall_misses::cpu20.data                4                       # number of overall misses
system.l2.overall_misses::cpu21.inst               10                       # number of overall misses
system.l2.overall_misses::cpu21.data                4                       # number of overall misses
system.l2.overall_misses::cpu22.inst                2                       # number of overall misses
system.l2.overall_misses::cpu22.data                5                       # number of overall misses
system.l2.overall_misses::cpu23.inst                1                       # number of overall misses
system.l2.overall_misses::cpu23.data                5                       # number of overall misses
system.l2.overall_misses::cpu24.inst                1                       # number of overall misses
system.l2.overall_misses::cpu24.data                5                       # number of overall misses
system.l2.overall_misses::cpu25.data                4                       # number of overall misses
system.l2.overall_misses::cpu26.inst                1                       # number of overall misses
system.l2.overall_misses::cpu26.data                5                       # number of overall misses
system.l2.overall_misses::cpu27.data                4                       # number of overall misses
system.l2.overall_misses::cpu28.data                5                       # number of overall misses
system.l2.overall_misses::cpu29.data                4                       # number of overall misses
system.l2.overall_misses::cpu30.inst                1                       # number of overall misses
system.l2.overall_misses::cpu30.data                5                       # number of overall misses
system.l2.overall_misses::cpu31.inst                1                       # number of overall misses
system.l2.overall_misses::cpu31.data                4                       # number of overall misses
system.l2.overall_misses::total                  2793                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     42342750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     11128500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2824250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       163000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      1311250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data        71000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      1825999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data        70500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst       512750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       139250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      1085750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data        34500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data        39500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst      1138750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst      1092750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       876500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data        33500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       134750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       150000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data        26500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst      1107750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data        36500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       240750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data        30500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst      1070000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu17.inst       136250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu18.inst       700750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu19.inst       158750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu19.data        37500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu20.inst       835250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu21.inst       867750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu22.inst       105250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu22.data        32500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu23.inst        68750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu23.data        83000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu24.inst        19750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu24.data        32000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu26.inst        30750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu26.data        38500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu30.inst        15750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu30.data        27500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu31.inst        96750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        70773999                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    133571500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data       947500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data       939998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data       682500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      1173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      1139250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       746000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      1178000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data       446500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data       782250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      1434000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      1084000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      1068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      1084000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data       637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data       966750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data       685250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu17.data       881250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu18.data       407750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu19.data      1271000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu20.data       542500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu21.data       876250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu22.data      1317250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu23.data      1331750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu24.data      1334750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu25.data      1337248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu26.data      1336998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu27.data      1336000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu28.data      1386250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu29.data      1217750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu30.data      1166250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu31.data       920250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     165229244                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     42342750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    144700000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2824250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data      1110500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      1311250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data      1010998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      1825999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data       753000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst       512750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data      1173500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       139250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data      1139250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      1085750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data       780500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data      1217500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      1138750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data       446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      1092750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data       782250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data      1434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       876500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data      1117500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       134750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data      1068000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data      1110500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      1107750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data       673500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       240750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data       997250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst      1070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data       685250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu17.inst       136250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu17.data       881250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu18.inst       700750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu18.data       407750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu19.inst       158750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu19.data      1308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu20.inst       835250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu20.data       542500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu21.inst       867750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu21.data       876250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu22.inst       105250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu22.data      1349750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu23.inst        68750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu23.data      1414750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu24.inst        19750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu24.data      1366750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu25.data      1337248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu26.inst        30750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu26.data      1375498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu27.data      1336000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu28.data      1386250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu29.data      1217750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu30.inst        15750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu30.data      1193750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.inst        96750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.data       920250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        236003243                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     42342750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    144700000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2824250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data      1110500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      1311250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data      1010998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      1825999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data       753000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst       512750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data      1173500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       139250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data      1139250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      1085750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data       780500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data      1217500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      1138750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data       446500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      1092750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data       782250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data      1434000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       876500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data      1117500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       134750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data      1068000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       150000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data      1110500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      1107750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data       673500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       240750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data       997250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst      1070000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data       685250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu17.inst       136250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu17.data       881250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu18.inst       700750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu18.data       407750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu19.inst       158750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu19.data      1308500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu20.inst       835250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu20.data       542500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu21.inst       867750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu21.data       876250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu22.inst       105250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu22.data      1349750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu23.inst        68750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu23.data      1414750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu24.inst        19750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu24.data      1366750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu25.data      1337248                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu26.inst        30750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu26.data      1375498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu27.data      1336000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu28.data      1386250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu29.data      1217750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu30.inst        15750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu30.data      1193750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.inst        96750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.data       920250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       236003243                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data            132                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data            133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             70                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             18                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data             24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data             15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data             41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.data             33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.data             16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.data             36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.data             31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.data            111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.data             85                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.data             26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.data             16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.data             22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.data             26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.data             25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.data             26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3969                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6558                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6558                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu18.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         2890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu17.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu18.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu19.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu20.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu21.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu22.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu23.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu24.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu25.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu26.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu27.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu28.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu29.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu30.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu31.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6911                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             656                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data            3335                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             228                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             256                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             198                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             153                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             170                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             158                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             149                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             145                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             146                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             166                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             146                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             157                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             165                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data             172                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.data             164                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.data             147                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.data             168                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.data             162                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.data             242                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.data             216                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.data             158                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.data             146                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.data             148                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.data             154                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.data             158                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.data             158                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.data             146                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.data             146                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.data             158                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10880                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            656                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data           3335                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            228                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            256                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            198                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            153                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            170                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            158                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            149                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            145                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            146                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            166                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            146                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            157                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            165                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data            172                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.data            164                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.data            147                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.data            168                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.data            162                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.data            242                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.data            216                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.data            158                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.data            146                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.data            148                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.data            154                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.data            158                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.data            158                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.data            146                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.data            146                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.data            158                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10880                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.847561                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.303371                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.563636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.015152                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.309091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.007519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.418182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.014286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.113208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.017857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.210526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.040000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.037037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.192982                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.210526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.196429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.066667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.018182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.037037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.066667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.210526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.038462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.035714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.029412                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.196429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu17.inst      0.018182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu18.inst      0.125000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu19.inst      0.037736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu19.data      0.027778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu20.inst      0.160714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu21.inst      0.178571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu22.inst      0.037037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu22.data      0.011765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu23.inst      0.018182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu23.data      0.038462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu24.inst      0.018868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu24.data      0.071429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu26.inst      0.018182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu26.data      0.045455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu30.inst      0.018868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu30.data      0.071429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu31.inst      0.019608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.225498                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.612803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.041667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.032520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.031250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.031250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.031250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.045113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu17.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu18.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu19.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu20.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu21.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu22.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu23.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu24.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu25.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu26.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu27.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu28.data     0.037594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu29.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu30.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu31.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.274635                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.847561                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.571514                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.563636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.026316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.309091                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.019531                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.418182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.025253                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.113208                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.026144                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.017857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.023529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.210526                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.032258                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.031646                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.192982                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.026846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.210526                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.027586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.025806                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.196429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.034247                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.018182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.036145                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.037037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.034247                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.210526                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.031847                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.035714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.030303                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.196429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.023256                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu17.inst       0.018182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu17.data       0.024390                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu18.inst       0.125000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu18.data       0.027211                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu19.inst       0.037736                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu19.data       0.029762                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu20.inst       0.160714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu20.data       0.024691                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu21.inst       0.178571                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu21.data       0.016529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu22.inst       0.037037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu22.data       0.023148                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu23.inst       0.018182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu23.data       0.031646                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu24.inst       0.018868                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu24.data       0.034247                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu25.data       0.027027                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu26.inst       0.018182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu26.data       0.032468                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu27.data       0.025316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu28.data       0.031646                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu29.data       0.027397                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu30.inst       0.018868                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu30.data       0.034247                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.inst       0.019608                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.data       0.025316                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256710                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.847561                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.571514                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.563636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.026316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.309091                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.019531                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.418182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.025253                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.113208                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.026144                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.017857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.023529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.210526                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.032258                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.031646                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.192982                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.026846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.210526                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.027586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.025806                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.196429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.034247                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.018182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.036145                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.037037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.034247                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.210526                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.031847                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.035714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.030303                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.196429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.023256                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu17.inst      0.018182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu17.data      0.024390                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu18.inst      0.125000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu18.data      0.027211                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu19.inst      0.037736                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu19.data      0.029762                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu20.inst      0.160714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu20.data      0.024691                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu21.inst      0.178571                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu21.data      0.016529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu22.inst      0.037037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu22.data      0.023148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu23.inst      0.018182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu23.data      0.031646                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu24.inst      0.018868                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu24.data      0.034247                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu25.data      0.027027                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu26.inst      0.018182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu26.data      0.032468                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu27.data      0.025316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu28.data      0.031646                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu29.data      0.027397                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu30.inst      0.018868                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu30.data      0.034247                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.inst      0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.data      0.025316                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256710                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 76156.025180                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 82433.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 91104.838710                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        81500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 77132.352941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        71000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 79391.260870                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        70500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 85458.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst       139250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 90479.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data        34500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        39500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 103522.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 91062.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 79681.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data        33500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst       134750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst        75000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data        26500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst 92312.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data        36500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst       120375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data        30500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 97272.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu17.inst       136250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu18.inst 100107.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu19.inst        79375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu19.data        37500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu20.inst 92805.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu21.inst        86775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu22.inst        52625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu22.data        32500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu23.inst        68750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu23.data        83000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu24.inst        19750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu24.data        32000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu26.inst        30750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu26.data        38500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu30.inst        15750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu30.data        27500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu31.inst        96750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79077.093855                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 75421.513269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data       236875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 234999.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       170625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data       293375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 284812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data       186500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data       294500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data       111625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 195562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data       358500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data       271000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       178000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data       271000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       159250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 241687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 171312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu17.data 220312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu18.data 101937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu19.data       317750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu20.data       135625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu21.data 219062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu22.data 329312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu23.data 332937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu24.data 333687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu25.data       334312                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu26.data 334249.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu27.data       334000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu28.data       277250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu29.data 304437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu30.data 291562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu31.data 230062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87054.396207                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 76156.025180                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 75918.153200                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 91104.838710                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 185083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 77132.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 202199.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 79391.260870                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       150600                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 85458.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data       293375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst       139250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 284812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 90479.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       156100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data       243500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 103522.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data       111625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 91062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 195562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data       358500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 79681.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data       223500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst       134750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       178000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst        75000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data       222100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 92312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data       134700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst       120375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data       199450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 97272.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 171312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu17.inst       136250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu17.data 220312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu18.inst 100107.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu18.data 101937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu19.inst        79375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu19.data       261700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu20.inst 92805.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu20.data       135625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu21.inst        86775                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu21.data 219062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu22.inst        52625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu22.data       269950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu23.inst        68750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu23.data       282950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu24.inst        19750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu24.data       273350                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu25.data       334312                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu26.inst        30750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu26.data 275099.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu27.data       334000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu28.data       277250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu29.data 304437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu30.inst        15750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu30.data       238750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.inst        96750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.data 230062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84498.117794                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 76156.025180                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 75918.153200                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 91104.838710                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 185083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 77132.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 202199.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 79391.260870                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       150600                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 85458.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data       293375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst       139250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 284812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 90479.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       156100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data       243500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 103522.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data       111625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 91062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 195562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data       358500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 79681.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data       223500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst       134750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       178000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst        75000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data       222100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 92312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data       134700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst       120375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data       199450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 97272.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 171312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu17.inst       136250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu17.data 220312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu18.inst 100107.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu18.data 101937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu19.inst        79375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu19.data       261700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu20.inst 92805.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu20.data       135625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu21.inst        86775                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu21.data 219062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu22.inst        52625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu22.data       269950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu23.inst        68750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu23.data       282950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu24.inst        19750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu24.data       273350                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu25.data       334312                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu26.inst        30750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu26.data 275099.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu27.data       334000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu28.data       277250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu29.data 304437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu30.inst        15750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu30.data       238750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.inst        96750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.data 230062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84498.117794                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                754                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1653                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         9                       # number of cycles access was blocked
system.l2.blocked::no_targets                      12                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      83.777778                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   137.750000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   16                       # number of writebacks
system.l2.writebacks::total                        16                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu17.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu18.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu19.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu19.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu20.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu21.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu22.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu22.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu24.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu24.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu26.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu26.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu30.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu30.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                187                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu17.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu18.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu19.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu19.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu20.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu21.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu22.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu22.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu24.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu24.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu26.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu26.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu30.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu30.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 187                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu17.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu18.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu19.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu19.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu20.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu21.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu22.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu22.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu24.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu24.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu26.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu26.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu30.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu30.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                187                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          551                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu19.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu23.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu23.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu31.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              708                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         1771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu17.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu18.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu19.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu20.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu21.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu22.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu23.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu24.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu25.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu26.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu27.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu28.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu29.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu30.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu31.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1898                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         1891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu17.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu18.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu19.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu19.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu20.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu21.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu22.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu23.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu23.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu24.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu25.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu26.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu27.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu28.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu29.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu30.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2606                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         1891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu17.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu18.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu19.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu19.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu20.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu21.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu22.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu23.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu23.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu24.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu25.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu26.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu27.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu28.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu29.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu30.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2606                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     35192750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      8444000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      1822000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data        59500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       173000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data        27500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       383750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.inst       131250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu19.inst       121500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu23.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu23.data        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu31.inst        83750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46622500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       112005                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       112005                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    111491500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data       895500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data       889500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data       633000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      1123000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      1089250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       694000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      1126000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data       394500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data       731250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      1383500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      1033500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data       991000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      1032500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data       585500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data       915750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data       633750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu17.data       829750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu18.data       356750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu19.data      1219500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu20.data       490500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu21.data       825250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu22.data      1265750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu23.data      1280250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu24.data      1283750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu25.data      1285250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu26.data      1285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu27.data      1284000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu28.data      1321750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu29.data      1166750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu30.data      1115750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu31.data       869750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    141522750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     35192750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    119935500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      1822000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data       955000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       173000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data       889500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data       633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data      1123000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data      1089250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       694000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data      1153500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       383750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data       394500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data       731250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data      1383500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data      1033500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data       991000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data      1032500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data       585500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data       915750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.inst       131250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data       633750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu17.data       829750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu18.data       356750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu19.inst       121500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu19.data      1219500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu20.data       490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu21.data       825250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu22.data      1265750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu23.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu23.data      1350750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu24.data      1283750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu25.data      1285250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu26.data      1285000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu27.data      1284000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu28.data      1321750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu29.data      1166750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu30.data      1115750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.data       869750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    188145250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     35192750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    119935500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      1822000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data       955000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       173000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data       889500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data       633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data      1123000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data      1089250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       694000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data      1153500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       383750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data       394500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data       731250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data      1383500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data      1033500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data       991000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data      1032500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data       585500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data       915750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.inst       131250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data       633750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu17.data       829750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu18.data       356750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu19.inst       121500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu19.data      1219500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu20.data       490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu21.data       825250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu22.data      1265750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu23.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu23.data      1350750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu24.data      1283750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu25.data      1285250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu26.data      1285000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu27.data      1284000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu28.data      1321750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu29.data      1166750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu30.data      1115750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.inst        83750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.data       869750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    188145250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.839939                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.269663                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.418182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.007576                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.036364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.037037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.070175                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.inst     0.017857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu19.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu23.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu23.data     0.038462                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu31.inst     0.019608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.178382                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.612803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.041667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.032520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.031250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.031250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.031250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.045113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu17.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu18.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu19.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu20.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu21.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu22.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu23.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu24.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu25.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu26.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu27.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu28.data     0.037594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu29.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu30.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu31.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.274635                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.839939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.567016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.418182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.021930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.015625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.020202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.026144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.023529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.025806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.031646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.070175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.026846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.027586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.025806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.027397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.036145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.027397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.025478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.024242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.inst     0.017857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.023256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu17.data     0.024390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu18.data     0.027211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu19.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu19.data     0.023810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu20.data     0.024691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu21.data     0.016529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu22.data     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu23.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu23.data     0.031646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu24.data     0.027397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu25.data     0.027027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu26.data     0.025974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu27.data     0.025316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu28.data     0.031646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu29.data     0.027397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu30.data     0.027397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.inst     0.019608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.data     0.025316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.239522                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.839939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.567016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.418182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.021930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.015625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.020202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.026144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.023529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.025806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.031646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.070175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.026846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.027586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.025806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.027397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.036145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.027397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.025478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.024242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.inst     0.017857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.023256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu17.data     0.024390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu18.data     0.027211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu19.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu19.data     0.023810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu20.data     0.024691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu21.data     0.016529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu22.data     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu23.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu23.data     0.031646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu24.data     0.027397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu25.data     0.027027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu26.data     0.025974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu27.data     0.025316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu28.data     0.031646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu29.data     0.027397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu30.data     0.027397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.inst     0.019608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.data     0.025316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.239522                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 63870.689655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 70366.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 79217.391304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data        59500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst        86500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst 95937.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.inst       131250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu19.inst       121500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu23.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu23.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu31.inst        83750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65850.988701                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 18667.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18667.500000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 62953.980802                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data       223875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data       222375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data       158250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data       280750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 272312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data       173500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data       281500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data        98625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 182812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data       345875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data       258375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 165166.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data       258125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data       146375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 228937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 158437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu17.data 207437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu18.data 89187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu19.data       304875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu20.data       122625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu21.data 206312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu22.data 316437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu23.data 320062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu24.data 320937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu25.data 321312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu26.data       321250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu27.data       321000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu28.data       264350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu29.data 291687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu30.data 278937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu31.data 217437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74564.146470                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 63870.689655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 63424.378636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 79217.391304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data       191000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst        86500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data       222375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data       158250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data       280750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 272312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data       173500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data       230700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 95937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data        98625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 182812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data       345875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data       258375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 165166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data       258125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data       146375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 228937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.inst       131250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 158437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu17.data 207437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu18.data 89187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu19.inst       121500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu19.data       304875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu20.data       122625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu21.data 206312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu22.data 316437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu23.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu23.data       270150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu24.data 320937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu25.data 321312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu26.data       321250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu27.data       321000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu28.data       264350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu29.data 291687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu30.data 278937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.inst        83750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.data 217437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72196.949348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 63870.689655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 63424.378636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 79217.391304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data       191000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst        86500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data       222375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data       158250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data       280750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 272312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data       173500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data       230700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 95937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data        98625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 182812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data       345875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data       258375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 165166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data       258125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data       146375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 228937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.inst       131250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 158437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu17.data 207437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu18.data 89187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu19.inst       121500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu19.data       304875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu20.data       122625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu21.data 206312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu22.data 316437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu23.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu23.data       270150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu24.data 320937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu25.data 321312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu26.data       321250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu27.data       321000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu28.data       264350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu29.data 291687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu30.data 278937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.inst        83750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.data 217437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72196.949348                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 707                       # Transaction distribution
system.membus.trans_dist::ReadResp                706                       # Transaction distribution
system.membus.trans_dist::Writeback                16                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               39                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             92                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1898                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1898                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       167680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  167680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              126                       # Total snoops (count)
system.membus.snoop_fanout::samples              2753                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2753    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2753                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2986253                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13772492                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              27349                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             27345                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6558                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              41                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            94                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            135                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6972                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         8817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side         1273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side         1244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dcache.mem_side::system.l2.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dcache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dcache.mem_side::system.l2.cpu_side         1313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dcache.mem_side::system.l2.cpu_side         1208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dcache.mem_side::system.l2.cpu_side         1197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dcache.mem_side::system.l2.cpu_side         1193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dcache.mem_side::system.l2.cpu_side         1206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dcache.mem_side::system.l2.cpu_side         1232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dcache.mem_side::system.l2.cpu_side         1208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dcache.mem_side::system.l2.cpu_side         1203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dcache.mem_side::system.l2.cpu_side         1195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dcache.mem_side::system.l2.cpu_side         1249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 52139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        41856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       348416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        26560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        30528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        23680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        18176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        20480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        18432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        18176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        17792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        17344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        18496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        17408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        19648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        17408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        18688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        19520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side        20544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side        19584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side        17472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side        19904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dcache.mem_side::system.l2.cpu_side        19328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dcache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dcache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dcache.mem_side::system.l2.cpu_side        18752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dcache.mem_side::system.l2.cpu_side        17472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dcache.mem_side::system.l2.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dcache.mem_side::system.l2.cpu_side        18432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dcache.mem_side::system.l2.cpu_side        18688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dcache.mem_side::system.l2.cpu_side        18752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dcache.mem_side::system.l2.cpu_side        17472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dcache.mem_side::system.l2.cpu_side        17472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dcache.mem_side::system.l2.cpu_side        18816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1115904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23803                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41272                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  63                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::49                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::50                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::51                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::52                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::53                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::54                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::55                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::56                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::57                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::58                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::59                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::60                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::61                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::62                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::63                 41272    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::64                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41272                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           27202479                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1085717                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5433978                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             88721                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1344116                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             89711                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1416399                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            91421                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1386486                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            83704                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1454891                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            84246                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1388223                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            90187                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1452253                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            81749                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1428891                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            88194                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy          1437858                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            90205                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy          1420138                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            82501                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy          1405912                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            89932                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy          1452291                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            85731                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy          1409617                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            83467                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy          1395912                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            90205                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy          1405578                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            84735                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy          1432330                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy            88445                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy          1435868                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer68.occupancy            84732                       # Layer occupancy (ticks)
system.tol2bus.respLayer68.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer69.occupancy          1408452                       # Layer occupancy (ticks)
system.tol2bus.respLayer69.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer72.occupancy            88182                       # Layer occupancy (ticks)
system.tol2bus.respLayer72.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer73.occupancy          1440160                       # Layer occupancy (ticks)
system.tol2bus.respLayer73.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer76.occupancy            79749                       # Layer occupancy (ticks)
system.tol2bus.respLayer76.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer77.occupancy          1379948                       # Layer occupancy (ticks)
system.tol2bus.respLayer77.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer80.occupancy            87934                       # Layer occupancy (ticks)
system.tol2bus.respLayer80.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer81.occupancy          1397391                       # Layer occupancy (ticks)
system.tol2bus.respLayer81.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer84.occupancy            88202                       # Layer occupancy (ticks)
system.tol2bus.respLayer84.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer85.occupancy          1417646                       # Layer occupancy (ticks)
system.tol2bus.respLayer85.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer88.occupancy            81743                       # Layer occupancy (ticks)
system.tol2bus.respLayer88.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer89.occupancy          1372182                       # Layer occupancy (ticks)
system.tol2bus.respLayer89.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer92.occupancy            83496                       # Layer occupancy (ticks)
system.tol2bus.respLayer92.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer93.occupancy          1369237                       # Layer occupancy (ticks)
system.tol2bus.respLayer93.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer96.occupancy            79743                       # Layer occupancy (ticks)
system.tol2bus.respLayer96.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer97.occupancy          1389183                       # Layer occupancy (ticks)
system.tol2bus.respLayer97.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer100.occupancy           82500                       # Layer occupancy (ticks)
system.tol2bus.respLayer100.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer101.occupancy         1377205                       # Layer occupancy (ticks)
system.tol2bus.respLayer101.utilization           0.8                       # Layer utilization (%)
system.tol2bus.respLayer104.occupancy           82749                       # Layer occupancy (ticks)
system.tol2bus.respLayer104.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer105.occupancy         1378702                       # Layer occupancy (ticks)
system.tol2bus.respLayer105.utilization           0.8                       # Layer utilization (%)
system.tol2bus.respLayer108.occupancy           79999                       # Layer occupancy (ticks)
system.tol2bus.respLayer108.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer109.occupancy         1415910                       # Layer occupancy (ticks)
system.tol2bus.respLayer109.utilization           0.8                       # Layer utilization (%)
system.tol2bus.respLayer112.occupancy           79751                       # Layer occupancy (ticks)
system.tol2bus.respLayer112.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer113.occupancy         1372972                       # Layer occupancy (ticks)
system.tol2bus.respLayer113.utilization           0.8                       # Layer utilization (%)
system.tol2bus.respLayer116.occupancy           80250                       # Layer occupancy (ticks)
system.tol2bus.respLayer116.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer117.occupancy         1398674                       # Layer occupancy (ticks)
system.tol2bus.respLayer117.utilization           0.8                       # Layer utilization (%)
system.tol2bus.respLayer120.occupancy           80722                       # Layer occupancy (ticks)
system.tol2bus.respLayer120.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer121.occupancy         1384439                       # Layer occupancy (ticks)
system.tol2bus.respLayer121.utilization           0.8                       # Layer utilization (%)
system.tol2bus.respLayer124.occupancy           77250                       # Layer occupancy (ticks)
system.tol2bus.respLayer124.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer125.occupancy         1435668                       # Layer occupancy (ticks)
system.tol2bus.respLayer125.utilization           0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
