<!DOCTYPE html> 
 <!--[if lt IE 7]> <html lang="en" class="ie ie6 lte9 lte8 lte7 os-other"> <![endif]-->
 <!--[if IE 7]> <html lang="en" class="ie ie7 lte9 lte8 lte7 os-other"> <![endif]-->
 <!--[if IE 8]> <html lang="en" class="ie ie8 lte9 lte8 os-other"> <![endif]-->
 <!--[if IE 9]> <html lang="en" class="ie ie9 lte9 os-other"> <![endif]-->
 <!--[if gt IE 9]> <html lang="en" class="os-other"> <![endif]-->
 <!--[if !IE]><!--> <html lang="en" class="os-other"> <!--<![endif]-->

<head>


      
      
      
      
      
      
      
    



     
      
  
  

    
      
        
          
            
                
              
          
        
      
    
    


     
      
  

    
      
        
          
            
                
              
          
        
      
    
    



  <meta name="lnkd-track-json-lib" content="http://s.c.lnkd.licdn.com/scds/concat/common/js?h=2jds9coeh4w78ed9wblscv68v-eo3jgzogk6v7maxgg86f4u27d&amp;fc=2">
  <meta name="lnkd-track-lib" content="http://s.c.lnkd.licdn.com/scds/concat/common/js?h=eo3jgzogk6v7maxgg86f4u27d&amp;fc=2">




  
    <meta name="treeID" content="CNc8DGb3KhNQTs7UwioAAA==">
  



  <meta name="appName" content="profile">


<meta name="lnkd-track-error" content="/lite/ua/error?csrfToken=ajax%3A6933009215713010450&amp;goback=%2Enppvan_jeremywwebb">


     
      
  
  
  
  

    
      
        
          
            
                
                  
                    <script type="text/javascript" src="http://s.c.lnkd.licdn.com/scds/concat/common/js?h=8swqmpmjehppqzovz8zzfvv9g-aef5jooigi7oiyblwlouo8z90-e2u0uzhuvp24qrred2yekckx1-10q339fub5b718xk0pv9lzhpl&amp;fc=2"></script>
                  
                  
                
              
          
        
      
    
    



 <meta http-equiv="content-type" content="text/html; charset=UTF-8">
 <meta http-equiv="X-UA-Compatible" content="IE=8">
 <meta name="description" content="View Jeremy Webb's professional profile on LinkedIn.  LinkedIn is the world's largest business network, helping professionals like Jeremy Webb discover inside connections to recommended job candidates, industry experts, and business partners.">
 <meta name="pageImpressionID" content="1ef245eb-fd5f-4200-994d-0bf770dc3e4c">
 <meta name="pageKey" content="nprofile-public-success" >
 <meta name="analyticsURL" content="/analytics/noauthtracker">

 
 
<link rel="apple-touch-icon-precomposed" href="/img/icon/apple-touch-icon.png">
<!--[if lte IE 8]>
  <link rel="shortcut icon" href="http://s.c.lnkd.licdn.com/scds/common/u/images/logos/favicons/v1/16x16/favicon.ico">
<![endif]-->
<!--[if IE 9]>
  <link rel="shortcut icon" href="http://s.c.lnkd.licdn.com/scds/common/u/images/logos/favicons/v1/favicon.ico">
<![endif]-->
<link rel="icon" href="http://s.c.lnkd.licdn.com/scds/common/u/images/logos/favicons/v1/favicon.ico">


<meta name="msapplication-TileImage" content="http://s.c.lnkd.licdn.com/scds/common/u/images/logos/linkedin/logo-in-win8-tile-144_v1.png"/>
<meta name="msapplication-TileColor" content="#0077B5"/>
<meta name="application-name" content="LinkedIn"/>

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 <link rel="stylesheet" type="text/css" href="http://s.c.lnkd.licdn.com/scds/concat/common/css?h=3bifs78lai5i0ndyj1ew7316e-2ls5j5cdjrujv4sqdb0z16lmh-2it1to3q1pt5evainys9ta07p-4uu2pkz5u0jch61r2nhpyyrn8-ee859529mdos6retehcmn9z8a-7poavrvxlvh0irzkbnoyoginp-4om4nn3a2z730xs82d78xj3be-4mtnezjah7m1dorg1ys1puyqz-ct4kfyj4tquup0bvqhttvymms-9zbbsrdszts09by60it4vuo3q-bjn9kbvacgrovgpk6in831zk8-8ti9u6z5f55pestwbmte40d9-9xjla9dx40fwpfowoufppz0u1-cxff0g818hf3ks7dzixd4lqcq-2d3dmhru4d3a2ekwmxrg5bwd3&amp;fc=2">
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 <script type="text/javascript" src="http://s.c.lnkd.licdn.com/scds/concat/common/js?h=dfoaudjrk6rbf82f45bz5crwi-62og8s54488owngg0s7escdit-c8ha6zrgpgcni7poa5ctye7il-djim7uyllidc9gta745y2wo5m-51dv6schthjydhvcv6rxvospp-d7z5zqt26qe7ht91f8494hqx5-e9rsfv7b5gx0bk0tln31dx3sq-2r5gveucqe4lsolc3n0oljsn1-8v2hz0euzy8m1tk5d6tfrn6j-b88qxy99s08xoes3weacd08uc-bymlr3eiytxzjg9or01ze5ia8-ac8pg92mfnb2j836ntpvg1fsi-eerjwq0kg43vknr09rbrsamdu-lyi4ca0d33mbzhvnuf1wvqjp-80pbsa4obuk9pkni9fepx3r1u-b0otj9zjsih2zu4s3gxjejik2-8gnadkog4qjkvf7alm205sobz-3ns2d4ano7knp93wdj2zg3drz-65r02rf4fgqf3q3s7b42u1w0z-1pa3tpaab6s85oxj5wgz5m0p7&amp;fc=2"></script>
 
 
  

          
          
            
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

            
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

          
          
          
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 




 
 
 

 
 

 
 
 
 
 
 
 
 <script type="text/javascript" src="http://s.c.lnkd.licdn.com/scds/concat/common/js?h=6b5tomv24hymqjdn9yh9vdxyg-95d8d303rtd0n9wj4dcjbnh2c&amp;fc=2"></script>
 
 

<title>Jeremy Webb  | LinkedIn</title>

          
        

        
      
      
      
      
        
      
    
      
        
      
    
  

  
  
  
     
    
    
    
    
    
		
			
			
		
    

    
      
    
  
     
      
        
          
            
                
                  
                  
                    <link rel="stylesheet" type="text/css" href="http://s.c.lnkd.licdn.com/scds/concat/common/css?h=4p2lr3v1stqdryp7cwmzusws3-bubc6rv5t8u1olw8jqdcmcsxx-2f80q3wku8xajybx85i5jg69w-5xxmkfcm1ny97biv0pwj7ch69-bh4epi2lmzdt5u7j34vbgtyn&amp;fc=2">
                  
                
              
          
        
      
    
     
  
     
      
    
    
    
    
    
    
  
    
      
        
          
            
                
                  
                    <script type="text/javascript" src="http://s.c.lnkd.licdn.com/scds/concat/common/js?h=dksjij8827ntmw7sed5l0a58q-ew7wxbzv14lsc4vzkh2xrbzqn-dp1os5pzpoyifn8ljtjpfxrz-cy4lqo5zy7pd10f5x6q2mcbav-1tcbnhkiqjn5ocajdluwwguus&amp;fc=2"></script>
                  
                  
                
              
          
        
      
    
    

      
      
      
        
      
    
      
      
    
      
      
    
      
      
    
      
      
    
      
      
    
      
      
    
      
     
      
      
     
    
      
        
          
            
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      

      
        
      


















            
          
          
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
</head>
        
      
      
      
      
        
      
    
    

  
      
      
      
        
      
    
      
        

        
          

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 




 
 
 

 
 

 
 







<body class="en guest v2 public-profile chrome-v5 chrome-v5-responsive background-v4 sticky-bg guest" id="pagekey-nprofile-public-success">

 
 
 
 
 
 







 <input id="inSlowConfig" type="hidden" value="false" />

<script type="text/javascript">document.body.className += " js ";</script>


          
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 




 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 




<div id="header">
 <div class="wrapper">
 <div id="nav-utility">
 <div class="logo" id="logo-linkedin">
 <a href="/home?trk=hb_logo" id="logo-href"><img src="http://s.c.lnkd.licdn.com/scds/common/u/img/logos/logo_linkedin_92x22.png" width="92" height="22" alt="LinkedIn"></a>
 </div>
 <ul class="menu">
 <li id="nav-utility-join"><a href="https://www.linkedin.com/reg/join?trk=hb_join">Join Today</a></li>
 <li id="nav-utility-auth"><a href="https://www.linkedin.com/uas/login?trk=hb_signin">Sign In</a></li>
 </ul>
 </div>
 </div> </div>

<div id="body">

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 




 
 

 
 

 <div class="wrapper">
 
 
 
 
 
 
 
 
 


 
 
 

 
 

<div id="global-error">
</div>




        

        
      
    
  
      
      

      
        
      



      
      
      
      
        
      
    
      
    
      

      <div id="main" class="profile grid-a">

        

        
        <div id="content" class="resume hresume">
          <div class="profile-header">
						<div id="member-1" class="masthead vcard contact">
            
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      
  
      
      
  
      
      
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      




















  
  
  
      <div class="image zoomable" style="display:block" id="profile-picture">
        
            
                 <img src="http://m.c.lnkd.licdn.com/mpr/pub/image-_Gi-qpDhezURaXemRsvtwvazLVF1wuggfavnYEtTL6KiwbOg_GinYZXhLyz9S49XVC6f/jeremy-webb.jpg" class="photo" width="100" height="100" alt="Jeremy Webb">
              
          
		</div>
	
  
  
      <h1>

      
        

        
            <span id="name" class="n fn">
              <span class="full-name"><span class="given-name">Jeremy</span> <span class="family-name">Webb</span></span>
            </span>

          
          
          

      
        

      </h1>
    

  
  
    
  

  
  
    <p class="headline-title title" style="display:block">
    
    
        Senior Design Engineer at Agilent Technologies
      
    
    </p>
  
  
  
       
     
  
  <dl id="headline" class="demographic-info adr">
    <dt>Location</dt>
    <dd>
    <span class="locality">
    
        
          
	      Sacramento, California Area
            
	    
      
    </span>
    
    </dd>
    
    <dt>Industry</dt>
        <dd class="industry">
    
            Telecommunications
      
    </dd>
    
  </dl>
  
       
     
      












            </div>
            
                
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      


      
    
  
      
      

      
        
      











<div id="nprofile-overview" class="join-linkedin name-button">
  <div class="header">

    <h2>
      <a href="https://www.linkedin.com/reg/join-pprofile?_ed=0_dfHO8ItrV_BTL_0P7o4SJRdSf3s7PA64b2wUbD5tRnVt1xr0t0ZUqIgoujj7RAh3hXOWXmDtTiVpbPLIjjotdfhblgsKhnOrzotalf2v3DL&amp;trk=pprof-0-ts-view_full-0" rel="nofollow">
          Join LinkedIn and access Jeremy Webb&#8217;s full profile. It's free!
      </a>
    </h2>
  </div>
  <div class="content">
    <p>As a LinkedIn member, you'll join 225 million other professionals who are sharing connections, ideas, and opportunities.</p>
    
      <ul>
        <li>See who you and <strong>Jeremy Webb</strong> know in common</li>
        <li>Get introduced to <strong>Jeremy Webb</strong></li>
        <li>Contact <strong>Jeremy Webb</strong> directly</li>
      </ul>
    
  </div>

  

  
    <p id="show-expanded" class="actions ">
      
        <a class="btn-action" id="regform-show" href="https://www.linkedin.com/reg/join-pprofile?_ed=0_dfHO8ItrV_BTL_0P7o4SJRdSf3s7PA64b2wUbD5tRnVt1xr0t0ZUqIgoujj7RAh3hXOWXmDtTiVpbPLIjjotdfhblgsKhnOrzotalf2v3DL&amp;trk=pprof-0-ts-view_full-0" rel="nofollow">
          View Jeremy's full profile
        </a>
        
      
    </p>
  

  

  
</div>













              

            

          </div>

          

          

          
            
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      


















<h2 class="section-title">Jeremy Webb's Overview </h2>
<dl id="overview">
  
  
  <dt id="overview-summary-current-title" class="summary-current" style="display:block">
    Current
  </dt>
  <dd class="summary-current" style="display:block">
    
        <ul class="current">
			    
			      <li>
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Senior Design Engineer
      
    
    
      <span class="at">at </span>
      
          <a class="company-profile-public" href="/company/agilent-technologies?trk=ppro_cprof"><span class="org summary">Agilent Technologies</span></a>
        
    
	








			        
			      </li>
			    
			      <li>
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Research Assistant
      
    
    
      <span class="at">at </span>
      
          <a class="company-profile-public" href="/company/uc-davis?trk=ppro_cprof"><span class="org summary">University of California, Davis</span></a>
        
    
	








			        
			      </li>
			    
        </ul>
		    
		    
			  
      
  </dd>
  

  
  
  <dt id="overview-summary-past-title" class="summary-past" style="display:block">  
    Past
  </dt>
  <dd class="summary-past" style="display:block">
    
        <ul class="past">
		    
		      <li>
		        
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Senior Design Engineer
      
    
    
      <span class="at">at </span>
      
          <a class="company-profile-public" href="/company/centellax?trk=ppro_cprof"><span class="org summary">Centellax (Test and Measurement Division)</span></a>
        
    
	








		      </li>
		    
		      <li>
		        
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Research Assistant
      
    
    
      <span class="at">at </span>
      
          <a class="company-profile-public" href="/company/uc-davis?trk=ppro_cprof"><span class="org summary">University of California, Davis</span></a>
        
    
	








		      </li>
		    
		      <li>
		        
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Digital Hardware Engineer
      
    
    
      <span class="at">at </span>
      
          <a class="company-profile-public" href="/company/agilent-technologies?trk=ppro_cprof"><span class="org summary">Agilent Technologies</span></a>
        
    
	








		      </li>
		    
		    </ul>
		    
        
        
          <div class="showhide-block" id="morepast">
            <ul class="past">
              
                <li>
                  
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Digital Hardware Engineer
      
    
    
      <span class="at">at </span>
      
          <a class="company-profile-public" href="/company/grass-valley?trk=ppro_cprof"><span class="org summary">Thomson Grass Valley</span></a>
        
    
	








                </li>
              
                <li>
                  
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Digital Hardware Engineer
      
    
    
      <span class="at">at </span>
      
          <a class="company-profile-public" href="/company/barco-media-&amp;-entertainment?trk=ppro_cprof"><span class="org summary">Barco Media &amp; Entertainment</span></a>
        
    
	








                </li>
              
                <li>
                  
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Digital Hardware Engineer
      
    
    
      <span class="at">at </span>
      Folsom Research, Inc.
    
	








                </li>
              
                <li>
                  
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Consultant
      
    
    
      <span class="at">at </span>
      Davis Electric
    
	








                </li>
              
                <li>
                  
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Manufacturing Hardware Engineer
      
    
    
      <span class="at">at </span>
      
          <a class="company-profile-public" href="/company/agilent-technologies?trk=ppro_cprof"><span class="org summary">Agilent Technologies</span></a>
        
    
	








                </li>
              
                <li>
                  
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Digital Hardware Engineer
      
    
    
      <span class="at">at </span>
      
          <a class="company-profile-public" href="/company/agilent-technologies?trk=ppro_cprof"><span class="org summary">Agilent Technologies</span></a>
        
    
	








                </li>
              
                <li>
                  
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    SEED Student (Level II)
      
    
    
      <span class="at">at </span>
      
          <a class="company-profile-public" href="/company/agilent-technologies?trk=ppro_cprof"><span class="org summary">Agilent Technologies</span></a>
        
    
	








                </li>
              
                <li>
                  
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      














    
    
    Research Assistant
      
    
    
      <span class="at">at </span>
      
          <a class="company-profile-public" href="/company/uc-davis?trk=ppro_cprof"><span class="org summary">UC Davis</span></a>
        
    
	








                </li>
              
            </ul>
            <p class="seeall showhide-link"><a href="#" id="morepast-hide">see less</a></p>
          </div>
          <p class="seeall showhide-link"><a href="#" id="morepast-show">see all</a></p>
      
      
  </dd>
  

  
  
    <dt id="overview-summary-education-title" class="summary-education" style="display:block"> 
       Education
    </dt>
    <dd class="summary-education" style="display:block">
      
		      <ul>
		        
              
 		          <li>
	              University of California, Davis
		          </li>
		          
		        
              
 		          <li>
	              University of California, Davis
		          </li>
		          
		        
              
 		          <li>
	              University of California, Davis
		          </li>
		          
		        
		      </ul>
		      
		      
		        <div class="showhide-block" id="moreedu">
		          <ul>
		            
                
		            <li>
		              <div name="education">
		              
		                Anderson Union High School
		              
		              </div>
		            </li>
		            
		            
		          </ul>
                <p class="seeall showhide-link"><a href="#" id="moreedu-hide">see less</a></p>
		        </div>
                <p class="seeall showhide-link"><a href="#" id="moreedu-show">see all</a></p>
		      
        
    </dd>
  
  
  
  
    <dt>
       Recommendations
    </dt>
    <dd>
      <p>
        
            
                <strong>11</strong> people have recommended Jeremy
              
          
      </p>
    </dd>
  

  
  
    
    <dt>
      Connections
    </dt>
    <dd class="overview-connections">
      <p>
      
        <strong>500+</strong>  connections
      
      </p>
    </dd>
    
  

  
  
  
    <dt class="websites">Websites</dt>
    <dd class="websites">
      
	      <ul>
	        
	          
            <li>
              <a href="/redir/redirect?url=http%3A%2F%2Fjwebb-design%2Ecom&amp;urlhash=43Ft" target="_blank" title="New window will open" name="overviewsite">
              
                Personal Website
                
              </a>
              
            </li>
	        
	          
            <li>
              <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eagilent%2Ecom&amp;urlhash=YEaK" target="_blank" title="New window will open" name="overviewsite">
              
                Company Website
                
              </a>
              
            </li>
	        
	          
            <li>
              <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eece%2Eucdavis%2Eedu%2Fvcl%2Fvclpeople%2Fjwwebb%2F&amp;urlhash=Nfjp" target="_blank" title="New window will open" name="overviewsite">
              
                School website
                
              </a>
              
            </li>
	        
	      </ul>
	      
    </dd>
  
  
  
    

  
  
  
  
  
    
  
</dl>

<script type="text/javascript">
  showHide.init('overview');
</script>











          

          
          
            
                
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      












  <div class="section" id="profile-summary" style="display:block">

    <div class="header">
      <h2>
				Jeremy Webb's Summary
				
				
			</h2>
    </div>

    <div class="content">

      
      
      
        
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description summary">
    Energetic Senior Design Engineer with a focus on high-speed digital design and FPGA development.  Consistently delivers creative, high performance solutions in the fields of test and measurement and video/image processing.  Special interest in Bit Error Ratio Tester, Spectrum Analyzer, and Arbitrary Waveform Generator architectures.  A driven engineer who enjoys tackling design dilemmas that result in superior product performance.<br>
<br>
Specialties: High-Speed FPGA Design; PC Board Design; HDL Design: SystemVerilog, Verilog HDL,  and VHDL; Perl programming; Matlab programming
</p>


    
      
      
	      
	      
    </div>
  </div>









	            
          
            
              
              
              
              
                
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      























  <div class="section" id="profile-skills" style="display:block">

    <div class="header">
      <h2>Jeremy Webb's Skills &amp; Expertise
        
        
      </h2>
    </div>

    <div class="content">
      
      
      

        
            
            
            <ol class="skills" id="skills-list">
                        
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/SystemVerilog?proficiency=">
                        
                          SystemVerilog
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Verilog?proficiency=">
                        
                          Verilog
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Perl?proficiency=">
                        
                          Perl
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/LaTeX?proficiency=">
                        
                          LaTeX
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/VHDL?proficiency=">
                        
                          VHDL
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Matlab?proficiency=">
                        
                          Matlab
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/C?proficiency=">
                        
                          C
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Digital+Hardware+Design?proficiency=">
                        
                          Digital Hardware Design
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/PCB+design?proficiency=">
                        
                          PCB design
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/High+Speed+Design?proficiency=">
                        
                          High Speed Design
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/RTL+design?proficiency=">
                        
                          RTL design
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/FPGA?proficiency=">
                        
                          FPGA
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Xilinx?proficiency=">
                        
                          Xilinx
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Electrical+Engineering?proficiency=">
                        
                          Electrical Engineering
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Audio+Processing?proficiency=">
                        
                          Audio Processing
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Signal+Generators?proficiency=">
                        
                          Signal Generators
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Spectrum+Analyzer?proficiency=">
                        
                          Spectrum Analyzer
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Digital+Signal+Processing?proficiency=">
                        
                          Digital Signal Processing
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Programmable+Logic?proficiency=">
                        
                          Programmable Logic
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  ">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Image+Processing?proficiency=">
                        
                          Image Processing
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Product+Design?proficiency=">
                        
                          Product Design
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Analog?proficiency=">
                        
                          Analog
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/IC?proficiency=">
                        
                          IC
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Digital+Electronics?proficiency=">
                        
                          Digital Electronics
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/VLSI?proficiency=">
                        
                          VLSI
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Computer+Architecture?proficiency=">
                        
                          Computer Architecture
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Debugging?proficiency=">
                        
                          Debugging
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Integrated+Circuit+Design?proficiency=">
                        
                          Integrated Circuit Design
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Electronic+System+Design?proficiency=">
                        
                          Electronic System Design
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Signal+Processing?proficiency=">
                        
                          Signal Processing
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Digital+Signal+Processors?proficiency=">
                        
                          Digital Signal Processors
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Microprocessors?proficiency=">
                        
                          Microprocessors
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Analog+Circuit+Design?proficiency=">
                        
                          Analog Circuit Design
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Processors?proficiency=">
                        
                          Processors
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Matlab+OOP?proficiency=">
                        
                          Matlab OOP
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/High+Speed+FPGA+Design?proficiency=">
                        
                          High Speed FPGA Design
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/CPLD?proficiency=">
                        
                          CPLD
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Digital+Logic?proficiency=">
                        
                          Digital Logic
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Xilinx+EDK?proficiency=">
                        
                          Xilinx EDK
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/CGI?proficiency=">
                        
                          CGI
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Video+Processing?proficiency=">
                        
                          Video Processing
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/Test+Equipment+Design?proficiency=">
                        
                          Test Equipment Design
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/System+Level+Design?proficiency=">
                        
                          System Level Design
                        
                      </span>
                    
                  </li>
                
                
       
     
                          
              
       
     
              
                  <li class="competency show-bean  extra-skill">
                     
                    
                      
                      
                        
                      
                    
                      

                      <span class="miniprofile-container jellybean http://www.linkedin.com/skills/api/v1/miniskill/R?proficiency=">
                        
                          R
                        
                      </span>
                    
                  </li>
                
                
       
     
              
            </ol>
          
       
        
          
            
              <p class="see-more-less">
                <a href="#">
                  <span class="more-text">View All (44) Skills</span>
                  <span class="less-text">View Fewer Skills</span>
                </a>
              </p>
            
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    



   



  
  



  




  
    
  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214356-1" type="linkedin/control" class="li-control">
            
      
        
        
        /* extlib: _toggleclass */
          
        
        
        
        
      
    
            LI.Controls.addControl('control-http-12248-214356-1', 'ToggleClass', { classname: 'view-all-skills', on: '#profile-skills' });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
          
        
        
      
    </div>

  </div>














              
              
              
              
              
              
              
              
              
          
            
                
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


    
  
      
  
      
  
      
  
      
  
      
  
      
  
      
  
      
  
      
  
      

      
      








<div class="section subsection-reorder" id="profile-experience" style="display:block">
  <div class="header">
    <h2>Jeremy Webb's Experience
	  </h2>
  </div>
  <div class="content vcalendar">
  <div> 
    <div>
    <div class="position  first experience vevent vcard summary-current" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Senior Design Engineer</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             
                 <a class="company-profile-public" href="/company/agilent-technologies?trk=ppro_cprof"><span class="org summary">Agilent Technologies</span></a>
               
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details current-position">
  	        Public Company; 10,001+ employees; A;
	  	      Biotechnology industry
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2012-05-01">May 2012</abbr>
  	              &#8211; <abbr class="dtstamp" title="2013-10-07">Present</abbr>
  	          <span class="duration"><span class="value-title" title="P1Y6M"> </span>(1 year 6 months)</span>
                  <span class="location">Santa Rosa, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description current-position">
    &#x2022; Agilent Technologies acquired the Centellax Test and Measurement Division in May 2012.<br>
&#x2022; Developed USB 2.0 FPGA IP core for controlling FPGA based Test and Measurement Equipment.
</p>

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-current" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Research Assistant</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             
                 <a class="company-profile-public" href="/company/uc-davis?trk=ppro_cprof"><span class="org summary">University of California, Davis</span></a>
               
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details current-position">
  	        Educational Institution; 10,001+ employees;
	  	      Higher Education industry
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2011-07-01">July 2011</abbr>
  	              &#8211; <abbr class="dtstamp" title="2013-10-07">Present</abbr>
  	          <span class="duration"><span class="value-title" title="P2Y4M"> </span>(2 years 4 months)</span>
                  <span class="location">Davis, CA</span>
  	    </p>
        
       
     

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-past" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Senior Design Engineer</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             
                 <a class="company-profile-public" href="/company/centellax?trk=ppro_cprof"><span class="org summary">Centellax (Test and Measurement Division)</span></a>
               
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details past-position">
  	        Privately Held; 51-200 employees;
	  	      Telecommunications industry
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2007-04-01">April 2007</abbr>
 &#8211; <abbr class="dtend" title="2012-05-01">May 2012</abbr>  	          <span class="duration"><span class="value-title" title="P5Y2M"> </span>(5 years 2 months)</span>
                  <span class="location">Santa Rosa, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description past-position">
    &#x2022; Designed the Data Path FPGAs for the PG32 32Gb/s Programmable Pattern Generator and ED32 32Gb/s Programmable Error Detector PODs. The Data Path FPGAs operate at speeds up to 1Gb/s, interface with 4 16:1 Multiplexers and 1:16 Demultiplexers operating at 8Gb/s, and generate both Pseudo-Random Binary Sequences and custom user patterns.<br>
&#x2022; Architected the Data Path FPGAs for the PPG12500 10Gb/s Programmable Pattern Generator and PED12500 10Gb/s Programmable Error Detector. The Data Path FPGA operates at speeds up to 1Gb/s, interfaces with 36Mb of QDR-II SRAM operating at 500Mb/s, and generates both Pseudo-Random Binary Sequences and custom user patterns.<br>
&#x2022; Designed the Xilinx MicroBlaze Hardware Architecture used on digital sub-systems. The MicroBlaze 32-bit processors had many peripherals including a 512Mb 125MHz DDR2 SDRAM, 2GB microSD card, and 64Mb SPI Flash PROM.<br>
&#x2022; Documented FPGA and PC board designs using a combination of an internal wiki and website and an engineering reference specification. The documents contained information on design intent, control algorithms, register definitions, and hardware modifications.<br>
&#x2022; Performed software design of control algorithms using C code for loading patterns and capturing data. The C code interfaced to a Xilinx Virtex-5 FPGA via a 32-bit MicroBlaze processor running in a Xilinx Spartan-3A DSP FPGA.<br>
&#x2022; Managed the development effort for an external PC application used to load custom patterns onto Centellax PPG12500, PED12500, and SSB16000J products. Specified requirements for software functionality and user interface design.<br>
&#x2022; Created a web based search utility to simplify company-wide part searches using a combination of Perl DBM and CGI.<br>
&#x2022; Streamlined new part number requests by implementing a web-based submission form which automatically distributed the part information to the appropriate departments and personnel. As a result, part setup mistakes on printed circuit boards and mechanical drawings were minimized.
</p>

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-past" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Research Assistant</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             
                 <a class="company-profile-public" href="/company/uc-davis?trk=ppro_cprof"><span class="org summary">University of California, Davis</span></a>
               
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details past-position">
  	        Educational Institution; 10,001+ employees;
	  	      Higher Education industry
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2003-10-01">October 2003</abbr>
 &#8211; <abbr class="dtend" title="2011-03-01">March 2011</abbr>  	          <span class="duration"><span class="value-title" title="P7Y6M"> </span>(7 years 6 months)</span>
                  <span class="location">Davis, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description past-position">
    &#x2022; Architected a configuration interface for a first- and second-generation multi-core processor.<br>
&#x2022; Developed a website to document the progress and design process of my Master&#x2019;s thesis project. Created a Subversion revision control repository for tracking all design files from PC board schematics to SystemVerilog code for FPGA designs.<br>
&#x2022; Mentored several undergraduate students in various disciplines including embedded software design, FPGA design, and PC board design.<br>
&#x2022; Consulted for several UC Davis research groups including the Chemistry Department, the Mechanical Engineering Department, and the Optical Research Group. Provided information regarding FPGA and embedded software design.<br>
&#x2022; Developed a general purpose instrument for testing and characterizing a high performance DSP chip, known as AsAP, when performing real world DSP tasks. The baseband instrument has a bandwidth of 120 MHz, and can generate and analyze sine, triangle, square, and arbitrary waveforms. The signal source frequency domain specifications include an SFDR of 68 dBc, SNR of 101 dBc, and a TOI of 26.58 dB at -6 dBFS for sine waveform outputs.
</p>

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-past" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Digital Hardware Engineer</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             
                 <a class="company-profile-public" href="/company/agilent-technologies?trk=ppro_cprof"><span class="org summary">Agilent Technologies</span></a>
               
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details past-position">
  	        Public Company; 10,001+ employees; A;
	  	      Biotechnology industry
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2004-09-01">September 2004</abbr>
 &#8211; <abbr class="dtend" title="2007-04-01">April 2007</abbr>  	          <span class="duration"><span class="value-title" title="P2Y8M"> </span>(2 years 8 months)</span>
                  <span class="location">Santa Rosa, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description past-position">
    &#x2022; Implemented a high-performance numerically controlled oscillator for a Direct Digital Clock Synthesizer in a Xilinx Virtex II and Virtex-4 FPGA.<br>
&#x2022; Performed schematic design for a high-performance Spectrum Analyzer Motherboard.<br>
&#x2022; Proposed and built an RS-232 Hub/SPI Controller board for a high-performance Spectrum Analyzer. This board allowed for faster debug and turn-on of SA Measurement boards.<br>
&#x2022; Responsible for multiple complex designs targeting multi-million gate FPGAs.<br>
&#x2022; Led the schematic design and layout of the analog section of a new measurement board for a high-performance Spectrum Analyzer, thus accelerating the schedule by 2 months.<br>
&#x2022; Designed the control FPGA and PC Board of the N9010A EXA low-cost Front End.
</p>

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-past" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Digital Hardware Engineer</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             
                 <a class="company-profile-public" href="/company/grass-valley?trk=ppro_cprof"><span class="org summary">Thomson Grass Valley</span></a>
               
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details past-position">
  	        Privately Held; 1001-5000 employees;
	  	      Broadcast Media industry
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2004-07-01">July 2004</abbr>
 &#8211; <abbr class="dtend" title="2004-09-01">September 2004</abbr>  	          <span class="duration"><span class="value-title" title="P3M"> </span>(3 months)</span>
                  <span class="location">Nevada City, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description past-position">
    &#x2022; Designed FPGAs for mix effects television production equipment such as the Kayak HD/SD switcher and Kalypso Video Production Center.
</p>

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-past" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Digital Hardware Engineer</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             
                 <a class="company-profile-public" href="/company/barco-media-&amp;-entertainment?trk=ppro_cprof"><span class="org summary">Barco Media &amp; Entertainment</span></a>
               
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details past-position">
  	        Public Company; 1001-5000 employees;
	  	      Electrical/Electronic Manufacturing industry
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2004-01-01">January 2004</abbr>
 &#8211; <abbr class="dtend" title="2004-07-01">July 2004</abbr>  	          <span class="duration"><span class="value-title" title="P7M"> </span>(7 months)</span>
                  <span class="location">Rancho Cordova, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description past-position">
    &#x2022; Barco purchased Folsom Research in January 2004.<br>
&#x2022; Scoped out control FPGA design for the MatrixPRO Digital Series video matrix switchers.<br>
&#x2022; Designed the Control FPGA for the Encore Presentation System Large and Small Controllers.<br>
&#x2022; Designed the Control PC Board for the Encore Presentation System Large and Small Controllers.<br>
&#x2022; Designed the single-board computer for the Encore Presentation System.
</p>

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-past" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Digital Hardware Engineer</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             <span class="org summary">Folsom Research, Inc.</span>
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details past-position">
  	        
	  	      
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2003-03-01">March 2003</abbr>
 &#8211; <abbr class="dtend" title="2004-01-01">January 2004</abbr>  	          <span class="duration"><span class="value-title" title="P11M"> </span>(11 months)</span>
                  <span class="location">Rancho Cordova, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description past-position">
    &#x2022; Assisted with Schematic design for the ImagePRO Video Scaler.<br>
&#x2022; Designed the control FPGA for the MatrixPRO Analog Series video matrix switchers.<br>
&#x2022; Re-designed a phase-locked loop circuit for a serial digital interface (SDI) serializer chip. The existing design had significant clock to data jitter that was noticeable to customers. The new design significantly decreased the jitter, and eliminated all errors in the data transmission.<br>
&#x2022; Designed the control FPGA for the Encore Presentation System Large and Small Controllers.<br>
&#x2022; Designed the control pc board for the Encore Presentation System Large and Small Controllers.<br>
&#x2022; Designed the single-board computer for the Encore Presentation System.
</p>

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-past" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Consultant</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             <span class="org summary">Davis Electric</span>
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details past-position">
  	        
	  	      
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2003-06-01">June 2003</abbr>
 &#8211; <abbr class="dtend" title="2003-07-01">July 2003</abbr>  	          <span class="duration"><span class="value-title" title="P2M"> </span>(2 months)</span>
                  <span class="location">Rancho Cordova, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description past-position">
    &#x2022; Developed new stationary and logo; including company wide business cards, letter head, envelopes, and advertisement post cards.<br>
&#x2022; Worked with printing company to ensure highest quality color reproduction.<br>
&#x2022; Designed logo using Adobe Illustrator software.
</p>

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-past" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Manufacturing Hardware Engineer</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             
                 <a class="company-profile-public" href="/company/agilent-technologies?trk=ppro_cprof"><span class="org summary">Agilent Technologies</span></a>
               
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details past-position">
  	        Public Company; 10,001+ employees; A;
	  	      Biotechnology industry
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2001-07-01">July 2001</abbr>
 &#8211; <abbr class="dtend" title="2002-10-01">October 2002</abbr>  	          <span class="duration"><span class="value-title" title="P1Y4M"> </span>(1 year 4 months)</span>
                  <span class="location">Santa Rosa, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description past-position">
    &#x2022; Served as the lead Manufacturing Engineer for both the N1015A Modulation test set and the 71501D Jitter Analysis System.<br>
&#x2022; Assisted with environmental qualification and testing of the N1015A.<br>
&#x2022; Worked closely with the Design For Manufacturing group to upgrade HP3070 tests performed on the pc boards in Agilent&#x2019;s 86130A BitAlyzer. Test upgrades improved pc board yields by 30%.<br>
&#x2022; Analyzed and revised test specifications for pc boards used in both Agilents 86130A BitAlyzer and N1015A Modulation test set. Designed test set documents and procedures for production line tests.<br>
&#x2022; Performed initial turn-on and debugging of the Analog Mother board for the 13 Gb/s BERT, and discovered a power-plane design flaw which would have prevented the BERT from functioning.<br>
&#x2022; Trained technicians on troubleshooting to reduce scrap costs.<br>
&#x2022; Performed extensive system troubleshooting to determine root cause of various hardware and software bugs in Agilent&#x2019;s 86130A BitAlyzer.
</p>

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-past" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Digital Hardware Engineer</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             
                 <a class="company-profile-public" href="/company/agilent-technologies?trk=ppro_cprof"><span class="org summary">Agilent Technologies</span></a>
               
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details past-position">
  	        Public Company; 10,001+ employees; A;
	  	      Biotechnology industry
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2001-01-01">January 2001</abbr>
 &#8211; <abbr class="dtend" title="2001-07-01">July 2001</abbr>  	          <span class="duration"><span class="value-title" title="P7M"> </span>(7 months)</span>
                  <span class="location">Santa Rosa, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description past-position">
    &#x2022; Co-designed the controller pc board and FPGA Verilog HDL core for the N1016A 10 Gigabit Ethernet Stressed Eye test set. The FPGA Verilog HDL core interfaced with DACs and ADCs, a serial EEPROM, microwave switches, and rotary pulse generators. This was the only solution in the world to be 100% compliant with 802.3ae clause 52.<br>
&#x2022; Designed and manufactured a demonstration tool (JET) for Agilent&#x2019;s 86130A BitAlyzer. The project involved pc board and FPGA Verilog HDL core design using Xilinx Spartan II FPGAs. The JET helped to increase customer understanding of the BitAlyzer's Error Analysis Software and resulted in increased sales.<br>
&#x2022; Presented a poster paper on the effectiveness of Agilent&#x2019;s 86130A Error Analysis software at the Optical Network Interface Design Symposium 2002 in San Jose, CA. http://jwebb-design.com/pubs/
</p>

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-past" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">SEED Student (Level II)</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             
                 <a class="company-profile-public" href="/company/agilent-technologies?trk=ppro_cprof"><span class="org summary">Agilent Technologies</span></a>
               
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details past-position">
  	        Public Company; 10,001+ employees; A;
	  	      Biotechnology industry
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="2000-07-01">July 2000</abbr>
 &#8211; <abbr class="dtend" title="2000-09-01">September 2000</abbr>  	          <span class="duration"><span class="value-title" title="P3M"> </span>(3 months)</span>
                  <span class="location">Santa Rosa, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description past-position">
    &#x2022; Worked with the Software Quality Engineering group performing software regression tests on the 3Gb/s Serial BERT. <br>
&#x2022; Co-designed and assembled a 10 GHz phase-locked YIG signal source. Involved designing C and Assembly language software modules to interface a PIC microprocessor, DACs, and a fractional-n synthesizer.
</p>

  

  	  </div>
			</div>
    <div>
    <div class="position   experience vevent vcard summary-past" style="display:block">
      <a class="include" href="#name"></a>

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
























<div class="postitle">
   <h3 class="false"> 
   
       <span class="title">Research Assistant</span>  
     
   
   </h3>
   
      <h4><strong>
      
         
             
                 <a class="company-profile-public" href="/company/uc-davis?trk=ppro_cprof"><span class="org summary">UC Davis</span></a>
               
           
         
       
      </strong></strong> 
       </h4>
    
</div>











      
       
     
      
 	      <p class="orgstats organization-details past-position">
  	        Educational Institution; 10,001+ employees;
	  	      Higher Education industry
  	    </p>
  	    <p class="period">
  	          <abbr class="dtstart" title="1999-10-01">October 1999</abbr>
 &#8211; <abbr class="dtend" title="2000-06-01">June 2000</abbr>  	          <span class="duration"><span class="value-title" title="P9M"> </span>(9 months)</span>
                  <span class="location">Davis, CA</span>
  	    </p>
        
       
     

            

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" description past-position">
    &#x2022; Developed a bit error ratio tester platform, based on a Dallas Semiconductor DS2172 BERT IC, for an optics laboratory. The BERT platform was used by students to verify the performance of optical-to-electrical and electrical-to-optical devices at data rates up to 50Mb/s.
</p>

  

  	  </div>
			</div>
  </div>
   
  </div>
</div>



              
          
            
              
              
                
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      
  
      
      
  
      
      

      
        
      
















  

  <div class="section" id="profile-publications" style="display:block">

    <div class="header">
      <h2>Jeremy Webb's Publications
        
    </h2>
  </div>

    <div class="content">
      
      
      
        
        <ul class="publications documents">
          
            <li class="publication vevent vcard first">
              <h3>
                
                    <a href="/redir/redirect?url=http%3A%2F%2Fjwebb-design%2Ecom%2Fpubs%2Fdac_2013_austin_webb_poster%2Epdf&amp;urlhash=-eDT" target="_blank" title="New window will open" name="publicationsite" class="url"> 
                      <cite>Unleashing the Power of the Command-Line Interface (Poster Paper)</cite>
                    </a>
                  
                
              </h3>
              
       
     
              
              
                <ul class="specifics">
                  <li>Design Automation Conference</li><li class="dtstart">June 5, 2013</li>
                </ul>
              
              
              
                <div class="attribution"> Authors: 
                  
                    <a href="http://www.linkedin.com/pub/jeremy-webb/7/470/2b">Jeremy Webb</a>, <a href="http://www.linkedin.com/pub/bevan-baas/3/240/0">Bevan Baas</a>
                  
                </div>
                
              
       
     
              
              
                <div class="summary">
                    
                      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    The development of complex ASIC or FPGA designs involving multiple teams and loosely<br>
integrated tools is an arduous process. There is an inherent challenge in maintaining<br>
coherency and separation of source and generated files throughout the build process,<br>
particularly through different tool versions and vendors. These aspects of the<br>
development process make results hard to reproduce, reuse, and share. This paper<br>
highlights the benefits of a command-line-based build environment as an alternative to<br>
using graphical user interfaces (GUIs) for RTL development. A well-reasoned directory<br>
structure for projects is proposed, as well as a template for command-line integration of<br>
ASIC or FPGA development tools.
</p>


    
                    
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214362-2" type="linkedin/control" class="li-control">
            
      
        
        
        /* extlib: _showmore */
          
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    
LI.i18n.register( 'ShowMore-see-more', 'more' );
LI.i18n.register( 'ShowMore-see-less',   'less' );
LI.i18n.register( 'ShowMore-see-more-long',   'Show more' );
LI.i18n.register( 'ShowMore-see-less-long',   'Show less' );

        
        
        
        
      
    
            LI.Controls.addControl('control-http-12248-214362-2', 'ShowMore', { charCount:400 });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
                </div>
              
            </li>
          
            <li class="publication vevent vcard">
              <h3>
                
                    <a href="/redir/redirect?url=http%3A%2F%2Fjwebb-design%2Ecom%2Fpubs%2Fsnug_2012_sanjose_tc5_webb_paper%2Epdf&amp;urlhash=XBC_" target="_blank" title="New window will open" name="publicationsite" class="url"> 
                      <cite>Unleashing the Power of the Command-Line Interface</cite>
                    </a>
                  
                
              </h3>
              
       
     
              
              
                <ul class="specifics">
                  <li>Synopsys Users Group Conference - Silicon Valley</li><li class="dtstart">March 22, 2012</li>
                </ul>
              
              
              
                <div class="attribution"> Authors: 
                  
                    <a href="http://www.linkedin.com/pub/jeremy-webb/7/470/2b">Jeremy Webb</a>
                  
                </div>
                
              
       
     
              
              
                <div class="summary">
                    
                      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    The development of complex ASIC or FPGA designs involving multiple teams and loosely integrated tools is an arduous process. There is an inherent challenge in maintaining coherency and separation of source and generated files throughout the build process, particularly through different tool versions and vendors. These aspects of the development process make results hard to reproduce, reuse, and share. This paper highlights the benefits of a command-line-based build environment as an alternative to using graphical user interfaces (GUIs) for RTL development. A well-reasoned directory structure for projects is proposed, as well as a template for command-line integration of ASIC or FPGA development tools.
</p>


    
                    
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214363-3" type="linkedin/control" class="li-control">
            
      
    
            LI.Controls.addControl('control-http-12248-214363-3', 'ShowMore', { charCount:400 });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
                </div>
              
            </li>
          
            <li class="publication vevent vcard">
              <h3>
                
                    <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eece%2Eucdavis%2Eedu%2Fvcl%2Fpubs%2Ftheses%2F2011-1%2F&amp;urlhash=SIpe" target="_blank" title="New window will open" name="publicationsite" class="url"> 
                      <cite>A High Performance Baseband Instrument</cite>
                    </a>
                  
                
              </h3>
              
       
     
              
              
                <ul class="specifics">
                  <li>University of California, Davis</li><li class="dtstart">March 18, 2011</li>
                </ul>
              
              
              
                <div class="attribution"> Authors: 
                  
                    <a href="http://www.linkedin.com/pub/jeremy-webb/7/470/2b">Jeremy Webb</a>
                  
                </div>
                
              
       
     
              
              
                <div class="summary">
                    
                      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    Testing complex digital signal processors (DSPs) requires a development platform with sufficient signal bandwidth and system performance to fully exercise the DSP. Without a development platform, verification of DSPs would be limited to monitoring test output signals for an indication of performance and successful operation. In addition, a development platform with high-speed analog input and output interfaces to the DSP system allows it to be used directly in many sophisticated real-time applications. Presented here is a 334-processor development platform for testing of the Asynchronous Array of Simple Processors (AsAP). This platform, known as the General Purpose Instrument, is capable of generating and analyzing baseband signals. The General Purpose Instrument simplifies the testing and characterization of the AsAP processor when performing real world DSP tasks. The General Purpose Instrument is a flexible platform capable of targeting a wide variety of applications, such as signal generation and signal analysis, and includes: a 12-bit, 500 MS/s analog-to-digital converter (ADC) input, a dual-channel, 16-bit, 1 GS/s digital-to-analog converter (DAC) output, a Xilinx Virtex-5 SX50T data path field programmable gate array (FPGA), a Xilinx Spartan-3A XC3S1400A control FPGA, a 36 Mbit QDR-II static random access memory (SRAM), a 2 GB DDR2 synchronous dynamic random access memory (SDRAM), a 512 Mbit DDR SDRAM, and two 2 GB microSD cards. The signal analyzer input operates with a -3 dB frequency of 134 MHz, and has a noise floor of -98 dBm. The signal source output operates with a -3 dB frequency of 138 MHz, a spurious-free dynamic range (SFDR) of 68.49 dBc at a power level of -6 dBFS, and a signal-to-noise ratio (SNR) of 101.02 dBc. 
</p>


    
                    
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214363-4" type="linkedin/control" class="li-control">
            
      
    
            LI.Controls.addControl('control-http-12248-214363-4', 'ShowMore', { charCount:400 });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
                </div>
              
            </li>
          
            <li class="publication vevent vcard">
              <h3>
                
                    <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eece%2Eucdavis%2Eedu%2Fvcl%2Fpubs%2F2009%2E04%2EJSSC%2F&amp;urlhash=prRB" target="_blank" title="New window will open" name="publicationsite" class="url"> 
                      <cite>A 167-Processor Computational Platform in 65 nm CMOS</cite>
                    </a>
                  
                
              </h3>
              
       
     
              
              
                <ul class="specifics">
                  <li>IEEE Journal of Solid-State Circuits (JSSC)</li><li class="dtstart">April 1, 2009</li>
                </ul>
              
              
              
                <div class="attribution"> Authors: 
                  
                    <a href="http://www.linkedin.com/pub/jeremy-webb/7/470/2b">Jeremy Webb</a>, <a href="http://www.linkedin.com/pub/dean-truong/11/683/3b9">Dean Truong</a>, <a href="http://www.linkedin.com/pub/bevan-baas/3/240/0">Bevan Baas</a>, <a href="http://www.linkedin.com/pub/tinoosh-mohsenin/b/44/352">Tinoosh Mohsenin</a>, Zhiyi Yu, Anthony T. Jacobson, Gouri Landge, Michael J. Meeuwsen, <a href="http://www.linkedin.com/pub/wayne-h-cheng/6/99a/827">Wayne H. Cheng</a>, <a href="http://www.linkedin.com/pub/anh-tran/1b/1a0/51a">Anh Tran</a>, <a href="http://www.linkedin.com/pub/zhibin-xiao/1a/665/76">Zhibin Xiao</a>
                  
                </div>
                
              
       
     
              
              
                <div class="summary">
                    
                      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    An 167-processor computational platform consists of an array of simple programmable processors capable of per-processor dynamic supply voltage and clock frequency scaling, three algorithm-specific processors, and <br>
three 16 KB shared memories; and is implemented in 65 nm CMOS.  All processors and shared memories are clocked by local fully independent, dynamically haltable, digitally-programmable oscillators and are interconnected by a configurable circuit-switched network which supports long-distance communication.  Programmable processors occupy 0.17 mm2 and operate at a maximum clock frequency of 1.2 GHz at 1.3 V. At 1.2 V, they operate at 1.07 GHz and consume 47.5 mW when 100% active, resulting in an energy dissipation of 44 pJ per operation.  At 0.675 V, they operate at 66 MHz and consume 608 &#xb5;W when 100% active, resulting in a total energy dissipation of 9.2 pJ per ALU or MAC operation.
</p>


    
                    
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214364-5" type="linkedin/control" class="li-control">
            
      
    
            LI.Controls.addControl('control-http-12248-214364-5', 'ShowMore', { charCount:400 });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
                </div>
              
            </li>
          
            <li class="publication vevent vcard">
              <h3>
                
                    <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eece%2Eucdavis%2Eedu%2Fvcl%2Fpubs%2F2008%2E03%2EHOTCHIPS%2F&amp;urlhash=ixOk" target="_blank" title="New window will open" name="publicationsite" class="url"> 
                      <cite>A 167-processor Computational Array for Highly-Efficient DSP and Embedded Application Processing</cite>
                    </a>
                  
                
              </h3>
              
       
     
              
              
                <ul class="specifics">
                  <li>IEEE HotChips Symposium on High-Performance Chips, (HotChips 2008)</li><li class="dtstart">August 1, 2008</li>
                </ul>
              
              
              
                <div class="attribution"> Authors: 
                  
                    <a href="http://www.linkedin.com/pub/jeremy-webb/7/470/2b">Jeremy Webb</a>, <a href="http://www.linkedin.com/pub/dean-truong/11/683/3b9">Dean Truong</a>, <a href="http://www.linkedin.com/pub/bevan-baas/3/240/0">Bevan Baas</a>, <a href="http://www.linkedin.com/pub/wayne-h-cheng/6/99a/827">Wayne H. Cheng</a>, <a href="http://www.linkedin.com/pub/tinoosh-mohsenin/b/44/352">Tinoosh Mohsenin</a>, Zhiyi Yu, Gouri Landge, Michael Meeuwsen, <a href="http://www.linkedin.com/pub/anh-tran/1b/1a0/51a">Anh Tran</a>, <a href="http://www.linkedin.com/pub/zhibin-xiao/1a/665/76">Zhibin Xiao</a>, <a href="http://www.linkedin.com/pub/eric-work/6/28a/90a">Eric Work</a>
                  
                </div>
                
              
       
     
              
              
                <div class="summary">
                    
                      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    Applications that require the computation of complex DSP workloads are becoming increasingly commonplace.  These applications are often composed of multiple DSP tasks and are found in applications such as: wired and wireless communications, multimedia, sensor signal processing, and medical/biological processing.  Many are embedded and strongly energy-constrained.  In addition, many of these workloads require very high throughputs, often dissipate a significant portion of the system power budget, and are therefore of considerable interest. 
</p>


    
                    
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214365-6" type="linkedin/control" class="li-control">
            
      
    
            LI.Controls.addControl('control-http-12248-214365-6', 'ShowMore', { charCount:400 });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
                </div>
              
            </li>
          
            <li class="publication vevent vcard">
              <h3>
                
                    <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eece%2Eucdavis%2Eedu%2Fvcl%2Fpubs%2F2008%2E06%2Esymp%2Evlsi%2F&amp;urlhash=2V4D" target="_blank" title="New window will open" name="publicationsite" class="url"> 
                      <cite>A 167-processor 65 nm Computational Platform with Per-Processor Dynamic Supply Voltage and Dynamic Clock Frequency Scaling</cite>
                    </a>
                  
                
              </h3>
              
       
     
              
              
                <ul class="specifics">
                  <li>Symposium on VLSI Circuits</li><li class="dtstart">June 1, 2008</li>
                </ul>
              
              
              
                <div class="attribution"> Authors: 
                  
                    <a href="http://www.linkedin.com/pub/jeremy-webb/7/470/2b">Jeremy Webb</a>, <a href="http://www.linkedin.com/pub/dean-truong/11/683/3b9">Dean Truong</a>, <a href="http://www.linkedin.com/pub/bevan-baas/3/240/0">Bevan Baas</a>, <a href="http://www.linkedin.com/pub/wayne-h-cheng/6/99a/827">Wayne H. Cheng</a>, <a href="http://www.linkedin.com/pub/tinoosh-mohsenin/b/44/352">Tinoosh Mohsenin</a>, Zhiyi Yu, Michael Meeuwsen, <a href="http://www.linkedin.com/pub/anh-tran/1b/1a0/51a">Anh Tran</a>, <a href="http://www.linkedin.com/pub/paul-vincent-mejia/1b/a69/658">Paul Vincent Mejia</a>, <a href="http://www.linkedin.com/pub/eric-work/6/28a/90a">Eric Work</a>, <a href="http://www.linkedin.com/pub/zhibin-xiao/1a/665/76">Zhibin Xiao</a>
                  
                </div>
                
              
       
     
              
              
                <div class="summary">
                    
                      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    A 167-processor 65 nm computational platform well suited for DSP, communication, and multimedia workloads contains 164 programmable processors with dynamic supply voltage and dynamic clock frequency circuits, three algorithm-specific processors, and three 16 KB shared memories, all clocked by independent oscillators and connected by configurable long-distance-capable links. 
</p>


    
                    
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214366-7" type="linkedin/control" class="li-control">
            
      
    
            LI.Controls.addControl('control-http-12248-214366-7', 'ShowMore', { charCount:400 });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
                </div>
              
            </li>
          
            <li class="publication vevent vcard">
              <h3>
                
                    <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eece%2Eucdavis%2Eedu%2Fvcl%2Fpubs%2F2008%2E03%2EVLSI%2ESig%2F&amp;urlhash=h4vQ" target="_blank" title="New window will open" name="publicationsite" class="url"> 
                      <cite>Architecture and Evaluation of an Asynchronous Array of Simple Processors</cite>
                    </a>
                  
                
              </h3>
              
       
     
              
              
                <ul class="specifics">
                  <li>Journal of VLSI Signal Processing Systems</li><li class="dtstart">March 1, 2008</li>
                </ul>
              
              
              
                <div class="attribution"> Authors: 
                  
                    <a href="http://www.linkedin.com/pub/jeremy-webb/7/470/2b">Jeremy Webb</a>, <a href="http://www.linkedin.com/pub/bevan-baas/3/240/0">Bevan Baas</a>, Zhiyi Yu, Michael Meeuwsen, <a href="http://www.linkedin.com/pub/ryan-apperson/9/946/688">Ryan Apperson</a>, Omar Sattari, <a href="http://www.linkedin.com/pub/michael-lai/1/874/203">Michael Lai</a>, <a href="http://www.linkedin.com/pub/eric-work/6/28a/90a">Eric Work</a>, <a href="http://www.linkedin.com/pub/tinoosh-mohsenin/b/44/352">Tinoosh Mohsenin</a>
                  
                </div>
                
              
       
     
              
              
                <div class="summary">
                    
                      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    This paper presents the architecture of an Asynchronous Array of simple Processors (AsAP), and evaluates its key architectural features as well as its performance and energy efficiency. The AsAP processor calculates DSP applications with high energy-efficiency, is capable of high-performance, is easily scalable, and is well-suited to future fabrication technologies. It is composed of a 2-D array of simple single-issue programmable processors interconnected by a reconfigurable mesh network. Processors are designed to capture the kernels of many DSP algorithms with very little additional overhead. Each processor contains its own tunable and haltable clock oscillator, and processors operate completely asynchronously with respect to each other in a globally asynchronous locally synchronous (GALS) fashion.<br>
<br>
A 6x6 AsAP array has been designed and fabricated in a 0.18 &#x3bc;m CMOS technology. Each processor occupies 0.66 mm^2, is fully functional at a clock rate of 520-540 MHz at 1.8 V, and dissipates an average of 35 mW per processor at 520 MHz under typical conditions while executing applications such as a JPEG encoder core and a complete IEEE 802.11a/g wireless LAN baseband transmitter. Most processors operate at over 600 MHz at 2.0 V. Processors dissipate 2.4 mW at 116 MHz and 0.9 V. A single AsAP processor occupies 4% or less area than a single processing element in other multi-processor chips. Compared to several RISC processors (single issue MIPS and ARM), AsAP achieves performance 27-275 times greater, energy efficiency 96-215 times greater, while using far less area. Compared to the TI C62x high-end DSP processor, AsAP achieves performance 0.8-9.6 times greater, energy efficiency 10-75 times greater, with an area 7-19 times smaller. Compared to ASIC implementations, AsAP achieves performance within a factor of 2-5, energy efficiency within a factor of 3-50, with area within a factor of 2.5-3. These data are for varying numbers of AsAP processors per benchmark. 
</p>


    
                    
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214366-8" type="linkedin/control" class="li-control">
            
      
    
            LI.Controls.addControl('control-http-12248-214366-8', 'ShowMore', { charCount:400 });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
                </div>
              
            </li>
          
            <li class="publication vevent vcard">
              <h3>
                
                    <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eece%2Eucdavis%2Eedu%2Fvcl%2Fpubs%2F2008%2E03%2EJSSC%2F&amp;urlhash=c6If" target="_blank" title="New window will open" name="publicationsite" class="url"> 
                      <cite>AsAP: An Asynchronous Array of Simple Processors</cite>
                    </a>
                  
                
              </h3>
              
       
     
              
              
                <ul class="specifics">
                  <li>IEEE Journal of Solid-State Circuits (JSSC)</li><li class="dtstart">March 1, 2008</li>
                </ul>
              
              
              
                <div class="attribution"> Authors: 
                  
                    <a href="http://www.linkedin.com/pub/jeremy-webb/7/470/2b">Jeremy Webb</a>, Zhiyi Yu, <a href="http://www.linkedin.com/pub/bevan-baas/3/240/0">Bevan Baas</a>, Michael Meeuwsen, <a href="http://www.linkedin.com/pub/ryan-apperson/9/946/688">Ryan Apperson</a>, Omar Sattari, <a href="http://www.linkedin.com/pub/michael-lai/1/874/203">Michael Lai</a>, <a href="http://www.linkedin.com/pub/eric-work/6/28a/90a">Eric Work</a>, <a href="http://www.linkedin.com/pub/dean-truong/11/683/3b9">Dean Truong</a>, <a href="http://www.linkedin.com/pub/tinoosh-mohsenin/b/44/352">Tinoosh Mohsenin</a>
                  
                </div>
                
              
       
     
              
              
                <div class="summary">
                    
                      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    An array of simple programmable processors is implemented in 0.18 m CMOS and contains 36 asynchronously clocked independent processors. Each processor occupies 0.66 mm^2 and is fully functional at a clock rate of 520-540 MHz at 1.8 V and over 600 MHz at 2.0 V. Processors dissipate an average of 32 mW under typical conditions at 1.8 V and 475 MHz, and 2.4 mW at 0.9 V and 116 MHz while executing applications such as a JPEG encoder core and a fully compliant IEEE 802.11a/g wireless LAN baseband transmitter.
</p>


    
                    
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214367-9" type="linkedin/control" class="li-control">
            
      
    
            LI.Controls.addControl('control-http-12248-214367-9', 'ShowMore', { charCount:400 });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
                </div>
              
            </li>
          
            <li class="publication vevent vcard">
              <h3>
                
                    <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eece%2Eucdavis%2Eedu%2Fvcl%2Fpubs%2F2007%2E07%2Eieee%2Emicro%2F&amp;urlhash=vdGN" target="_blank" title="New window will open" name="publicationsite" class="url"> 
                      <cite>AsAP: A Fine-grain Multi-core Platform for DSP Applications</cite>
                    </a>
                  
                
              </h3>
              
       
     
              
              
                <ul class="specifics">
                  <li>IEEE Micro</li><li class="dtstart">March 1, 2007</li>
                </ul>
              
              
              
                <div class="attribution"> Authors: 
                  
                    <a href="http://www.linkedin.com/pub/jeremy-webb/7/470/2b">Jeremy Webb</a>, <a href="http://www.linkedin.com/pub/bevan-baas/3/240/0">Bevan Baas</a>, Zhiyi Yu, Michael Meeuwsen, Omar Sattari, <a href="http://www.linkedin.com/pub/ryan-apperson/9/946/688">Ryan Apperson</a>, <a href="http://www.linkedin.com/pub/eric-work/6/28a/90a">Eric Work</a>, <a href="http://www.linkedin.com/pub/michael-lai/1/874/203">Michael Lai</a>, <a href="http://www.linkedin.com/pub/tinoosh-mohsenin/b/44/352">Tinoosh Mohsenin</a>, <a href="http://www.linkedin.com/pub/dean-truong/11/683/3b9">Dean Truong</a>, Jason Cheung
                  
                </div>
                
              
       
     
              
              
                <div class="summary">
                    
                      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    Many emerging and future applications require significant levels of complex digital signal processing and operate within limited power budgets. Moreover, dramatically rising VLSI fabrication and design costs make programmable and reconfigurable solutions increasingly attractive. The AsAP project addresses these challenges with a chip multiprocessor composed of simple processors with small memories, achieving high energy efficiency and throughput in a small chip area.
</p>


    
                    
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214368-10" type="linkedin/control" class="li-control">
            
      
    
            LI.Controls.addControl('control-http-12248-214368-10', 'ShowMore', { charCount:400 });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
                </div>
              
            </li>
          
            <li class="publication vevent vcard">
              <h3>
                
                    <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eece%2Eucdavis%2Eedu%2Fvcl%2Fpubs%2F2006%2E08_hotchips%2F&amp;urlhash=dj3k" target="_blank" title="New window will open" name="publicationsite" class="url"> 
                      <cite>Hardware and Applications of AsAP: An Asynchronous Array of Simple Processors</cite>
                    </a>
                  
                
              </h3>
              
       
     
              
              
                <ul class="specifics">
                  <li>IEEE HotChips Symposium on High-Performance Chips, (HotChips 2006)</li><li class="dtstart">August 1, 2006</li>
                </ul>
              
              
              
                <div class="attribution"> Authors: 
                  
                    <a href="http://www.linkedin.com/pub/jeremy-webb/7/470/2b">Jeremy Webb</a>, <a href="http://www.linkedin.com/pub/bevan-baas/3/240/0">Bevan Baas</a>, Zhiyi Yu, Michael Meeuwsen, Omar Sattari, <a href="http://www.linkedin.com/pub/ryan-apperson/9/946/688">Ryan Apperson</a>, <a href="http://www.linkedin.com/pub/eric-work/6/28a/90a">Eric Work</a>, <a href="http://www.linkedin.com/pub/michael-lai/1/874/203">Michael Lai</a>, <a href="http://www.linkedin.com/pub/daniel-gurman/8/574/a56">Daniel Gurman</a>, <a href="http://www.linkedin.com/pub/tinoosh-mohsenin/b/44/352">Tinoosh Mohsenin</a>, <a href="http://www.linkedin.com/pub/dean-truong/11/683/3b9">Dean Truong</a>
                  
                </div>
                
              
       
     
              
              
                <div class="summary">
                    
                      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    The Asynchronous Array of simple Processors (AsAP) comprises a 2-D array of 16-bit fixed-point programmable processors with small memories interconnected by a reconfigurable mesh<br>
network.  Processors are well suited for implementation in future fabrication technologies, and are clocked in a Globally Asynchronous Locally Synchronous (GALS) fashion. Individual oscillators fully halt (leakage only) in 9 cycles when there is no work to do, and restart at full speed in less than one cycle after work is available.
</p>


    
                    
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214368-11" type="linkedin/control" class="li-control">
            
      
    
            LI.Controls.addControl('control-http-12248-214368-11', 'ShowMore', { charCount:400 });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
                </div>
              
            </li>
          
            <li class="publication vevent vcard">
              <h3>
                
                    <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eece%2Eucdavis%2Eedu%2Fvcl%2Fpubs%2F2006%2E02%2F&amp;urlhash=BAvc" target="_blank" title="New window will open" name="publicationsite" class="url"> 
                      <cite>An Asynchronous Array of Simple Processors for DSP Applications</cite>
                    </a>
                  
                
              </h3>
              
       
     
              
              
                <ul class="specifics">
                  <li>IEEE International Solid-State Circuits Conference (ISSCC '06)</li><li class="dtstart">February 1, 2006</li>
                </ul>
              
              
              
                <div class="attribution"> Authors: 
                  
                    <a href="http://www.linkedin.com/pub/jeremy-webb/7/470/2b">Jeremy Webb</a>, <a href="http://www.linkedin.com/pub/bevan-baas/3/240/0">Bevan Baas</a>, Zhiyi Yu, Michael Meeuwsen, <a href="http://www.linkedin.com/pub/ryan-apperson/9/946/688">Ryan Apperson</a>, Omar Sattari, <a href="http://www.linkedin.com/pub/michael-lai/1/874/203">Michael Lai</a>, <a href="http://www.linkedin.com/pub/eric-work/6/28a/90a">Eric Work</a>, <a href="http://www.linkedin.com/pub/tinoosh-mohsenin/b/44/352">Tinoosh Mohsenin</a>, <a href="http://www.linkedin.com/pub/mandeep-singh/1/b71/b12">Mandeep Singh</a>
                  
                </div>
                
              
       
     
              
              
                <div class="summary">
                    
                      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    An array of simple programmable processors designed for DSP applications is implemented in 0.18 &#xb5;m CMOS and contains 36 asynchronously clocked independent processors. The processors operate at 475 MHz; and each processor dissipates 32 mW while executing applications, 84 mW while 100% active, and 144 mW worst-case at 1.8 V. Each processor occupies 0.66 mm^2. 
</p>


    
                    
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214369-12" type="linkedin/control" class="li-control">
            
      
    
            LI.Controls.addControl('control-http-12248-214369-12', 'ShowMore', { charCount:400 });
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
                </div>
              
            </li>
          
        </ul>
      
    </div>

  </div>











              
              
              
              
              
              
              
              
              
              
              
          
            
                
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


    
  
      
  
      
  
      
  
      
  
      
  
      
  
      
  
      

      
      






  <div class="section subsection-reorder summary-education" id="profile-education" style="display:block">
    <div class="header">
      <h2>
        Jeremy Webb's Education
      </h2>
    </div>
    <div class="content vcalendar">
			  <div> 
            <div class="position  first education vevent vcard" id="75944457">


                <h3 class="summary fn org">
                  
University of California, Davis                  
                </h3>


              <h4 class="details-education">
                
                <span class="degree">PhD (Student)</span>, 
                  <span class="major">
Electrical Engineering (DSP)                  </span>
                
              </h4>

              
       
     
                  <p class="period">
                    <abbr class="dtstart" title="2011-01-01">2011</abbr> &#8211; <abbr class="dtend" title="2015-12-31">2015</abbr>
                    (expected)
                  </p>
              
       
     



                   

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" desc details-education">
    &#x2022; Attended the 2012 UC Entrepreneurship Academy.
</p>

    

                  <p class="desc details-education" name="activities"><em>Activities and Societies:</em>
IEEE, VLSI Computation Laboratory (VCL), American Indian Science and Engineering Society (AISES), California Aggie Alumni Association (CAAA), UC Entrepreneurship Academy 2012                  </p>





            </div>
            <div class="position  education vevent vcard" id="18546356">


                <h3 class="summary fn org">
                  
University of California, Davis                  
                </h3>


              <h4 class="details-education">
                
                <span class="degree">MSEE</span>, 
                  <span class="major">
Electrical Engineering (DSP)                  </span>
                
              </h4>

              
       
     
                  <p class="period">
                    <abbr class="dtstart" title="2003-01-01">2003</abbr> &#8211; <abbr class="dtend" title="2011-12-31">2011</abbr>
                    
                  </p>
              
       
     



                   

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" desc details-education">
    &#x2022; Emphasis on digital signal processing and communications design.<br>
&#x2022; Thesis Title: &quot;A High Performance Baseband Instrument&quot;<br>
&#x2022; Thesis project: Design of a general purpose instrument using a high performance DSP chip designed at UC Davis in the VLSI Computation Laboratory. The baseband instrument has a bandwidth of 120 MHz, and can generate and analyze sine, triangle, square, and arbitrary waveforms. More information can be found at the website below:<br>
&#x2022; http://www.ece.ucdavis.edu/vcl/vclpeople/jwwebb/measbd/
</p>

    

                  <p class="desc details-education" name="activities"><em>Activities and Societies:</em>
IEEE, VLSI Computation Laboratory (VCL), American Indian Science and Engineering Society (AISES), California Aggie Alumni Association (CAAA)                  </p>





            </div>
            <div class="position  education vevent vcard" id="18531677">


                <h3 class="summary fn org">
                  
University of California, Davis                  
                </h3>


              <h4 class="details-education">
                
                <span class="degree">BSEE</span>, 
                  <span class="major">
Electrical Engineering                  </span>
                
              </h4>

              
       
     
                  <p class="period">
                    <abbr class="dtstart" title="1996-01-01">1996</abbr> &#8211; <abbr class="dtend" title="2000-12-31">2000</abbr>
                    
                  </p>
              
       
     



                   

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" desc details-education">
    &#x2022; Emphasis on signal processing and digital design.
</p>

    

                  <p class="desc details-education" name="activities"><em>Activities and Societies:</em>
IEEE, American Indian Science and Engineering Society (AISES), California Aggie Alumni Association (CAAA), Engineering Joint Council (EJC)                  </p>





            </div>
            <div class="position  education vevent vcard" id="18764496">


                <h3 class="summary fn org">
                  
Anderson Union High School                  
                </h3>


              <h4 class="details-education">
                
                
                
              </h4>

              
       
     
                  <p class="period">
                    <abbr class="dtstart" title="1992-01-01">1992</abbr> &#8211; <abbr class="dtend" title="1996-12-31">1996</abbr>
                    
                  </p>
              
       
     



                   

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" desc details-education">
    
</p>

    






            </div>
        </div>
			   
    </div>
  </div>


              
          
            
              
              
              
              
              
              
              
              
              
              
              
              
          
            
                

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


    
  
      
  
      
  
      
  
      
  
      
  
      
  
      

      
      








  <div class="section" id="profile-additional" style="display:block">
  <div class="header">
    <h2>Jeremy Webb's Additional Information
    </h2>
  </div>
  <div class="content">
  <dl>
    <dt class="websites" style="display:block">Websites:</dt>
    <dd class="websites" style="display:block">
       <ul>
           <li class="website">
            <a href="/redir/redirect?url=http%3A%2F%2Fjwebb-design%2Ecom&amp;urlhash=43Ft" target="_blank" title="New window will open" >
               Personal Website
            </a>
           </li>
           <li class="website">
            <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eagilent%2Ecom&amp;urlhash=YEaK" target="_blank" title="New window will open" >
               Company Website
            </a>
           </li>
           <li class="website">
            <a href="/redir/redirect?url=http%3A%2F%2Fwww%2Eece%2Eucdavis%2Eedu%2Fvcl%2Fvclpeople%2Fjwwebb%2F&amp;urlhash=Nfjp" target="_blank" title="New window will open" >
               School website
            </a>
           </li>
       </ul>
           </dd>



   <dt class="interests" style="display:block">Interests:</dt>
   <dd class="interests" id="interests" style="display:block">
          <p class="">
High-Speed FPGA design using Verilog HDL or SystemVerilog, Perl Programming, Big Game and Upland Game Bird Hunting, Fishing, Shooting          </p>
   </dd>

    <dt class="pubgroups" style="display:block">Groups and Associations:</dt>
    <dd class="pubgroups" id="pubgroups" style="display:block">
              <p class="null">
IEEE Senior Member, American Indian Science and Engineering Society (AISES), Masonic Blue Lodge Vesper No. 84, Masonic Blue Lodge Mt. Shasta Lodge No. 281, Scottish Rite Lodge, UC Davis VLSI Computation Laboratory              </p>

      <ul class="groups">
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=2329888" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/034/274/07ab2ed.png" width="60" height="30" alt="ASIC &amp;amp; FPGA Experts Group logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=2329888" tracking="fulpro_grplogo"><strong class="fn org">ASIC &amp; FPGA Experts Group</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=67890" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/006/12c/169c450.png" width="60" height="30" alt="ASIC and FPGA Professionals logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=67890" tracking="fulpro_grplogo"><strong class="fn org">ASIC and FPGA Professionals</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=52741" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/011/14d/3864a87.png" width="60" height="30" alt="ASIC, FPGA, SoC Engineers logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=52741" tracking="fulpro_grplogo"><strong class="fn org">ASIC, FPGA, SoC Engineers</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=2224212" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/02f/2fd/07f7b3f.png" width="60" height="30" alt="Agilent Careers logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=2224212" tracking="fulpro_grplogo"><strong class="fn org">Agilent Careers</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=2039" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/000/001/0f59fad.gif" width="60" height="30" alt="Agilent Technologies Employees &amp;amp; Alumni logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=2039" tracking="fulpro_grplogo"><strong class="fn org">Agilent Technologies Employees &amp; Alumni</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups/American-Indian-Science-Engineering-Society-154381" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/061/1cd/276da28.png" width="60" height="30" alt="American Indian Science and Engineering Society (AISES) logo" />
</a>
                        <div class="group-data">
                          <a href="/groups/American-Indian-Science-Engineering-Society-154381" tracking="fulpro_grplogo"><strong class="fn org">American Indian Science and Engineering Society (AISES)</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=157219" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/00d/3c0/2257ef0.png" width="60" height="30" alt="Anderson Union High School logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=157219" tracking="fulpro_grplogo"><strong class="fn org">Anderson Union High School</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=64786" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/005/31c/299ef09.png" width="60" height="30" alt="Bay Area Alumni of UC Davis logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=64786" tracking="fulpro_grplogo"><strong class="fn org">Bay Area Alumni of UC Davis</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=144812" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/00d/00c/09737bf.png" width="60" height="30" alt="DSP - Digital Signal Processing logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=144812" tracking="fulpro_grplogo"><strong class="fn org">DSP - Digital Signal Processing</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups/DSPFPGAcom-1817484" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/01d/15b/37dbf8a.png" width="60" height="30" alt="DSP-FPGA.com logo" />
</a>
                        <div class="group-data">
                          <a href="/groups/DSPFPGAcom-1817484" tracking="fulpro_grplogo"><strong class="fn org">DSP-FPGA.com</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=84678" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/19d/3f5/0552d67.png" width="60" height="30" alt="Design Automation Conference logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=84678" tracking="fulpro_grplogo"><strong class="fn org">Design Automation Conference</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=2158462" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/4/000/175/09c/28739ee.png" width="60" height="30" alt="EDN's Design Network logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=2158462" tracking="fulpro_grplogo"><strong class="fn org">EDN's Design Network</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=1403157" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/4/000/170/062/266ee67.png" width="60" height="30" alt="Embedded Systems Conference (ESC) logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=1403157" tracking="fulpro_grplogo"><strong class="fn org">Embedded Systems Conference (ESC)</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=54049" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/00b/28f/247b93d.png" width="60" height="30" alt="FPGA - Field Programmable Gate Array logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=54049" tracking="fulpro_grplogo"><strong class="fn org">FPGA - Field Programmable Gate Array</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups/FPGA-CPLD-Design-56713" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/005/042/3486ee8.png" width="60" height="30" alt="FPGA / CPLD Design logo" />
</a>
                        <div class="group-data">
                          <a href="/groups/FPGA-CPLD-Design-56713" tracking="fulpro_grplogo"><strong class="fn org">FPGA / CPLD Design</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups/FPGA-Users-High-Performance-Computing-139580" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/00c/3e2/0325cd9.png" width="60" height="30" alt="FPGA Users &amp;amp; High Performance Computing Enthusiasts logo" />
</a>
                        <div class="group-data">
                          <a href="/groups/FPGA-Users-High-Performance-Computing-139580" tracking="fulpro_grplogo"><strong class="fn org">FPGA Users &amp; High Performance Computing Enthusiasts</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=127739" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/00b/2b9/3fbc9bf.png" width="60" height="30" alt="Free and Accepted Masonic Professionals logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=127739" tracking="fulpro_grplogo"><strong class="fn org">Free and Accepted Masonic Professionals</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=134919" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/00c/12b/1b9045a.png" width="60" height="30" alt="Freemason Professionals logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=134919" tracking="fulpro_grplogo"><strong class="fn org">Freemason Professionals</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=35902" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/000/10d/3b83646.png" width="60" height="30" alt="Freemasons logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=35902" tracking="fulpro_grplogo"><strong class="fn org">Freemasons</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=84543" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/5/000/22f/0b9/37d44ea.png" width="60" height="30" alt="HP Connections - Current Employees &amp;amp; Alumni of Hewlett-Packard - Hewlett Packard - HPQ logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=84543" tracking="fulpro_grplogo"><strong class="fn org">HP Connections - Current Employees &amp; Alumni of Hewlett-Packard - Hewlett Packard - HPQ</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups/High-Speed-Interface-Design-Professionals-3009405" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/059/041/2b8c1d5.png" width="60" height="30" alt="High Speed Interface Design Professionals logo" />
</a>
                        <div class="group-data">
                          <a href="/groups/High-Speed-Interface-Design-Professionals-3009405" tracking="fulpro_grplogo"><strong class="fn org">High Speed Interface Design Professionals</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=3027601" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/05a/099/3a9df0d.png" width="60" height="30" alt="IEEE Instrumentation and Measurement Society logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=3027601" tracking="fulpro_grplogo"><strong class="fn org">IEEE Instrumentation and Measurement Society</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=121154" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/00b/0cf/29f58b3.png" width="60" height="30" alt="IEEE Signal Processing society logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=121154" tracking="fulpro_grplogo"><strong class="fn org">IEEE Signal Processing society</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups/IEEE-Spectrum-1982451" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/212/0e4/24b8d94.png" width="60" height="30" alt="IEEE Spectrum logo" />
</a>
                        <div class="group-data">
                          <a href="/groups/IEEE-Spectrum-1982451" tracking="fulpro_grplogo"><strong class="fn org">IEEE Spectrum</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=55581" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/033/11b/2b0f64c.png" width="60" height="30" alt="IEEE-USA logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=55581" tracking="fulpro_grplogo"><strong class="fn org">IEEE-USA</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=82209" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/007/17f/1aac5f9.png" width="60" height="30" alt="IEEE-USA Entrepreneurs logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=82209" tracking="fulpro_grplogo"><strong class="fn org">IEEE-USA Entrepreneurs</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=126069" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/005/00c/08e/164bfd2.png" width="60" height="30" alt="Masonic Network logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=126069" tracking="fulpro_grplogo"><strong class="fn org">Masonic Network</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=127720" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/00c/308/09ddb8f.png" width="60" height="30" alt="Mixed Signal Electronics/PCB Design logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=127720" tracking="fulpro_grplogo"><strong class="fn org">Mixed Signal Electronics/PCB Design</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=2057843" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/056/23e/32a4480.png" width="60" height="30" alt="NorCal Network logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=2057843" tracking="fulpro_grplogo"><strong class="fn org">NorCal Network</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=40830" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/001/228/3aa5d8d.jpg" width="60" height="30" alt="Perl Mongers logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=40830" tracking="fulpro_grplogo"><strong class="fn org">Perl Mongers</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=1802673" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/01c/0f4/305c9b6.png" width="60" height="30" alt="RF and Microwave Community logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=1802673" tracking="fulpro_grplogo"><strong class="fn org">RF and Microwave Community</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=727597" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/04c/18e/0930c5f.png" width="60" height="30" alt="SNUG Synopsys Users Group (1000+ members) logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=727597" tracking="fulpro_grplogo"><strong class="fn org">SNUG Synopsys Users Group (1000+ members)</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=829057" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/032/182/31e0bdd.png" width="60" height="30" alt="SRC Alumni Association logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=829057" tracking="fulpro_grplogo"><strong class="fn org">SRC Alumni Association</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups/Scottish-Rite-91110" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/008/146/2a8e354.png" width="60" height="30" alt="Scottish Rite logo" />
</a>
                        <div class="group-data">
                          <a href="/groups/Scottish-Rite-91110" tracking="fulpro_grplogo"><strong class="fn org">Scottish Rite</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=138154" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/00c/248/3ad6c05.png" width="60" height="30" alt="Semiconductor - VLSI logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=138154" tracking="fulpro_grplogo"><strong class="fn org">Semiconductor - VLSI</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=30219" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/000/027/10ff7e5.jpg" width="60" height="30" alt="Semiconductor Professional's Group logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=30219" tracking="fulpro_grplogo"><strong class="fn org">Semiconductor Professional's Group</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups/Shasta-College-Students-Faculty-Alumni-157300" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/00d/390/21da97c.png" width="60" height="30" alt="Shasta College Students, Faculty, and Alumni logo" />
</a>
                        <div class="group-data">
                          <a href="/groups/Shasta-College-Students-Faculty-Alumni-157300" tracking="fulpro_grplogo"><strong class="fn org">Shasta College Students, Faculty, and Alumni</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups/SystemVerilog-Design-1111107" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/014/084/31d4ed7.png" width="60" height="30" alt="SystemVerilog for Design logo" />
</a>
                        <div class="group-data">
                          <a href="/groups/SystemVerilog-Design-1111107" tracking="fulpro_grplogo"><strong class="fn org">SystemVerilog for Design</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=23804" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/000/015/3832949.gif" width="60" height="30" alt="The Official IEEE Group logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=23804" tracking="fulpro_grplogo"><strong class="fn org">The Official IEEE Group</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=105800" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/009/326/360bfcc.png" width="60" height="30" alt="UC Davis Alumni Network logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=105800" tracking="fulpro_grplogo"><strong class="fn org">UC Davis Alumni Network</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=133471" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/00c/0a2/295f6be.png" width="60" height="30" alt="UC Davis Cal Aggie Alumni Association (CAAA) logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=133471" tracking="fulpro_grplogo"><strong class="fn org">UC Davis Cal Aggie Alumni Association (CAAA)</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=118209" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/00c/014/3ce79ed.png" width="60" height="30" alt="UC Davis Child Family Institute for Innovation and Entrepreneurship logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=118209" tracking="fulpro_grplogo"><strong class="fn org">UC Davis Child Family Institute for Innovation and Entrepreneurship</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=106968" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/0af/20f/341d93e.png" width="60" height="30" alt="UC Davis College of Engineering Alumni logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=106968" tracking="fulpro_grplogo"><strong class="fn org">UC Davis College of Engineering Alumni</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=1842363" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/01f/01a/0055764.png" width="60" height="30" alt="UC Davis Graduate Student &amp;amp; Postdoc Career Network logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=1842363" tracking="fulpro_grplogo"><strong class="fn org">UC Davis Graduate Student &amp; Postdoc Career Network</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=2097170" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/02a/1ec/1c3ee1a.png" width="60" height="30" alt="UC Davis Internship &amp;amp; Career Center logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=2097170" tracking="fulpro_grplogo"><strong class="fn org">UC Davis Internship &amp; Career Center</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=79530" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/3/000/007/062/2dacbce.png" width="60" height="30" alt="UC Davis NorCal Network logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=79530" tracking="fulpro_grplogo"><strong class="fn org">UC Davis NorCal Network</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=59193" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/0d9/319/2a3be75.png" width="60" height="30" alt="University of California, Davis Network logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=59193" tracking="fulpro_grplogo"><strong class="fn org">University of California, Davis Network</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=38928" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/001/01e/2001fe7.png" width="60" height="30" alt="VLSI Design logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=38928" tracking="fulpro_grplogo"><strong class="fn org">VLSI Design</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=4207100" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/1/000/119/0f9/09b4c42.png" width="60" height="30" alt="Xilinx - News &amp;amp; Updates logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=4207100" tracking="fulpro_grplogo"><strong class="fn org">Xilinx - News &amp; Updates</strong></a>
                        </div>
            </li>
            <li class="affiliation vcard">
                        <a class="group-logo" href="/groups?gid=1096137" tracking="fulpro_grplogo">          <img src="http://m.c.lnkd.licdn.com/media/p/2/000/019/0a0/2eac693.png" width="60" height="30" alt="high speed board design and development logo" />
</a>
                        <div class="group-data">
                          <a href="/groups?gid=1096137" tracking="fulpro_grplogo"><strong class="fn org">high speed board design and development</strong></a>
                        </div>
            </li>
      </ul>
    </dd>


    <dt class="honors" style="display:block">Honors and Awards:</dt>
    <dd class="honors" class="last" style="display:block">
          

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    







<p class=" ''">
    &#x2022; Elevated to IEEE Senior Member, November 2011<br>
&#x2022; Recipient of an Agilent Technologies 2006 Innovation Merit Award for my &#x201c;FPGA Design Creation Automation&#x201d; idea.<br>
    &#x2013; I designed many Perl scripts and Makefiles to automate various parts of the programmable logic design cycle.
</p>

    
    </dd>
  </dl>
</div>
</div>

              
          
            
              
              
              
              
              
              
              
              
              
              
              
              
          
            
                
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
	
      
      
  
      
      
  
      
      
  
      
      
  
      
      
  
      
      
  
      
      
  
      
      

      
        
      
















<div class="section" id="profile-contact" style="display:block">
  <div class="header">
    
      <h2>Contact Jeremy for:
        
      </h2>
    
	</div>
  <div class="content">
    
        
        
            
          

        
        
        
        <div class="interested">
          <ul>
              <li>career opportunities</li>
              
              
              <li>job inquiries</li>
              <li>expertise requests</li>
              
              <li>reference requests</li>
              <li>getting back in touch</li>
          </ul>
        </div>
        

        
        
      
  </div>
</div>










              
          
            
              
              
              
              
              
              
              
              
              
              
              
              
          
          

          
            <div class="section view-full-profile">
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      


<div class="header">
  
    <h3>View Jeremy Webb&#8217;s full profile to...</h3>
  
</div>
<div class="content">
  <ul>
    <li>See who you and <strong>Jeremy Webb</strong> know in common</li>
    <li>Get introduced to <strong>Jeremy Webb</strong></li>
    <li>Contact <strong>Jeremy Webb</strong> directly</li>
  </ul>
  <p class="btn">
    
        <a class="action btn-action" href="https://www.linkedin.com/reg/join-pprofile?_ed=0_dfHO8ItrV_BTL_0P7o4SJRdSf3s7PA64b2wUbD5tRnVt1xr0t0ZUqIgoujj7RAh3hXOWXmDtTiVpbPLIjjotdfhblgsKhnOrzotalf2v3DL&amp;trk=ppro_viewmore" rel="nofollow"><span>View Full Profile</span></a>
      
  </p>
  
    <p class="note">
    
    Not the Jeremy Webb you were looking for?
          
    <a
    href="/pub/dir/?first=Jeremy&amp;last=Webb"
    tracking="ppro_find_others">View more &raquo;</a>
    </p>
  
</div>


            </div>
          

        </div>
        


        <div id="extra">
          
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

    
  
      
  
      
  
      
  
      

      
      







          
                
            

          
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      


      
    
  
      
      

      
        
      





<div class="leo-module mod-action name-search">
  <div class="header"><h3>Name Search:</h3></div>
  <div class="content">
    <p><strong>Search for people you know</strong> from over 225 million professionals already on LinkedIn.</p>
    <form name="searchForm" action="/pub/dir/" method="get">
      <ul>
        
        <li>
        
          <label for="first">First Name</label>
        
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214374-13" type="linkedin/control" class="li-control">
            
      
        
        
        /* extlib: _ghostlabel */
          
        
        
        
        
      
    
            LI.Controls.addControl('control-http-12248-214374-13', 'GhostLabel', {});
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
        <input type="text" name="first" id="first" />
        </li>
        
          <li>
          
            <label for="last">Last Name</label>
          
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    










  


      
      
      
      
      
      
        
        
          <script id="control-http-12248-214374-14" type="linkedin/control" class="li-control">
            
      
    
            LI.Controls.addControl('control-http-12248-214374-14', 'GhostLabel', {});
          </script>
        
        
          
        
          
        
        
      
      
      
      
      
      
    
          <input type="text" name="last" id="last" />
          </li>
        
      </ul>
      <p class="action"><input class="search-go" type="submit" name="search" value="Search"/></p>
      <p class="note"> Example: 
        <strong>
        <a
            href="/pub/dir/?first=Jeremy&amp;last=Webb"
            tracking="ppro_find_others">Jeremy Webb</a>
        </strong>
      </p>
    </form>
  </div>
</div>






          <div class="modules panel">
          
              

      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      
 
      
        
      
  




<div class="leo-module mod-util browsemap">
  <div class="header">
    <h3><strong>Viewers of this profile also viewed...</strong></h3>
  </div>

  <div class="content">
    <ul>
   
      
        
         
           
            
             
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      






  
      <li class="with-photo">
        
          <a href="http://www.linkedin.com/pub/harrell-huckeba/6/321/418?trk=pub-pbmap">
          
              
          
            
          
          
            
                <img src="http://s.c.lnkd.licdn.com/scds/common/u/img/spacer.gif" data-li-src="http://m.c.lnkd.licdn.com/mpr/mpr/shrink_40_40/p/2/000/11a/3c3/3807c66.jpg" id="img-defer-id-1-14374" class="img-defer-hidden img-defer photo" width="40" height="40" alt="Harrell Huckeba">
                
              
      
            
          </a>
        
        <strong>
        
            <a href="http://www.linkedin.com/pub/harrell-huckeba/6/321/418?trk=pub-pbmap">Harrell Huckeba</a>
        
        </strong><br>
        <span class="headline">Senior Design Engineer at Agilent...</span>
      </li>
    


             
            
           
             
        
      
        
         
           
            
             
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      






  
      <li class="with-photo">
        
          <a href="http://www.linkedin.com/pub/jack-gratteau/8/1bb/65b?trk=pub-pbmap">
          
              <img src="http://s.c.lnkd.licdn.com/scds/common/u/img/icon/icon_no_photo_40x40.png" class="photo" height="40" width="40" alt="Jack Gratteau">
            
          </a>
        
        <strong>
        
            <a href="http://www.linkedin.com/pub/jack-gratteau/8/1bb/65b?trk=pub-pbmap">Jack Gratteau</a>
        
        </strong><br>
        <span class="headline">Sr Hardware Engineer at Agilent...</span>
      </li>
    


             
            
           
             
        
      
        
         
           
            
             
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      






  
      <li class="with-photo">
        
          <a href="http://www.linkedin.com/pub/sam-walker/1/649/19?trk=pub-pbmap">
          
              <img src="http://s.c.lnkd.licdn.com/scds/common/u/img/icon/icon_no_photo_40x40.png" class="photo" height="40" width="40" alt="Sam Walker">
            
          </a>
        
        <strong>
        
            <a href="http://www.linkedin.com/pub/sam-walker/1/649/19?trk=pub-pbmap">Sam Walker</a>
        
        </strong><br>
        <span class="headline"></span>
      </li>
    


             
            
           
             
        
      
        
         
           
            
             
             
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      






  
      <li class="with-photo">
        
          <a href="http://www.linkedin.com/in/dfaller2?trk=pub-pbmap">
          
              <img src="http://s.c.lnkd.licdn.com/scds/common/u/img/icon/icon_no_photo_40x40.png" class="photo" height="40" width="40" alt="Don Faller">
            
          </a>
        
        <strong>
        
            <a href="http://www.linkedin.com/in/dfaller2?trk=pub-pbmap">Don Faller</a>
        
        </strong><br>
        <span class="headline"></span>
      </li>
    


             
            
           
             
        
      
        
         
           
            
             
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      






  
      <li class="with-photo">
        
          <a href="http://www.linkedin.com/pub/wen-jei-ho/0/881/281?trk=pub-pbmap">
          
              
          
          
            
                <img src="http://s.c.lnkd.licdn.com/scds/common/u/img/spacer.gif" data-li-src="http://m.c.lnkd.licdn.com/mpr/mpr/shrink_40_40/p/3/000/07f/171/3e29d41.jpg" id="img-defer-id-2-14375" class="img-defer-hidden img-defer photo" width="40" height="40" alt="Wen-Jei Ho">
                
              
      
            
          </a>
        
        <strong>
        
            <a href="http://www.linkedin.com/pub/wen-jei-ho/0/881/281?trk=pub-pbmap">Wen-Jei Ho</a>
        
        </strong><br>
        <span class="headline"></span>
      </li>
    


             
            
           
             
        
      
        
         
           
            
             
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      






  
      <li class="with-photo">
        
          <a href="http://www.linkedin.com/pub/marko-vulovic/27/73b/897?trk=pub-pbmap">
          
              
          
          
            
                <img src="http://s.c.lnkd.licdn.com/scds/common/u/img/spacer.gif" data-li-src="http://m.c.lnkd.licdn.com/mpr/mpr/shrink_40_40/p/4/000/136/3e3/3e7c1da.jpg" id="img-defer-id-3-14375" class="img-defer-hidden img-defer photo" width="40" height="40" alt="Marko Vulovic">
                
              
      
            
          </a>
        
        <strong>
        
            <a href="http://www.linkedin.com/pub/marko-vulovic/27/73b/897?trk=pub-pbmap">Marko Vulovic</a>
        
        </strong><br>
        <span class="headline">Senior Hardware Design Engineer at...</span>
      </li>
    


             
            
           
             
        
      
        
         
           
            
             
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      






  
      <li class="with-photo">
        
          <a href="http://www.linkedin.com/pub/brian-miller/22/4a9/46a?trk=pub-pbmap">
          
              <img src="http://s.c.lnkd.licdn.com/scds/common/u/img/icon/icon_no_photo_40x40.png" class="photo" height="40" width="40" alt="Brian Miller">
            
          </a>
        
        <strong>
        
            <a href="http://www.linkedin.com/pub/brian-miller/22/4a9/46a?trk=pub-pbmap">Brian Miller</a>
        
        </strong><br>
        <span class="headline">RF and Frequency synthesis designer at...</span>
      </li>
    


             
            
           
             
        
      
        
         
           
            
             
             
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      






  
      <li class="with-photo">
        
          <a href="http://de.linkedin.com/in/dpetreus?trk=pub-pbmap">
          
              
          
          
            
                <img src="http://s.c.lnkd.licdn.com/scds/common/u/img/spacer.gif" data-li-src="http://m.c.lnkd.licdn.com/mpr/mpr/shrink_40_40/p/5/005/015/02b/38f5874.jpg" id="img-defer-id-4-14375" class="img-defer-hidden img-defer photo" width="40" height="40" alt="Daniel Petreus">
                
              
      
            
          </a>
        
        <strong>
        
            <a href="http://de.linkedin.com/in/dpetreus?trk=pub-pbmap">Daniel Petreus</a>
        
        </strong><br>
        <span class="headline">Senior ASIC / FPGA / RTL Design and...</span>
      </li>
    


             
            
           
             
        
      
        
         
           
            
             
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      






  
      <li class="with-photo">
        
          <a href="http://www.linkedin.com/pub/john-sabatino/5/403/13a?trk=pub-pbmap">
          
              <img src="http://s.c.lnkd.licdn.com/scds/common/u/img/icon/icon_no_photo_40x40.png" class="photo" height="40" width="40" alt="John Sabatino">
            
          </a>
        
        <strong>
        
            <a href="http://www.linkedin.com/pub/john-sabatino/5/403/13a?trk=pub-pbmap">John Sabatino</a>
        
        </strong><br>
        <span class="headline">Senior FPGA designer at Qualcomm</span>
      </li>
    


             
            
           
             
        
      
        
         
           
            
             
              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      






  
      <li class="with-photo">
        
          <a href="http://www.linkedin.com/pub/ronald-ogaz/32/2aa/953?trk=pub-pbmap">
          
              
          
          
            
                <img src="http://s.c.lnkd.licdn.com/scds/common/u/img/spacer.gif" data-li-src="http://m.c.lnkd.licdn.com/mpr/mpr/shrink_40_40/p/4/000/15a/1f1/3c6a352.jpg" id="img-defer-id-5-14376" class="img-defer-hidden img-defer photo" width="40" height="40" alt="Ronald Ogaz">
                
              
      
            
          </a>
        
        <strong>
        
            <a href="http://www.linkedin.com/pub/ronald-ogaz/32/2aa/953?trk=pub-pbmap">Ronald Ogaz</a>
        
        </strong><br>
        <span class="headline">Principal Hardware Engineer at Kumu...</span>
      </li>
    


             
            
           
             
        
      
     
    </ul>
  </div>
 </div>



              
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      



	<div class="leo-module mod-util same-name-search">
      <div class="header">
        <h3><strong>Find a different Jeremy Webb:</strong></h3>
      </div>
      <div class="content">
        <ul>
          
          <li>          
            
            
            <h4><a href="http://uk.linkedin.com/in/jeremywebb" rel="">Jeremy Webb</a>, Associate partner at Personal Devdelopment Bureau &amp; Personal Development Bureau Foundation</h4> 
            <p class="location">Kingston upon Thames, United Kingdom</p>
          </li>
          
          <li>          
            
            
            <h4><a href="http://www.linkedin.com/pub/jeremy-webb/21/620/336" rel="">Jeremy Webb</a>, Coordinator, Communications at Fred Hutchinson Cancer Research Center</h4> 
            <p class="location">Greater Seattle Area</p>
          </li>
          
          <li>          
            
            
            <h4><a href="http://cn.linkedin.com/in/jeremyralphwebb" rel="">Jeremy Webb</a>, Digital Influence Strategist at Ogilvy Public Relations Worldwide</h4> 
            <p class="location">Beijing City, China</p>
          </li>
          
          <li>          
            
            
            <h4><a href="http://www.linkedin.com/in/jdwebb" rel="">Jeremy Webb</a>, Quality Systems Manager at Hyundai Ideal Electric Co.</h4> 
            <p class="location">Cleveland/Akron, Ohio Area</p>
          </li>
          
          <li>          
            
            
            <h4><a href="http://uk.linkedin.com/in/4digitalstrategy" rel="">Jeremy Webb</a>, --</h4> 
            <p class="location">Edinburgh, United Kingdom</p>
          </li>
          
        </ul>
        <p class="more">          
          <a href="/pub/dir/?first=Jeremy&amp;last=Webb" tracking="ppro_find_others">
            More professionals named <span><strong>Jeremy Webb</strong> &raquo;</span>
          </a>          
        </p>
      </div>
    </div>
   

            
          </div>
          <div class="ad-block">
              <script type="text/javascript">var dbl_page = 'public_profile';</script>
    	      
              
      
      
      <script type="text/javascript">
      /* <![CDATA[ */
      
        var dbl_src = "http://ad.doubleclick.net/adj/linkedin.dart/" + dbl_page + ";lang=en;tile=1;dcopt=ist;sz=300x250;;" + encodeURIComponent('uprofile=22042403;company=1526;company=2842;pcntry=us') + ";s=0;ord=" + Math.random() * 10000000000000000 +"?";
        document.write('<sc' + 'ript src="' + dbl_src + '" type="text/javascript"><\/scr' + 'ipt>');
      /* ]]> */
        </script>
      
      
    

            
          </div>
          
            
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      
  
      
      

      
        
      



  
    <div class="leo-module mod-util job-search modules panel">
      <div class="header">
        <h3><strong>Jobs you may be interested in:</strong></h3>
      </div>
      <div class="content">
        <ul>
          
            <li>
              <h4>
                <a href="/job/q-research-assistant-jobs?trk=pprofile-jserp">
                  Research Assistant jobs
                </a>
              </h4>
            </li>
          
            <li>
              <h4>
                <a href="/job/q-senior-design-engineer-jobs?trk=pprofile-jserp">
                  Senior Design Engineer jobs
                </a>
              </h4>
            </li>
          
            <li>
              <h4>
                <a href="/job/q-consultant-jobs?trk=pprofile-jserp">
                  Consultant jobs
                </a>
              </h4>
            </li>
          
        </ul>
        <p class="more">
          <a href="http://www.linkedin.com/directory/jobs/?trk=pprofile-more-jobs">
            More Jobs <span> &raquo;</span>
          </a>
        </p>
      </div>
    </div>
  


          
        </div>

  
     
      
    
    
  
    
      
        
      
    
    
  
      
      
      
        
      
    
      
        
          
        
        
          
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 </div>
</div>
          
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
<script type="text/javascript">LI.Controls.processQueue();</script>
        
      
      
      
        
      
    
    
  

  
      
      
      
        
      
    
      
    
      
        
      
    
    
      
     
      
        
      
    
     
      
        
          
        

        
          

          
            
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

            
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 


 
 
 

 
 




 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 



<div id="footer">
 <div class="wrapper">
 
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    

      
    
  
      
      

      
        
      





<div id="directory" class="us">
  <h3>
    
    
        LinkedIn member directory - Browse members <a href="/static?key=country_listing">by country</a>
      
    
  </h3>
  <ol type="a" class="primary">
    
      
        <li>
          <a href="/directory/people-a">a</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-b">b</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-c">c</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-d">d</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-e">e</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-f">f</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-g">g</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-h">h</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-i">i</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-j">j</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-k">k</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-l">l</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-m">m</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-n">n</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-o">o</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-p">p</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-q">q</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-r">r</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-s">s</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-t">t</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-u">u</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-v">v</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-w">w</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-x">x</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-y">y</a>
        </li>
      
    
      
        <li>
          <a href="/directory/people-z">z</a>
        </li>
      
    
    
      <li>
        
            
            <a href="/directory/people-1" class="callout-trigger nlcl-hovercard-trigger">more</a>
        
      </li>
    
    
  </ol>
    
  </div>

 <p id="terms-of-use">
 By using this site, you agree to LinkedIn's <a rel="nofollow" href="/static?key=user_agreement&trk=ftr_useragre">terms of use</a>. Commercial use of this site without express authorization is prohibited.
 </p>
 <p id="copyright">LinkedIn Corporation &copy; 2013</p>
 <ul id="nav-legal">
 <li><a href="/static?key=user_agreement&amp;trk=hb_ft_userag">User Agreement</a></li>
 <li><a href="/static?key=privacy_policy&amp;trk=hb_ft_priv">Privacy Policy</a></li>
 <li><a href="/legal/cookie-policy">Cookie Policy</a></li>
 <li class="last"><a href="/static?key=copyright_policy&amp;trk=hb_ft_copy">Copyright Policy</a></li>
 </ul>
 </div>
 </div>


      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      


  
     
      
    
    
    
    
    
    
    
      
    
    
    
  
    
      
        
          
            
                
              
          
        
      
    
    
  <script type="text/javascript">
    LI.define("RUM.urls");
    LI.define("RUM.flags");
    LI.RUM.flags['host-flag'] = "control";
    LI.RUM.urls['rum-track'] = "/lite/rum-track?csrfToken=ajax%3A6933009215713010450";
    LI.RUM.urls['boomerang-bw-img'] = "http://s.c.lnkd.licdn.com/scds/common/u/lib/boomerang/0.9.edge.4ab208445a/img/";
    
    
    
    LI.RUM.serverStartTime = 1381188253.411*1000;
    
    
    LI.RUM.enabled = true;
    YEvent.on(window, 'load', function() {
      YAHOO.util.Get.script(
      
        
            
              
              
                ["http://s.c.lnkd.licdn.com/scds/concat/common/js?h=ed29nkjpsa16bhrjq4na16owq-98wkc8drte3f4sgowwihu52bc-cxf4wsvkntx8ipnbh8aw32ci5-bntxs37tllhamgkqo8dp140n4-ej0bu8dhge4a5yggpk9bkobg0-43rhlwt6poda8632w3vctrpvx-2e50soneky56rf7x4eqnd3iqq&fc=2"]
              
            
          
        
      
    [0]);
    });
  </script>



<script type="text/javascript">
 if ( window.LI && LI.showAllDeferredImg && !LI.imgDeferFoldCheckDone ) { 
 LI.showAllDeferredImg( null, false );
 }
</script>



          

          
            
          
        
      
      
      
      
        
      
    
      
        

        
          <script id="localChrome"></script>
        
      
    
  
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


      
    
  
      
      

      
        
      







    <script type="text/javascript">
      var _gaq = _gaq || [];
      _gaq.push(['_setAccount', 'UA-3242811-1']);
      _gaq.push(['_setDomainName', '.linkedin.com']);
      _gaq.push(['_trackPageview', 'nprofile-public-success']);
      _gaq.push(['_setVar', 'guest']);
      
      
      YEvent.on( window, 'load', function() {
        YAHOO.util.Get.script("http://www.google-analytics.com/ga.js");
      });
    </script>
  

  





<script type="text/javascript">/* <![CDATA[ */
(function() {

  var bcookie = escape( LI.readCookie("bcookie") ),
    newTrkInfo = '22042403,' + document.referrer.substr(0,128),
    alias_secure = 'https://www.linkedin.com/analytics/noauthtracker?type=leo%2EpageTracking&pageType=full_page&pageKey=nprofile_public_jsbeacon&trkInfo=REPLACEME',
    alias_normal = '/analytics/noauthtracker?type=leo%2EpageTracking&pageType=full_page&pageKey=nprofile_public_jsbeacon&trkInfo=REPLACEME',
    is_secure = false,
    url = (is_secure) ? alias_secure : alias_normal;

  url = url.replace("REPLACEME", newTrkInfo);

  if (bcookie) {
    if(window.$ && $.ajax){
      $.ajax(url);
    } else {
      YAHOO.util.Connect.asyncRequest( 'get', url, {} );
    }
  }

})();
/* ]]> */</script>

  
      
        
      
      
      
      
        
      
    
      
      
    
      
      
    
      
      
    
      
      
    
      
      
      
      
      
      
      <script type="text/javascript">
        
          
      
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
          
            
              
      
    
            
          
        
        LI_WCT([
        
          
            
              "control-http-12248-214356-1",
            
          
        
          
            
              "control-http-12248-214362-2",
            
          
        
          
            
              "control-http-12248-214363-3",
            
          
        
          
            
              "control-http-12248-214363-4",
            
          
        
          
            
              "control-http-12248-214364-5",
            
          
        
          
            
              "control-http-12248-214365-6",
            
          
        
          
            
              "control-http-12248-214366-7",
            
          
        
          
            
              "control-http-12248-214366-8",
            
          
        
          
            
              "control-http-12248-214367-9",
            
          
        
          
            
              "control-http-12248-214368-10",
            
          
        
          
            
              "control-http-12248-214368-11",
            
          
        
          
            
              "control-http-12248-214369-12",
            
          
        
          
            
              "control-http-12248-214374-13",
            
          
        
          
            
              "control-http-12248-214374-14",
            
          
        
        ]);
      
    
          
            
          
        
        
      </script>
      
      
      
      
    
      
        

        
          
          
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 



<script type="text/javascript">LI.Controls.processQueue();</script>





 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 




 
 
 
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


<script type="text/javascript">
  LI.define('Tracking.Quantcast');
  LI.Tracking.Quantcast = function() {
    _qoptions = { qacct:"p-b3sGjMtCFrexE" };
    YAHOO.util.Get.script( 'http://edge.quantserve.com/quant.js' );
  };
  YEvent.on( window, 'load', LI.Tracking.Quantcast);
</script>
<noscript>
  <a href="http://www.quantcast.com/p-b3sGjMtCFrexE" target="_blank"><img src="http://pixel.quantserve.com/pixel/p-b3sGjMtCFrexE.gif" style="display: none;" height="1" width="1" alt=""/></a>
</noscript>

 
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    


<script type="text/javascript">
  LI.define('Tracking.Comscore');
  LI.Tracking.Comscore = function() {
    YAHOO.util.Get.script( 'http://b.scorecardresearch.com/beacon.js', {
      onSuccess: function() {
        COMSCORE.beacon({ c1:2, c2:6402952, c3:"", c4:"", c5:"", c6:"", c15:"" });
      }
    });
  };
  YEvent.on( window, 'load', LI.Tracking.Comscore);
</script>
<noscript>
  
      <img src="http://b.scorecardresearch.com/b?c1=2&amp;c2=6402952&amp;c3=&amp;c4=&amp;c5=&amp;c6=&amp;c15=&amp;cv=1.3&amp;cj=1" style="display:none" width="0" height="0" alt="" />
    
</noscript>

 
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
      
    
<script type="text/javascript">
  YEvent.on( window, 'load', function() {
    (function () {
      var protocol = 'http:';
      var d = new Image(1, 1);
      d.onerror = d.onload = function () { d.onerror = d.onload = null; };    
      d.src = [
        protocol,
        "//secure-us.imrworldwide.com/cgi-bin/m?ci=us-603751h&cg=0&cc=1&si=", 
        escape(window.location.href), "&rp=", 
        escape(document.referrer),   
        "&ts=compact&rnd=", 
        (new Date()).getTime()
      ].join('');
    })();
  });
</script>
<noscript>
  
      <img src="http://secure-us.imrworldwide.com/cgi-bin/m?ci=us-603751h&cg=0&cc=1&ts=noscript"
    width="1" height="1" alt="" style="display:none"/>
    
</noscript>


 
 



 </body>
</html>

          
        
      
      
      
      
        
      
    
    














