// Seed: 4148165991
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  uwire id_5,
    output logic id_6,
    input  uwire id_7,
    output wire  id_8,
    output tri0  id_9,
    output uwire id_10,
    output tri0  id_11
    , id_22,
    input  tri   id_12,
    input  wire  id_13,
    output tri   id_14,
    input  tri0  id_15,
    output wand  id_16,
    input  uwire id_17,
    output wor   id_18,
    output tri0  id_19,
    output wor   id_20
);
  always @(posedge id_13 or posedge 1) begin : LABEL_0
    id_6 <= 1;
    id_2 = id_1;
  end
  xnor primCall (id_10, id_12, id_13, id_15, id_17, id_22, id_3, id_4, id_5, id_7);
  module_0 modCall_1 ();
endmodule
