# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jan 10 2022 22:38:42

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 136.29 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 58.21 MHz   | Target: 48.01 MHz  | 
Clock: clki     | N/A                    | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            75993       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        20830            6380        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_app        20840            7410        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_usb        20830            3652        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  4801         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  5464         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  20061         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  18330         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -3877       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -4076       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  12457                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  12788                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 136.29 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_data_rstn_sq_0_LC_8_14_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/sr
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/clk
Setup Constraint : 83330p
Path slack       : 75993p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4371
- Setup Time                                -424
----------------------------------------   ----- 
End-of-path required time (ps)             87277

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4768
+ Clock To Q                               1391
+ Data Path Delay                          5125
---------------------------------------   ----- 
End-of-path arrival time (ps)             11284
 
Launch Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_28_1/lcout                            LogicCell40_SEQ_MODE_1000      0                 0  RISE      14
I__3410/I                                                              Odrv12                         0                 0  RISE       1
I__3410/O                                                              Odrv12                      1073              1073  RISE       1
I__3415/I                                                              Sp12to4                        0              1073  RISE       1
I__3415/O                                                              Sp12to4                      596              1669  RISE       1
I__3420/I                                                              Span4Mux_v                     0              1669  RISE       1
I__3420/O                                                              Span4Mux_v                   596              2265  RISE       1
I__3426/I                                                              Span4Mux_h                     0              2265  RISE       1
I__3426/O                                                              Span4Mux_h                   517              2781  RISE       1
I__3432/I                                                              LocalMux                       0              2781  RISE       1
I__3432/O                                                              LocalMux                    1099              3881  RISE       1
I__3439/I                                                              ClkMux                         0              3881  RISE       1
I__3439/O                                                              ClkMux                       887              4768  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_data_rstn_sq_0_LC_8_14_0/clk  LogicCell40_SEQ_MODE_1010      0              4768  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_data_rstn_sq_0_LC_8_14_0/lcout          LogicCell40_SEQ_MODE_1010   1391              6159  75993  RISE       1
I__1957/I                                                                        LocalMux                       0              6159  75993  RISE       1
I__1957/O                                                                        LocalMux                    1099              7258  75993  RISE       1
I__1958/I                                                                        InMux                          0              7258  75993  RISE       1
I__1958/O                                                                        InMux                        662              7920  75993  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_data_rstn_sq_RNI5IK8_0_LC_9_15_5/in3    LogicCell40_SEQ_MODE_0000      0              7920  75993  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_data_rstn_sq_RNI5IK8_0_LC_9_15_5/lcout  LogicCell40_SEQ_MODE_0000    874              8794  75993  FALL      10
I__2810/I                                                                        Odrv4                          0              8794  75993  FALL       1
I__2810/O                                                                        Odrv4                        649              9443  75993  FALL       1
I__2816/I                                                                        Span4Mux_h                     0              9443  75993  FALL       1
I__2816/O                                                                        Span4Mux_h                   543              9986  75993  FALL       1
I__2820/I                                                                        LocalMux                       0              9986  75993  FALL       1
I__2820/O                                                                        LocalMux                     768             10755  75993  FALL       1
I__2821/I                                                                        SRMux                          0             10755  75993  FALL       1
I__2821/O                                                                        SRMux                        530             11284  75993  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/sr                LogicCell40_SEQ_MODE_1010      0             11284  75993  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_28_1/lcout                         LogicCell40_SEQ_MODE_1000      0                 0  RISE      14
I__3411/I                                                           Odrv4                          0                 0  RISE       1
I__3411/O                                                           Odrv4                        596               596  RISE       1
I__3416/I                                                           Span4Mux_v                     0               596  RISE       1
I__3416/O                                                           Span4Mux_v                   596              1192  RISE       1
I__3421/I                                                           Span4Mux_v                     0              1192  RISE       1
I__3421/O                                                           Span4Mux_v                   596              1788  RISE       1
I__3427/I                                                           Span4Mux_v                     0              1788  RISE       1
I__3427/O                                                           Span4Mux_v                   596              2384  RISE       1
I__3433/I                                                           LocalMux                       0              2384  RISE       1
I__3433/O                                                           LocalMux                    1099              3483  RISE       1
I__3440/I                                                           ClkMux                         0              3483  RISE       1
I__3440/O                                                           ClkMux                       887              4371  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/clk  LogicCell40_SEQ_MODE_1010      0              4371  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 58.21 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_13_16_7/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/clk
Setup Constraint : 20830p
Path slack       : 3652p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         15059
---------------------------------------   ----- 
End-of-path arrival time (ps)             17589
 
Launch Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__10574/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10574/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10575/I                                                           GlobalMux                      0                 0  RISE       1
I__10575/O                                                           GlobalMux                    252               252  RISE       1
I__10657/I                                                           ClkMux                         0               252  RISE       1
I__10657/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_13_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_13_16_7/lcout             LogicCell40_SEQ_MODE_1010   1391              2530   3652  RISE      10
I__4931/I                                                                         LocalMux                       0              2530   3652  RISE       1
I__4931/O                                                                         LocalMux                    1099              3629   3652  RISE       1
I__4936/I                                                                         InMux                          0              3629   3652  RISE       1
I__4936/O                                                                         InMux                        662              4291   3652  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_12_15_7/in1                        LogicCell40_SEQ_MODE_0000      0              4291   3652  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_12_15_7/lcout                      LogicCell40_SEQ_MODE_0000   1179              5470   3652  RISE       1
I__4433/I                                                                         LocalMux                       0              5470   3652  RISE       1
I__4433/O                                                                         LocalMux                    1099              6569   3652  RISE       1
I__4434/I                                                                         InMux                          0              6569   3652  RISE       1
I__4434/O                                                                         InMux                        662              7232   3652  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_12_15_2/in3                        LogicCell40_SEQ_MODE_0000      0              7232   3652  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_12_15_2/ltout                      LogicCell40_SEQ_MODE_0000    609              7841   3652  FALL       1
I__4339/I                                                                         CascadeMux                     0              7841   3652  FALL       1
I__4339/O                                                                         CascadeMux                     0              7841   3652  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_12_15_3/in2      LogicCell40_SEQ_MODE_0000      0              7841   3652  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_12_15_3/ltout    LogicCell40_SEQ_MODE_0000    781              8622   3652  FALL       1
I__4335/I                                                                         CascadeMux                     0              8622   3652  FALL       1
I__4335/O                                                                         CascadeMux                     0              8622   3652  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_12_15_4/in2                        LogicCell40_SEQ_MODE_0000      0              8622   3652  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_12_15_4/ltout                      LogicCell40_SEQ_MODE_0000    781              9404   3652  FALL       1
I__4329/I                                                                         CascadeMux                     0              9404   3652  FALL       1
I__4329/O                                                                         CascadeMux                     0              9404   3652  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_12_15_5/in2     LogicCell40_SEQ_MODE_0000      0              9404   3652  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_12_15_5/lcout   LogicCell40_SEQ_MODE_0000   1179             10582   3652  RISE       3
I__4420/I                                                                         LocalMux                       0             10582   3652  RISE       1
I__4420/O                                                                         LocalMux                    1099             11682   3652  RISE       1
I__4421/I                                                                         InMux                          0             11682   3652  RISE       1
I__4421/O                                                                         InMux                        662             12344   3652  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_12_16_0/in3    LogicCell40_SEQ_MODE_0000      0             12344   3652  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_12_16_0/lcout  LogicCell40_SEQ_MODE_0000    861             13205   3652  RISE       7
I__4974/I                                                                         LocalMux                       0             13205   3652  RISE       1
I__4974/O                                                                         LocalMux                    1099             14304   3652  RISE       1
I__4977/I                                                                         InMux                          0             14304   3652  RISE       1
I__4977/O                                                                         InMux                        662             14966   3652  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_12_16_3/in3         LogicCell40_SEQ_MODE_0000      0             14966   3652  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_12_16_3/lcout       LogicCell40_SEQ_MODE_0000    861             15827   3652  RISE       1
I__4429/I                                                                         LocalMux                       0             15827   3652  RISE       1
I__4429/O                                                                         LocalMux                    1099             16927   3652  RISE       1
I__4430/I                                                                         InMux                          0             16927   3652  RISE       1
I__4430/O                                                                         InMux                        662             17589   3652  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/in3               LogicCell40_SEQ_MODE_1010      0             17589   3652  RISE       1

Capture Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__10574/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10574/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10575/I                                                           GlobalMux                      0                 0  RISE       1
I__10575/O                                                           GlobalMux                    252               252  RISE       1
I__10650/I                                                           ClkMux                         0               252  RISE       1
I__10650/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_13_16_7/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/clk
Setup Constraint : 20830p
Path slack       : 3652p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         15059
---------------------------------------   ----- 
End-of-path arrival time (ps)             17589
 
Launch Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__10574/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10574/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10575/I                                                           GlobalMux                      0                 0  RISE       1
I__10575/O                                                           GlobalMux                    252               252  RISE       1
I__10657/I                                                           ClkMux                         0               252  RISE       1
I__10657/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_13_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_13_16_7/lcout             LogicCell40_SEQ_MODE_1010   1391              2530   3652  RISE      10
I__4931/I                                                                         LocalMux                       0              2530   3652  RISE       1
I__4931/O                                                                         LocalMux                    1099              3629   3652  RISE       1
I__4936/I                                                                         InMux                          0              3629   3652  RISE       1
I__4936/O                                                                         InMux                        662              4291   3652  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_12_15_7/in1                        LogicCell40_SEQ_MODE_0000      0              4291   3652  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_12_15_7/lcout                      LogicCell40_SEQ_MODE_0000   1179              5470   3652  RISE       1
I__4433/I                                                                         LocalMux                       0              5470   3652  RISE       1
I__4433/O                                                                         LocalMux                    1099              6569   3652  RISE       1
I__4434/I                                                                         InMux                          0              6569   3652  RISE       1
I__4434/O                                                                         InMux                        662              7232   3652  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_12_15_2/in3                        LogicCell40_SEQ_MODE_0000      0              7232   3652  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_12_15_2/ltout                      LogicCell40_SEQ_MODE_0000    609              7841   3652  FALL       1
I__4339/I                                                                         CascadeMux                     0              7841   3652  FALL       1
I__4339/O                                                                         CascadeMux                     0              7841   3652  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_12_15_3/in2      LogicCell40_SEQ_MODE_0000      0              7841   3652  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_12_15_3/ltout    LogicCell40_SEQ_MODE_0000    781              8622   3652  FALL       1
I__4335/I                                                                         CascadeMux                     0              8622   3652  FALL       1
I__4335/O                                                                         CascadeMux                     0              8622   3652  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_12_15_4/in2                        LogicCell40_SEQ_MODE_0000      0              8622   3652  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_12_15_4/ltout                      LogicCell40_SEQ_MODE_0000    781              9404   3652  FALL       1
I__4329/I                                                                         CascadeMux                     0              9404   3652  FALL       1
I__4329/O                                                                         CascadeMux                     0              9404   3652  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_12_15_5/in2     LogicCell40_SEQ_MODE_0000      0              9404   3652  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_12_15_5/lcout   LogicCell40_SEQ_MODE_0000   1179             10582   3652  RISE       3
I__4420/I                                                                         LocalMux                       0             10582   3652  RISE       1
I__4420/O                                                                         LocalMux                    1099             11682   3652  RISE       1
I__4421/I                                                                         InMux                          0             11682   3652  RISE       1
I__4421/O                                                                         InMux                        662             12344   3652  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_12_16_0/in3    LogicCell40_SEQ_MODE_0000      0             12344   3652  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_12_16_0/lcout  LogicCell40_SEQ_MODE_0000    861             13205   3652  RISE       7
I__4974/I                                                                         LocalMux                       0             13205   3652  RISE       1
I__4974/O                                                                         LocalMux                    1099             14304   3652  RISE       1
I__4977/I                                                                         InMux                          0             14304   3652  RISE       1
I__4977/O                                                                         InMux                        662             14966   3652  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_12_16_3/in3         LogicCell40_SEQ_MODE_0000      0             14966   3652  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_12_16_3/lcout       LogicCell40_SEQ_MODE_0000    861             15827   3652  RISE       1
I__4429/I                                                                         LocalMux                       0             15827   3652  RISE       1
I__4429/O                                                                         LocalMux                    1099             16927   3652  RISE       1
I__4430/I                                                                         InMux                          0             16927   3652  RISE       1
I__4430/O                                                                         InMux                        662             17589   3652  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/in3               LogicCell40_SEQ_MODE_1010      0             17589   3652  RISE       1

Capture Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__10574/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10574/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10575/I                                                           GlobalMux                      0                 0  RISE       1
I__10575/O                                                           GlobalMux                    252               252  RISE       1
I__10650/I                                                           ClkMux                         0               252  RISE       1
I__10650/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_7_14_2/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/clk
Setup Constraint : 20840p
Path slack       : 7410p

Capture Clock Arrival Time (clk_app:R#2)   20840
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4371
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             24482

Launch Clock Arrival Time (clk_usb:R#4)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         14542
---------------------------------------   ----- 
End-of-path arrival time (ps)             17072
 
Launch Clock Path
pin name                                                              model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                             ICE_GB                         0                 0  RISE     377
I__10574/I                                                            gio2CtrlBuf                    0                 0  RISE       1
I__10574/O                                                            gio2CtrlBuf                    0                 0  RISE       1
I__10575/I                                                            GlobalMux                      0                 0  RISE       1
I__10575/O                                                            GlobalMux                    252               252  RISE       1
I__10606/I                                                            ClkMux                         0               252  RISE       1
I__10606/O                                                            ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_7_14_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_7_14_2/lcout           LogicCell40_SEQ_MODE_1010   1391              2530   7410  RISE      34
I__3351/I                                                                        Odrv4                          0              2530   7410  RISE       1
I__3351/O                                                                        Odrv4                        596              3126   7410  RISE       1
I__3358/I                                                                        Span4Mux_v                     0              3126   7410  RISE       1
I__3358/O                                                                        Span4Mux_v                   596              3722   7410  RISE       1
I__3370/I                                                                        LocalMux                       0              3722   7410  RISE       1
I__3370/O                                                                        LocalMux                    1099              4821   7410  RISE       1
I__3382/I                                                                        InMux                          0              4821   7410  RISE       1
I__3382/O                                                                        InMux                        662              5483   7410  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNIJT901_18_LC_8_20_3/in3                       LogicCell40_SEQ_MODE_0000      0              5483   7410  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNIJT901_18_LC_8_20_3/lcout                     LogicCell40_SEQ_MODE_0000    861              6344   7410  RISE       1
I__1663/I                                                                        Odrv4                          0              6344   7410  RISE       1
I__1663/O                                                                        Odrv4                        596              6940   7410  RISE       1
I__1664/I                                                                        Span4Mux_h                     0              6940   7410  RISE       1
I__1664/O                                                                        Span4Mux_h                   517              7457   7410  RISE       1
I__1665/I                                                                        LocalMux                       0              7457   7410  RISE       1
I__1665/O                                                                        LocalMux                    1099              8556   7410  RISE       1
I__1666/I                                                                        InMux                          0              8556   7410  RISE       1
I__1666/O                                                                        InMux                        662              9218   7410  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_RNI3KKF2_1_LC_7_16_7/in0    LogicCell40_SEQ_MODE_0000      0              9218   7410  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_RNI3KKF2_1_LC_7_16_7/lcout  LogicCell40_SEQ_MODE_0000   1245             10463   7410  RISE       1
I__2775/I                                                                        Odrv4                          0             10463   7410  RISE       1
I__2775/O                                                                        Odrv4                        596             11059   7410  RISE       1
I__2776/I                                                                        Span4Mux_h                     0             11059   7410  RISE       1
I__2776/O                                                                        Span4Mux_h                   517             11576   7410  RISE       1
I__2777/I                                                                        LocalMux                       0             11576   7410  RISE       1
I__2777/O                                                                        LocalMux                    1099             12675   7410  RISE       1
I__2778/I                                                                        InMux                          0             12675   7410  RISE       1
I__2778/O                                                                        InMux                        662             13337   7410  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNISRP63_66_LC_10_17_0/in3                      LogicCell40_SEQ_MODE_0000      0             13337   7410  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNISRP63_66_LC_10_17_0/lcout                    LogicCell40_SEQ_MODE_0000    861             14198   7410  RISE       1
I__2771/I                                                                        Odrv4                          0             14198   7410  RISE       1
I__2771/O                                                                        Odrv4                        596             14794   7410  RISE       1
I__2772/I                                                                        Span4Mux_h                     0             14794   7410  RISE       1
I__2772/O                                                                        Span4Mux_h                   517             15311   7410  RISE       1
I__2773/I                                                                        LocalMux                       0             15311   7410  RISE       1
I__2773/O                                                                        LocalMux                    1099             16410   7410  RISE       1
I__2774/I                                                                        InMux                          0             16410   7410  RISE       1
I__2774/O                                                                        InMux                        662             17072   7410  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/in3               LogicCell40_SEQ_MODE_1010      0             17072   7410  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_28_1/lcout                         LogicCell40_SEQ_MODE_1000      0                 0  RISE      14
I__3411/I                                                           Odrv4                          0                 0  RISE       1
I__3411/O                                                           Odrv4                        596               596  RISE       1
I__3416/I                                                           Span4Mux_v                     0               596  RISE       1
I__3416/O                                                           Span4Mux_v                   596              1192  RISE       1
I__3421/I                                                           Span4Mux_v                     0              1192  RISE       1
I__3421/O                                                           Span4Mux_v                   596              1788  RISE       1
I__3427/I                                                           Span4Mux_v                     0              1788  RISE       1
I__3427/O                                                           Span4Mux_v                   596              2384  RISE       1
I__3433/I                                                           LocalMux                       0              2384  RISE       1
I__3433/O                                                           LocalMux                    1099              3483  RISE       1
I__3440/I                                                           ClkMux                         0              3483  RISE       1
I__3440/O                                                           ClkMux                       887              4371  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/clk  LogicCell40_SEQ_MODE_1010      0              4371  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_LC_9_15_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/clk
Setup Constraint : 20830p
Path slack       : 6381p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4967
+ Clock To Q                               1391
+ Data Path Delay                          8503
---------------------------------------   ----- 
End-of-path arrival time (ps)             14860
 
Launch Clock Path
pin name                                                              model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_28_1/lcout                           LogicCell40_SEQ_MODE_1000      0                 0  RISE      14
I__3413/I                                                             Odrv4                          0                 0  RISE       1
I__3413/O                                                             Odrv4                        596               596  RISE       1
I__3418/I                                                             Span4Mux_v                     0               596  RISE       1
I__3418/O                                                             Span4Mux_v                   596              1192  RISE       1
I__3423/I                                                             Span4Mux_v                     0              1192  RISE       1
I__3423/O                                                             Span4Mux_v                   596              1788  RISE       1
I__3429/I                                                             Span4Mux_v                     0              1788  RISE       1
I__3429/O                                                             Span4Mux_v                   596              2384  RISE       1
I__3436/I                                                             Span4Mux_v                     0              2384  RISE       1
I__3436/O                                                             Span4Mux_v                   596              2980  RISE       1
I__3443/I                                                             LocalMux                       0              2980  RISE       1
I__3443/O                                                             LocalMux                    1099              4079  RISE       1
I__3447/I                                                             ClkMux                         0              4079  RISE       1
I__3447/O                                                             ClkMux                       887              4967  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_LC_9_15_1/clk  LogicCell40_SEQ_MODE_1010      0              4967  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_LC_9_15_1/lcout            LogicCell40_SEQ_MODE_1010   1391              6357   6380  RISE       3
I__4413/I                                                                         Odrv4                          0              6357   6380  RISE       1
I__4413/O                                                                         Odrv4                        596              6953   6380  RISE       1
I__4414/I                                                                         Span4Mux_h                     0              6953   6380  RISE       1
I__4414/O                                                                         Span4Mux_h                   517              7470   6380  RISE       1
I__4415/I                                                                         LocalMux                       0              7470   6380  RISE       1
I__4415/O                                                                         LocalMux                    1099              8569   6380  RISE       1
I__4416/I                                                                         InMux                          0              8569   6380  RISE       1
I__4416/O                                                                         InMux                        662              9231   6380  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_12_16_0/in0    LogicCell40_SEQ_MODE_0000      0              9231   6380  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_12_16_0/lcout  LogicCell40_SEQ_MODE_0000   1245             10476   6380  RISE       7
I__4974/I                                                                         LocalMux                       0             10476   6380  RISE       1
I__4974/O                                                                         LocalMux                    1099             11576   6380  RISE       1
I__4977/I                                                                         InMux                          0             11576   6380  RISE       1
I__4977/O                                                                         InMux                        662             12238   6380  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_12_16_3/in3         LogicCell40_SEQ_MODE_0000      0             12238   6380  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_12_16_3/lcout       LogicCell40_SEQ_MODE_0000    861             13099   6380  RISE       1
I__4429/I                                                                         LocalMux                       0             13099   6380  RISE       1
I__4429/O                                                                         LocalMux                    1099             14198   6380  RISE       1
I__4430/I                                                                         InMux                          0             14198   6380  RISE       1
I__4430/O                                                                         InMux                        662             14860   6380  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/in3               LogicCell40_SEQ_MODE_1010      0             14860   6380  RISE       1

Capture Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__10574/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10574/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10575/I                                                           GlobalMux                      0                 0  RISE       1
I__10575/O                                                           GlobalMux                    252               252  RISE       1
I__10650/I                                                           ClkMux                         0               252  RISE       1
I__10650/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_16_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_data_rstn_sq_0_LC_8_14_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/sr
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/clk
Setup Constraint : 83330p
Path slack       : 75993p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4371
- Setup Time                                -424
----------------------------------------   ----- 
End-of-path required time (ps)             87277

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4768
+ Clock To Q                               1391
+ Data Path Delay                          5125
---------------------------------------   ----- 
End-of-path arrival time (ps)             11284
 
Launch Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_28_1/lcout                            LogicCell40_SEQ_MODE_1000      0                 0  RISE      14
I__3410/I                                                              Odrv12                         0                 0  RISE       1
I__3410/O                                                              Odrv12                      1073              1073  RISE       1
I__3415/I                                                              Sp12to4                        0              1073  RISE       1
I__3415/O                                                              Sp12to4                      596              1669  RISE       1
I__3420/I                                                              Span4Mux_v                     0              1669  RISE       1
I__3420/O                                                              Span4Mux_v                   596              2265  RISE       1
I__3426/I                                                              Span4Mux_h                     0              2265  RISE       1
I__3426/O                                                              Span4Mux_h                   517              2781  RISE       1
I__3432/I                                                              LocalMux                       0              2781  RISE       1
I__3432/O                                                              LocalMux                    1099              3881  RISE       1
I__3439/I                                                              ClkMux                         0              3881  RISE       1
I__3439/O                                                              ClkMux                       887              4768  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_data_rstn_sq_0_LC_8_14_0/clk  LogicCell40_SEQ_MODE_1010      0              4768  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_data_rstn_sq_0_LC_8_14_0/lcout          LogicCell40_SEQ_MODE_1010   1391              6159  75993  RISE       1
I__1957/I                                                                        LocalMux                       0              6159  75993  RISE       1
I__1957/O                                                                        LocalMux                    1099              7258  75993  RISE       1
I__1958/I                                                                        InMux                          0              7258  75993  RISE       1
I__1958/O                                                                        InMux                        662              7920  75993  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_data_rstn_sq_RNI5IK8_0_LC_9_15_5/in3    LogicCell40_SEQ_MODE_0000      0              7920  75993  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_data_rstn_sq_RNI5IK8_0_LC_9_15_5/lcout  LogicCell40_SEQ_MODE_0000    874              8794  75993  FALL      10
I__2810/I                                                                        Odrv4                          0              8794  75993  FALL       1
I__2810/O                                                                        Odrv4                        649              9443  75993  FALL       1
I__2816/I                                                                        Span4Mux_h                     0              9443  75993  FALL       1
I__2816/O                                                                        Span4Mux_h                   543              9986  75993  FALL       1
I__2820/I                                                                        LocalMux                       0              9986  75993  FALL       1
I__2820/O                                                                        LocalMux                     768             10755  75993  FALL       1
I__2821/I                                                                        SRMux                          0             10755  75993  FALL       1
I__2821/O                                                                        SRMux                        530             11284  75993  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/sr                LogicCell40_SEQ_MODE_1010      0             11284  75993  FALL       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_28_1/lcout                         LogicCell40_SEQ_MODE_1000      0                 0  RISE      14
I__3411/I                                                           Odrv4                          0                 0  RISE       1
I__3411/O                                                           Odrv4                        596               596  RISE       1
I__3416/I                                                           Span4Mux_v                     0               596  RISE       1
I__3416/O                                                           Span4Mux_v                   596              1192  RISE       1
I__3421/I                                                           Span4Mux_v                     0              1192  RISE       1
I__3421/O                                                           Span4Mux_v                   596              1788  RISE       1
I__3427/I                                                           Span4Mux_v                     0              1788  RISE       1
I__3427/O                                                           Span4Mux_v                   596              2384  RISE       1
I__3433/I                                                           LocalMux                       0              2384  RISE       1
I__3433/O                                                           LocalMux                    1099              3483  RISE       1
I__3440/I                                                           ClkMux                         0              3483  RISE       1
I__3440/O                                                           ClkMux                       887              4371  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_data_q_2_LC_8_15_6/clk  LogicCell40_SEQ_MODE_1010      0              4371  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4801


Data Path Delay                5212
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4801

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                      loopback                   0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__1396/I                                      Odrv12                     0      1000               RISE  1       
I__1396/O                                      Odrv12                     1073   2073               RISE  1       
I__1397/I                                      Span12Mux_h                0      2073               RISE  1       
I__1397/O                                      Span12Mux_h                1073   3146               RISE  1       
I__1398/I                                      Span12Mux_s3_v             0      3146               RISE  1       
I__1398/O                                      Span12Mux_s3_v             305    3450               RISE  1       
I__1399/I                                      LocalMux                   0      3450               RISE  1       
I__1399/O                                      LocalMux                   1099   4550               RISE  1       
I__1400/I                                      InMux                      0      4550               RISE  1       
I__1400/O                                      InMux                      662    5212               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_30_3/in3  LogicCell40_SEQ_MODE_1000  0      5212               RISE  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  377     
I__10574/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__10574/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__10575/I                                     GlobalMux                  0      0                  RISE  1       
I__10575/O                                     GlobalMux                  252    252                RISE  1       
I__10704/I                                     ClkMux                     0      252                RISE  1       
I__10704/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_30_3/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 5464


Data Path Delay                5371
+ Setup Time                   1232
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 5464

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                      loopback                   0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__1407/I                                      Odrv12                     0      1000               RISE  1       
I__1407/O                                      Odrv12                     1073   2073               RISE  1       
I__1408/I                                      Span12Mux_h                0      2073               RISE  1       
I__1408/O                                      Span12Mux_h                1073   3146               RISE  1       
I__1409/I                                      Span12Mux_s5_v             0      3146               RISE  1       
I__1409/O                                      Span12Mux_s5_v             464    3609               RISE  1       
I__1410/I                                      LocalMux                   0      3609               RISE  1       
I__1410/O                                      LocalMux                   1099   4709               RISE  1       
I__1411/I                                      InMux                      0      4709               RISE  1       
I__1411/O                                      InMux                      662    5371               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_28_6/in0  LogicCell40_SEQ_MODE_1000  0      5371               RISE  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  377     
I__10574/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__10574/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__10575/I                                     GlobalMux                  0      0                  RISE  1       
I__10575/O                                     GlobalMux                  252    252                RISE  1       
I__10700/I                                     ClkMux                     0      252                RISE  1       
I__10700/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_28_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 20061


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             17531
---------------------------- ------
Clock To Out Delay            20061

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                     0      0                  RISE  377     
I__10574/I                                           gio2CtrlBuf                0      0                  RISE  1       
I__10574/O                                           gio2CtrlBuf                0      0                  RISE  1       
I__10575/I                                           GlobalMux                  0      0                  RISE  1       
I__10575/O                                           GlobalMux                  252    252                RISE  1       
I__10592/I                                           ClkMux                     0      252                RISE  1       
I__10592/O                                           ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_6_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_6_5/lcout           LogicCell40_SEQ_MODE_1010  1391   2530               FALL  9       
I__10825/I                                                      Odrv12                     0      2530               FALL  1       
I__10825/O                                                      Odrv12                     1232   3761               FALL  1       
I__10830/I                                                      Span12Mux_v                0      3761               FALL  1       
I__10830/O                                                      Span12Mux_v                1073   4834               FALL  1       
I__10838/I                                                      Sp12to4                    0      4834               FALL  1       
I__10838/O                                                      Sp12to4                    848    5682               FALL  1       
I__10841/I                                                      Span4Mux_h                 0      5682               FALL  1       
I__10841/O                                                      Span4Mux_h                 543    6225               FALL  1       
I__10843/I                                                      Span4Mux_h                 0      6225               FALL  1       
I__10843/O                                                      Span4Mux_h                 543    6768               FALL  1       
I__10845/I                                                      LocalMux                   0      6768               FALL  1       
I__10845/O                                                      LocalMux                   768    7536               FALL  1       
I__10847/I                                                      InMux                      0      7536               FALL  1       
I__10847/O                                                      InMux                      503    8039               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_18_16_4/in1    LogicCell40_SEQ_MODE_0000  0      8039               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_18_16_4/ltout  LogicCell40_SEQ_MODE_0000  887    8927               FALL  1       
I__10437/I                                                      CascadeMux                 0      8927               FALL  1       
I__10437/O                                                      CascadeMux                 0      8927               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_RNIUGAN_0_LC_18_16_5/in2        LogicCell40_SEQ_MODE_0000  0      8927               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_RNIUGAN_0_LC_18_16_5/lcout      LogicCell40_SEQ_MODE_0000  1179   10106              RISE  1       
I__10428/I                                                      LocalMux                   0      10106              RISE  1       
I__10428/O                                                      LocalMux                   1099   11205              RISE  1       
I__10429/I                                                      InMux                      0      11205              RISE  1       
I__10429/O                                                      InMux                      662    11867              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_16_7/in0       LogicCell40_SEQ_MODE_0000  0      11867              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_16_7/lcout     LogicCell40_SEQ_MODE_0000  1245   13112              RISE  1       
I__10423/I                                                      Odrv12                     0      13112              RISE  1       
I__10423/O                                                      Odrv12                     1073   14185              RISE  1       
I__10424/I                                                      Span12Mux_v                0      14185              RISE  1       
I__10424/O                                                      Span12Mux_v                980    15165              RISE  1       
I__10425/I                                                      Span12Mux_s2_v             0      15165              RISE  1       
I__10425/O                                                      Span12Mux_s2_v             278    15443              RISE  1       
I__10426/I                                                      LocalMux                   0      15443              RISE  1       
I__10426/O                                                      LocalMux                   1099   16542              RISE  1       
I__10427/I                                                      IoInMux                    0      16542              RISE  1       
I__10427/O                                                      IoInMux                    662    17205              RISE  1       
u_usb_dn_preio/DOUT0                                            PRE_IO_PIN_TYPE_101001     0      17205              RISE  1       
u_usb_dn_preio/PADOUT                                           PRE_IO_PIN_TYPE_101001     768    17973              FALL  1       
u_usb_dn_iopad/DIN                                              IO_PAD                     0      17973              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                   IO_PAD                     2088   20061              FALL  1       
usb_dn:out                                                      loopback                   0      20061              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 18330


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             15800
---------------------------- ------
Clock To Out Delay            18330

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                     0      0                  RISE  377     
I__10574/I                                           gio2CtrlBuf                0      0                  RISE  1       
I__10574/O                                           gio2CtrlBuf                0      0                  RISE  1       
I__10575/I                                           GlobalMux                  0      0                  RISE  1       
I__10575/O                                           GlobalMux                  252    252                RISE  1       
I__10592/I                                           ClkMux                     0      252                RISE  1       
I__10592/O                                           ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_6_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_6_5/lcout               LogicCell40_SEQ_MODE_1010  1391   2530               RISE  9       
I__10825/I                                                          Odrv12                     0      2530               RISE  1       
I__10825/O                                                          Odrv12                     1073   3603               RISE  1       
I__10830/I                                                          Span12Mux_v                0      3603               RISE  1       
I__10830/O                                                          Span12Mux_v                980    4583               RISE  1       
I__10837/I                                                          LocalMux                   0      4583               RISE  1       
I__10837/O                                                          LocalMux                   1099   5682               RISE  1       
I__10840/I                                                          InMux                      0      5682               RISE  1       
I__10840/O                                                          InMux                      662    6344               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_ns_i_i_o2_4_LC_13_15_5/in1      LogicCell40_SEQ_MODE_0000  0      6344               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_ns_i_i_o2_4_LC_13_15_5/lcout    LogicCell40_SEQ_MODE_0000  1179   7523               RISE  11      
I__5225/I                                                           Odrv4                      0      7523               RISE  1       
I__5225/O                                                           Odrv4                      596    8119               RISE  1       
I__5227/I                                                           Span4Mux_v                 0      8119               RISE  1       
I__5227/O                                                           Span4Mux_v                 596    8715               RISE  1       
I__5231/I                                                           Span4Mux_v                 0      8715               RISE  1       
I__5231/O                                                           Span4Mux_v                 596    9311               RISE  1       
I__5239/I                                                           LocalMux                   0      9311               RISE  1       
I__5239/O                                                           LocalMux                   1099   10410              RISE  1       
I__5248/I                                                           InMux                      0      10410              RISE  1       
I__5248/O                                                           InMux                      662    11072              RISE  1       
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_ns_i_i_o2_i_4_LC_13_23_2/in0    LogicCell40_SEQ_MODE_0000  0      11072              RISE  1       
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_ns_i_i_o2_i_4_LC_13_23_2/lcout  LogicCell40_SEQ_MODE_0000  1245   12317              RISE  2       
I__5219/I                                                           Odrv12                     0      12317              RISE  1       
I__5219/O                                                           Odrv12                     1073   13390              RISE  1       
I__5220/I                                                           Span12Mux_s7_v             0      13390              RISE  1       
I__5220/O                                                           Span12Mux_s7_v             556    13946              RISE  1       
I__5222/I                                                           LocalMux                   0      13946              RISE  1       
I__5222/O                                                           LocalMux                   1099   15046              RISE  1       
I__5224/I                                                           IoInMux                    0      15046              RISE  1       
I__5224/O                                                           IoInMux                    662    15708              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                         PRE_IO_PIN_TYPE_101001     0      15708              RISE  1       
u_usb_dp_preio/PADOEN                                               PRE_IO_PIN_TYPE_101001     534    16242              FALL  1       
u_usb_dp_iopad/OE                                                   IO_PAD                     0      16242              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                       IO_PAD                     2088   18330              FALL  1       
usb_dp:out                                                          loopback                   0      18330              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3877


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -5016
---------------------------- ------
Hold Time                     -3877

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                      loopback                   0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                            IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__1396/I                                      Odrv12                     0      950                FALL  1       
I__1396/O                                      Odrv12                     1232   2182               FALL  1       
I__1397/I                                      Span12Mux_h                0      2182               FALL  1       
I__1397/O                                      Span12Mux_h                1232   3414               FALL  1       
I__1398/I                                      Span12Mux_s3_v             0      3414               FALL  1       
I__1398/O                                      Span12Mux_s3_v             331    3745               FALL  1       
I__1399/I                                      LocalMux                   0      3745               FALL  1       
I__1399/O                                      LocalMux                   768    4513               FALL  1       
I__1400/I                                      InMux                      0      4513               FALL  1       
I__1400/O                                      InMux                      503    5016               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_30_3/in3  LogicCell40_SEQ_MODE_1000  0      5016               FALL  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  377     
I__10574/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__10574/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__10575/I                                     GlobalMux                  0      0                  RISE  1       
I__10575/O                                     GlobalMux                  252    252                RISE  1       
I__10704/I                                     ClkMux                     0      252                RISE  1       
I__10704/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_30_3/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -4076


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -5215
---------------------------- ------
Hold Time                     -4076

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                      loopback                   0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                            IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__1407/I                                      Odrv12                     0      950                FALL  1       
I__1407/O                                      Odrv12                     1232   2182               FALL  1       
I__1408/I                                      Span12Mux_h                0      2182               FALL  1       
I__1408/O                                      Span12Mux_h                1232   3414               FALL  1       
I__1409/I                                      Span12Mux_s5_v             0      3414               FALL  1       
I__1409/O                                      Span12Mux_s5_v             530    3943               FALL  1       
I__1410/I                                      LocalMux                   0      3943               FALL  1       
I__1410/O                                      LocalMux                   768    4711               FALL  1       
I__1411/I                                      InMux                      0      4711               FALL  1       
I__1411/O                                      InMux                      503    5215               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_28_6/in0  LogicCell40_SEQ_MODE_1000  0      5215               FALL  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  377     
I__10574/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__10574/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__10575/I                                     GlobalMux                  0      0                  RISE  1       
I__10575/O                                     GlobalMux                  252    252                RISE  1       
I__10700/I                                     ClkMux                     0      252                RISE  1       
I__10700/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_28_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 12457


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              9927
---------------------------- ------
Clock To Out Delay            12457

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  377     
I__10574/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10574/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10575/I                                      GlobalMux                  0      0                  RISE  1       
I__10575/O                                      GlobalMux                  252    252                RISE  1       
I__10703/I                                      ClkMux                     0      252                RISE  1       
I__10703/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_20_16_7/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_20_16_7/lcout             LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__10705/I                                                   Odrv12                     0      2530               FALL  1       
I__10705/O                                                   Odrv12                     1232   3761               FALL  1       
I__10706/I                                                   LocalMux                   0      3761               FALL  1       
I__10706/O                                                   LocalMux                   768    4530               FALL  1       
I__10708/I                                                   InMux                      0      4530               FALL  1       
I__10708/O                                                   InMux                      503    5033               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_16_7/in3    LogicCell40_SEQ_MODE_0000  0      5033               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_16_7/lcout  LogicCell40_SEQ_MODE_0000  874    5907               FALL  1       
I__10423/I                                                   Odrv12                     0      5907               FALL  1       
I__10423/O                                                   Odrv12                     1232   7139               FALL  1       
I__10424/I                                                   Span12Mux_v                0      7139               FALL  1       
I__10424/O                                                   Span12Mux_v                1073   8212               FALL  1       
I__10425/I                                                   Span12Mux_s2_v             0      8212               FALL  1       
I__10425/O                                                   Span12Mux_s2_v             305    8516               FALL  1       
I__10426/I                                                   LocalMux                   0      8516               FALL  1       
I__10426/O                                                   LocalMux                   768    9284               FALL  1       
I__10427/I                                                   IoInMux                    0      9284               FALL  1       
I__10427/O                                                   IoInMux                    503    9788               FALL  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      9788               FALL  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    10543              RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      10543              RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   12457              RISE  1       
usb_dn:out                                                   loopback                   0      12457              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 12788


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             10258
---------------------------- ------
Clock To Out Delay            12788

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  377     
I__10574/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10574/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10575/I                                      GlobalMux                  0      0                  RISE  1       
I__10575/O                                      GlobalMux                  252    252                RISE  1       
I__10703/I                                      ClkMux                     0      252                RISE  1       
I__10703/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_20_16_7/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_20_16_7/lcout           LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__10705/I                                                 Odrv12                     0      2530               FALL  1       
I__10705/O                                                 Odrv12                     1232   3761               FALL  1       
I__10706/I                                                 LocalMux                   0      3761               FALL  1       
I__10706/O                                                 LocalMux                   768    4530               FALL  1       
I__10709/I                                                 InMux                      0      4530               FALL  1       
I__10709/O                                                 InMux                      503    5033               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_16_6/in0    LogicCell40_SEQ_MODE_0000  0      5033               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_16_6/lcout  LogicCell40_SEQ_MODE_0000  1285   6318               FALL  1       
I__10430/I                                                 Odrv4                      0      6318               FALL  1       
I__10430/O                                                 Odrv4                      649    6967               FALL  1       
I__10431/I                                                 Span4Mux_v                 0      6967               FALL  1       
I__10431/O                                                 Span4Mux_v                 649    7616               FALL  1       
I__10432/I                                                 Span4Mux_v                 0      7616               FALL  1       
I__10432/O                                                 Span4Mux_v                 649    8265               FALL  1       
I__10433/I                                                 Span4Mux_s3_v              0      8265               FALL  1       
I__10433/O                                                 Span4Mux_s3_v              583    8847               FALL  1       
I__10434/I                                                 LocalMux                   0      8847               FALL  1       
I__10434/O                                                 LocalMux                   768    9616               FALL  1       
I__10435/I                                                 IoInMux                    0      9616               FALL  1       
I__10435/O                                                 IoInMux                    503    10119              FALL  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      10119              FALL  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    10874              RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      10874              RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   12788              RISE  1       
usb_dp:out                                                 loopback                   0      12788              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

