// Seed: 4079009557
module module_0 (
    input  tri1 id_0,
    input  wire id_1,
    input  tri1 id_2,
    input  wand id_3,
    output tri1 id_4,
    input  wire id_5,
    input  wor  id_6
    , id_9,
    output tri  id_7
);
  parameter id_10 = -1 == 1;
  parameter id_11 = -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd40
) (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7,
    input uwire id_8,
    input uwire id_9,
    inout supply0 id_10,
    output tri id_11,
    input tri id_12,
    output logic id_13
);
  always #1 id_13 = "";
  assign #_id_15 id_6 = -1;
  wire [id_15 : -1] id_16, id_17;
  assign id_6 = id_0 + 1 - id_1;
  parameter id_18 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_5,
      id_11,
      id_5,
      id_8,
      id_11
  );
  assign modCall_1.id_3 = 0;
endmodule
