0.6
2018.2
Jun 14 2018
20:41:02
U:/DLD_Lab9/DLD_Lab9.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
U:/DLD_Lab9/DLD_Lab9.srcs/sources_1/new/decoder.v,1575668045,verilog,,U:/DLD_Lab9/DLD_Lab9.srcs/sources_1/new/state_machine_tb.v,,decoder,,,,,,,,
U:/DLD_Lab9/DLD_Lab9.srcs/sources_1/new/state_machine_tb.v,1575668324,verilog,,,,state_machine_tb,,,,,,,,
