// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Tue Dec 13 16:35:25 2022
// Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_enc_clefia_enc_0_0_sim_netlist.v
// Design      : design_enc_clefia_enc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "16'b0000000000000001" *) 
(* ap_ST_fsm_pp0_stage1 = "16'b0000000000000010" *) (* ap_ST_fsm_pp0_stage10 = "16'b0000010000000000" *) (* ap_ST_fsm_pp0_stage11 = "16'b0000100000000000" *) 
(* ap_ST_fsm_pp0_stage12 = "16'b0001000000000000" *) (* ap_ST_fsm_pp0_stage13 = "16'b0010000000000000" *) (* ap_ST_fsm_pp0_stage14 = "16'b0100000000000000" *) 
(* ap_ST_fsm_pp0_stage15 = "16'b1000000000000000" *) (* ap_ST_fsm_pp0_stage2 = "16'b0000000000000100" *) (* ap_ST_fsm_pp0_stage3 = "16'b0000000000001000" *) 
(* ap_ST_fsm_pp0_stage4 = "16'b0000000000010000" *) (* ap_ST_fsm_pp0_stage5 = "16'b0000000000100000" *) (* ap_ST_fsm_pp0_stage6 = "16'b0000000001000000" *) 
(* ap_ST_fsm_pp0_stage7 = "16'b0000000010000000" *) (* ap_ST_fsm_pp0_stage8 = "16'b0000000100000000" *) (* ap_ST_fsm_pp0_stage9 = "16'b0000001000000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce012;
  wire ce211;
  wire clefia_s0_U_n_100;
  wire clefia_s0_U_n_101;
  wire clefia_s0_U_n_102;
  wire clefia_s0_U_n_103;
  wire clefia_s0_U_n_104;
  wire clefia_s0_U_n_105;
  wire clefia_s0_U_n_106;
  wire clefia_s0_U_n_107;
  wire clefia_s0_U_n_108;
  wire clefia_s0_U_n_109;
  wire clefia_s0_U_n_111;
  wire clefia_s0_U_n_112;
  wire clefia_s0_U_n_113;
  wire clefia_s0_U_n_114;
  wire clefia_s0_U_n_115;
  wire clefia_s0_U_n_116;
  wire clefia_s0_U_n_117;
  wire clefia_s0_U_n_118;
  wire clefia_s0_U_n_119;
  wire clefia_s0_U_n_120;
  wire clefia_s0_U_n_182;
  wire clefia_s0_U_n_216;
  wire clefia_s0_U_n_236;
  wire clefia_s0_U_n_253;
  wire clefia_s0_U_n_254;
  wire clefia_s0_U_n_255;
  wire clefia_s0_U_n_256;
  wire clefia_s0_U_n_257;
  wire clefia_s0_U_n_258;
  wire clefia_s0_U_n_259;
  wire clefia_s0_U_n_260;
  wire clefia_s0_U_n_261;
  wire clefia_s0_U_n_262;
  wire clefia_s0_U_n_263;
  wire clefia_s0_U_n_264;
  wire clefia_s0_U_n_265;
  wire clefia_s0_U_n_281;
  wire clefia_s0_U_n_298;
  wire clefia_s0_U_n_299;
  wire clefia_s0_U_n_305;
  wire clefia_s0_U_n_306;
  wire clefia_s0_U_n_309;
  wire clefia_s0_U_n_332;
  wire clefia_s0_U_n_341;
  wire clefia_s0_U_n_342;
  wire clefia_s0_U_n_343;
  wire clefia_s0_U_n_344;
  wire clefia_s0_U_n_345;
  wire clefia_s0_U_n_346;
  wire clefia_s0_U_n_347;
  wire clefia_s0_U_n_348;
  wire clefia_s0_U_n_349;
  wire clefia_s0_U_n_350;
  wire clefia_s0_U_n_351;
  wire clefia_s0_U_n_352;
  wire clefia_s0_U_n_358;
  wire clefia_s0_U_n_359;
  wire clefia_s0_U_n_360;
  wire clefia_s0_U_n_362;
  wire clefia_s0_U_n_363;
  wire clefia_s0_U_n_364;
  wire clefia_s0_U_n_381;
  wire clefia_s0_U_n_382;
  wire clefia_s0_U_n_383;
  wire clefia_s0_U_n_386;
  wire clefia_s0_U_n_401;
  wire clefia_s0_U_n_403;
  wire clefia_s0_U_n_404;
  wire clefia_s0_U_n_405;
  wire clefia_s0_U_n_417;
  wire clefia_s0_U_n_418;
  wire clefia_s0_U_n_419;
  wire clefia_s0_U_n_422;
  wire clefia_s0_U_n_423;
  wire clefia_s0_U_n_424;
  wire clefia_s0_U_n_427;
  wire clefia_s0_U_n_428;
  wire clefia_s0_U_n_429;
  wire clefia_s0_U_n_430;
  wire clefia_s0_U_n_431;
  wire clefia_s0_U_n_432;
  wire clefia_s0_U_n_433;
  wire clefia_s0_U_n_434;
  wire clefia_s0_U_n_435;
  wire clefia_s0_U_n_441;
  wire clefia_s0_U_n_458;
  wire clefia_s0_U_n_459;
  wire clefia_s0_U_n_460;
  wire clefia_s0_U_n_486;
  wire clefia_s0_U_n_487;
  wire clefia_s0_U_n_488;
  wire clefia_s0_U_n_49;
  wire clefia_s0_U_n_499;
  wire clefia_s0_U_n_50;
  wire clefia_s0_U_n_51;
  wire clefia_s0_U_n_514;
  wire clefia_s0_U_n_515;
  wire clefia_s0_U_n_519;
  wire clefia_s0_U_n_52;
  wire clefia_s0_U_n_520;
  wire clefia_s0_U_n_521;
  wire clefia_s0_U_n_522;
  wire clefia_s0_U_n_523;
  wire clefia_s0_U_n_53;
  wire clefia_s0_U_n_54;
  wire clefia_s0_U_n_540;
  wire clefia_s0_U_n_541;
  wire clefia_s0_U_n_542;
  wire clefia_s0_U_n_543;
  wire clefia_s0_U_n_549;
  wire clefia_s0_U_n_55;
  wire clefia_s0_U_n_553;
  wire clefia_s0_U_n_56;
  wire clefia_s0_U_n_57;
  wire clefia_s0_U_n_571;
  wire clefia_s0_U_n_572;
  wire clefia_s0_U_n_58;
  wire clefia_s0_U_n_59;
  wire clefia_s0_U_n_60;
  wire clefia_s0_U_n_61;
  wire clefia_s0_U_n_62;
  wire clefia_s0_U_n_63;
  wire clefia_s0_U_n_64;
  wire clefia_s0_U_n_65;
  wire clefia_s0_U_n_66;
  wire clefia_s0_U_n_67;
  wire clefia_s0_U_n_68;
  wire clefia_s0_U_n_69;
  wire clefia_s0_U_n_78;
  wire clefia_s0_U_n_79;
  wire clefia_s0_U_n_80;
  wire clefia_s0_U_n_81;
  wire clefia_s0_U_n_82;
  wire clefia_s0_U_n_83;
  wire clefia_s0_U_n_84;
  wire clefia_s0_U_n_85;
  wire clefia_s0_U_n_86;
  wire clefia_s0_U_n_87;
  wire clefia_s0_U_n_88;
  wire clefia_s0_U_n_89;
  wire clefia_s0_U_n_90;
  wire clefia_s0_U_n_91;
  wire clefia_s0_U_n_92;
  wire clefia_s0_U_n_93;
  wire clefia_s0_U_n_94;
  wire clefia_s0_U_n_95;
  wire clefia_s0_U_n_96;
  wire clefia_s0_U_n_97;
  wire clefia_s0_U_n_98;
  wire clefia_s0_U_n_99;
  wire clefia_s0_ce0;
  wire clefia_s0_ce3;
  wire clefia_s0_ce4;
  wire clefia_s0_ce5;
  wire [7:0]clefia_s0_q0;
  wire [7:0]clefia_s0_q1;
  wire [7:0]clefia_s0_q3;
  wire [7:0]clefia_s0_q4;
  wire [7:0]clefia_s0_q5;
  wire clefia_s1_U_n_103;
  wire clefia_s1_U_n_106;
  wire clefia_s1_U_n_107;
  wire clefia_s1_U_n_108;
  wire clefia_s1_U_n_109;
  wire clefia_s1_U_n_110;
  wire clefia_s1_U_n_111;
  wire clefia_s1_U_n_112;
  wire clefia_s1_U_n_113;
  wire clefia_s1_U_n_114;
  wire clefia_s1_U_n_115;
  wire clefia_s1_U_n_116;
  wire clefia_s1_U_n_117;
  wire clefia_s1_U_n_118;
  wire clefia_s1_U_n_119;
  wire clefia_s1_U_n_120;
  wire clefia_s1_U_n_121;
  wire clefia_s1_U_n_130;
  wire clefia_s1_U_n_131;
  wire clefia_s1_U_n_132;
  wire clefia_s1_U_n_133;
  wire clefia_s1_U_n_134;
  wire clefia_s1_U_n_135;
  wire clefia_s1_U_n_136;
  wire clefia_s1_U_n_137;
  wire clefia_s1_U_n_171;
  wire clefia_s1_U_n_182;
  wire clefia_s1_U_n_186;
  wire clefia_s1_U_n_187;
  wire clefia_s1_U_n_188;
  wire clefia_s1_U_n_189;
  wire clefia_s1_U_n_190;
  wire clefia_s1_U_n_191;
  wire clefia_s1_U_n_192;
  wire clefia_s1_U_n_193;
  wire clefia_s1_U_n_194;
  wire clefia_s1_U_n_195;
  wire clefia_s1_U_n_198;
  wire clefia_s1_U_n_199;
  wire clefia_s1_U_n_200;
  wire clefia_s1_U_n_201;
  wire clefia_s1_U_n_209;
  wire clefia_s1_U_n_210;
  wire clefia_s1_U_n_211;
  wire clefia_s1_U_n_212;
  wire clefia_s1_U_n_227;
  wire clefia_s1_U_n_228;
  wire clefia_s1_U_n_229;
  wire clefia_s1_U_n_230;
  wire clefia_s1_U_n_231;
  wire clefia_s1_U_n_232;
  wire clefia_s1_U_n_233;
  wire clefia_s1_U_n_234;
  wire clefia_s1_U_n_245;
  wire clefia_s1_U_n_246;
  wire clefia_s1_U_n_247;
  wire clefia_s1_U_n_248;
  wire clefia_s1_U_n_249;
  wire clefia_s1_U_n_250;
  wire clefia_s1_U_n_258;
  wire clefia_s1_U_n_259;
  wire clefia_s1_U_n_264;
  wire clefia_s1_U_n_265;
  wire clefia_s1_U_n_266;
  wire clefia_s1_U_n_279;
  wire clefia_s1_U_n_280;
  wire clefia_s1_U_n_281;
  wire clefia_s1_U_n_282;
  wire clefia_s1_U_n_283;
  wire clefia_s1_U_n_284;
  wire clefia_s1_U_n_285;
  wire clefia_s1_U_n_286;
  wire clefia_s1_U_n_313;
  wire clefia_s1_U_n_314;
  wire clefia_s1_U_n_323;
  wire clefia_s1_U_n_327;
  wire clefia_s1_U_n_328;
  wire clefia_s1_U_n_329;
  wire clefia_s1_U_n_330;
  wire clefia_s1_U_n_331;
  wire clefia_s1_U_n_332;
  wire clefia_s1_U_n_333;
  wire clefia_s1_U_n_334;
  wire clefia_s1_U_n_335;
  wire clefia_s1_U_n_336;
  wire clefia_s1_U_n_337;
  wire clefia_s1_U_n_338;
  wire clefia_s1_U_n_343;
  wire clefia_s1_U_n_390;
  wire clefia_s1_U_n_408;
  wire clefia_s1_U_n_409;
  wire clefia_s1_U_n_410;
  wire clefia_s1_U_n_411;
  wire clefia_s1_U_n_412;
  wire clefia_s1_U_n_415;
  wire clefia_s1_U_n_416;
  wire clefia_s1_U_n_417;
  wire clefia_s1_U_n_418;
  wire clefia_s1_U_n_419;
  wire clefia_s1_U_n_423;
  wire clefia_s1_U_n_424;
  wire clefia_s1_U_n_425;
  wire clefia_s1_U_n_426;
  wire clefia_s1_U_n_427;
  wire clefia_s1_U_n_428;
  wire clefia_s1_U_n_429;
  wire clefia_s1_U_n_430;
  wire clefia_s1_U_n_431;
  wire clefia_s1_U_n_432;
  wire clefia_s1_U_n_433;
  wire clefia_s1_U_n_434;
  wire clefia_s1_U_n_435;
  wire clefia_s1_U_n_466;
  wire clefia_s1_U_n_467;
  wire clefia_s1_U_n_468;
  wire clefia_s1_U_n_469;
  wire clefia_s1_U_n_470;
  wire clefia_s1_U_n_471;
  wire clefia_s1_U_n_472;
  wire clefia_s1_U_n_473;
  wire clefia_s1_U_n_474;
  wire clefia_s1_U_n_475;
  wire clefia_s1_U_n_48;
  wire clefia_s1_U_n_488;
  wire clefia_s1_U_n_49;
  wire clefia_s1_U_n_499;
  wire clefia_s1_U_n_50;
  wire clefia_s1_U_n_500;
  wire clefia_s1_U_n_501;
  wire clefia_s1_U_n_504;
  wire clefia_s1_U_n_509;
  wire clefia_s1_U_n_51;
  wire clefia_s1_U_n_510;
  wire clefia_s1_U_n_511;
  wire clefia_s1_U_n_514;
  wire clefia_s1_U_n_515;
  wire clefia_s1_U_n_516;
  wire clefia_s1_U_n_517;
  wire clefia_s1_U_n_518;
  wire clefia_s1_U_n_519;
  wire clefia_s1_U_n_52;
  wire clefia_s1_U_n_520;
  wire clefia_s1_U_n_521;
  wire clefia_s1_U_n_522;
  wire clefia_s1_U_n_523;
  wire clefia_s1_U_n_524;
  wire clefia_s1_U_n_525;
  wire clefia_s1_U_n_526;
  wire clefia_s1_U_n_527;
  wire clefia_s1_U_n_528;
  wire clefia_s1_U_n_529;
  wire clefia_s1_U_n_53;
  wire clefia_s1_U_n_530;
  wire clefia_s1_U_n_531;
  wire clefia_s1_U_n_532;
  wire clefia_s1_U_n_54;
  wire clefia_s1_U_n_55;
  wire clefia_s1_U_n_56;
  wire clefia_s1_U_n_57;
  wire clefia_s1_U_n_58;
  wire clefia_s1_U_n_59;
  wire clefia_s1_U_n_60;
  wire clefia_s1_U_n_61;
  wire clefia_s1_U_n_62;
  wire clefia_s1_U_n_63;
  wire clefia_s1_U_n_64;
  wire clefia_s1_U_n_65;
  wire clefia_s1_U_n_66;
  wire clefia_s1_U_n_67;
  wire clefia_s1_U_n_68;
  wire clefia_s1_U_n_69;
  wire clefia_s1_U_n_70;
  wire clefia_s1_U_n_71;
  wire clefia_s1_U_n_72;
  wire clefia_s1_U_n_73;
  wire clefia_s1_U_n_74;
  wire clefia_s1_U_n_75;
  wire clefia_s1_U_n_76;
  wire clefia_s1_U_n_77;
  wire clefia_s1_U_n_78;
  wire clefia_s1_U_n_79;
  wire clefia_s1_U_n_80;
  wire clefia_s1_address01;
  wire clefia_s1_address0110_out;
  wire clefia_s1_address0111_out;
  wire clefia_s1_address0112_out;
  wire clefia_s1_address0113_out;
  wire clefia_s1_address0114_out;
  wire clefia_s1_address0115_out;
  wire clefia_s1_address0116_out;
  wire clefia_s1_address0117_out;
  wire clefia_s1_address0118_out;
  wire clefia_s1_address0119_out;
  wire clefia_s1_address019_out;
  wire clefia_s1_address11;
  wire clefia_s1_address116_out;
  wire clefia_s1_address117_out;
  wire clefia_s1_address118_out;
  wire clefia_s1_address21;
  wire clefia_s1_address213_out;
  wire clefia_s1_address214_out;
  wire clefia_s1_address215_out;
  wire clefia_s1_address31;
  wire clefia_s1_address312_out;
  wire clefia_s1_ce4;
  wire clefia_s1_ce5;
  wire [7:0]clefia_s1_q0;
  wire [7:0]clefia_s1_q2;
  wire [7:0]clefia_s1_q3;
  wire [7:0]clefia_s1_q4;
  wire [7:0]clefia_s1_q5;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_1;
  wire control_s_axi_U_n_105;
  wire control_s_axi_U_n_110;
  wire control_s_axi_U_n_117;
  wire control_s_axi_U_n_118;
  wire control_s_axi_U_n_120;
  wire control_s_axi_U_n_125;
  wire control_s_axi_U_n_126;
  wire control_s_axi_U_n_17;
  wire control_s_axi_U_n_18;
  wire control_s_axi_U_n_19;
  wire control_s_axi_U_n_2;
  wire control_s_axi_U_n_20;
  wire control_s_axi_U_n_21;
  wire control_s_axi_U_n_22;
  wire control_s_axi_U_n_23;
  wire control_s_axi_U_n_24;
  wire control_s_axi_U_n_25;
  wire control_s_axi_U_n_26;
  wire control_s_axi_U_n_27;
  wire control_s_axi_U_n_28;
  wire control_s_axi_U_n_29;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_30;
  wire control_s_axi_U_n_31;
  wire control_s_axi_U_n_32;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_7;
  wire ct_address01;
  wire ct_address0124_out;
  wire ct_ce07;
  wire interrupt;
  wire [7:0]or_ln134_100_fu_17689_p3;
  wire [5:2]or_ln134_101_fu_17695_p3;
  wire [7:0]or_ln134_102_fu_17701_p3;
  wire [7:1]or_ln134_103_fu_16727_p3;
  wire [4:2]or_ln134_104_fu_16733_p3;
  wire [7:0]or_ln134_105_fu_16739_p3;
  wire [7:1]or_ln134_106_fu_16745_p3;
  wire [7:2]or_ln134_107_fu_18815_p3;
  wire [7:0]or_ln134_108_fu_18821_p3;
  wire [5:2]or_ln134_109_fu_18827_p3;
  wire [7:0]or_ln134_10_fu_3692_p3;
  wire [7:2]or_ln134_110_fu_18833_p3;
  wire [4:2]or_ln134_111_fu_17859_p3;
  wire [4:2]or_ln134_112_fu_17865_p3;
  wire [7:0]or_ln134_113_fu_17871_p3;
  wire [7:1]or_ln134_114_fu_17877_p3;
  wire [7:0]or_ln134_115_fu_19947_p3;
  wire [7:2]or_ln134_116_fu_19953_p3;
  wire [5:2]or_ln134_117_fu_19959_p3;
  wire [5:2]or_ln134_118_fu_19965_p3;
  wire [7:1]or_ln134_119_fu_18991_p3;
  wire [7:2]or_ln134_11_fu_5378_p3;
  wire [4:2]or_ln134_120_fu_18997_p3;
  wire [7:0]or_ln134_121_fu_19003_p3;
  wire [7:1]or_ln134_122_fu_19009_p3;
  wire [7:0]or_ln134_123_fu_21079_p3;
  wire [7:2]or_ln134_124_fu_21085_p3;
  wire [5:2]or_ln134_125_fu_21091_p3;
  wire [5:2]or_ln134_126_fu_21097_p3;
  wire [7:0]or_ln134_127_fu_20123_p3;
  wire [7:1]or_ln134_128_fu_20129_p3;
  wire [7:0]or_ln134_129_fu_20135_p3;
  wire [4:2]or_ln134_12_fu_4907_p3;
  wire [7:0]or_ln134_12_reg_27787;
  wire [4:2]or_ln134_130_fu_20141_p3;
  wire [7:0]or_ln134_131_fu_22211_p3;
  wire [7:2]or_ln134_132_fu_22217_p3;
  wire [7:2]or_ln134_133_fu_22223_p3;
  wire [5:2]or_ln134_134_fu_22229_p3;
  wire [7:0]or_ln134_135_fu_21255_p3;
  wire [7:1]or_ln134_136_fu_21261_p3;
  wire [7:0]or_ln134_137_fu_21267_p3;
  wire [4:2]or_ln134_138_fu_21273_p3;
  wire [5:2]or_ln134_139_fu_23256_p3;
  wire [5:2]or_ln134_13_fu_4915_p3;
  wire [5:2]or_ln134_140_fu_23262_p3;
  wire [7:0]or_ln134_141_fu_23268_p3;
  wire [7:2]or_ln134_142_fu_23274_p3;
  wire [7:0]or_ln134_143_fu_22387_p3;
  wire [7:1]or_ln134_144_fu_22393_p3;
  wire [7:1]or_ln134_145_fu_22399_p3;
  wire [4:2]or_ln134_146_fu_22405_p3;
  wire [7:2]or_ln134_147_fu_24126_p3;
  wire [5:2]or_ln134_148_fu_24132_p3;
  wire [7:0]or_ln134_149_fu_24138_p3;
  wire [7:2]or_ln134_14_fu_4921_p3;
  wire [7:2]or_ln134_150_fu_24144_p3;
  wire [7:1]or_ln134_151_fu_23914_p3;
  wire [7:1]or_ln134_153_fu_24004_p3;
  wire [7:1]or_ln134_154_fu_24010_p3;
  wire [7:2]or_ln134_155_fu_25032_p3;
  wire [7:0]or_ln134_156_fu_25038_p3;
  wire [7:2]or_ln134_157_fu_24793_p3;
  wire [7:2]or_ln134_158_fu_24799_p3;
  wire [7:1]or_ln134_161_fu_25265_p3;
  wire [7:1]or_ln134_162_fu_25271_p3;
  wire [7:2]or_ln134_163_fu_25932_p3;
  wire [7:2]or_ln134_164_fu_25938_p3;
  wire [7:2]or_ln134_165_fu_25944_p3;
  wire [7:2]or_ln134_166_fu_25950_p3;
  wire [7:1]or_ln134_168_fu_26408_p3;
  wire [7:1]or_ln134_169_fu_26414_p3;
  wire [7:1]or_ln134_170_fu_26420_p3;
  wire [7:0]or_ln134_171_fu_27052_p3;
  wire [7:2]or_ln134_172_fu_27058_p3;
  wire [7:0]or_ln134_173_fu_27064_p3;
  wire [7:2]or_ln134_174_fu_27070_p3;
  wire [7:0]or_ln134_19_reg_27903;
  wire [7:2]or_ln134_1_fu_3555_p3;
  wire [7:0]or_ln134_1_reg_27594;
  wire [7:2]or_ln134_20_reg_27921;
  wire [5:2]or_ln134_21_reg_27933;
  wire [5:2]or_ln134_22_reg_27939;
  wire [7:0]or_ln134_23_reg_27809;
  wire [4:2]or_ln134_24_reg_27820;
  wire [7:0]or_ln134_25_reg_27825;
  wire [7:1]or_ln134_26_reg_27830;
  wire [5:2]or_ln134_27_fu_7480_p3;
  wire [5:2]or_ln134_28_fu_7486_p3;
  wire [7:0]or_ln134_29_fu_7492_p3;
  wire [7:0]or_ln134_2_fu_2967_p3;
  wire [7:0]or_ln134_2_reg_27425;
  wire [7:2]or_ln134_30_fu_7498_p3;
  wire [7:0]or_ln134_31_fu_6524_p3;
  wire [7:1]or_ln134_32_fu_6530_p3;
  wire [7:0]or_ln134_33_fu_6536_p3;
  wire [4:2]or_ln134_34_fu_6542_p3;
  wire [5:2]or_ln134_35_fu_8612_p3;
  wire [5:2]or_ln134_36_fu_8618_p3;
  wire [7:2]or_ln134_37_fu_8624_p3;
  wire [7:0]or_ln134_38_fu_8630_p3;
  wire [7:1]or_ln134_39_fu_7656_p3;
  wire [7:0]or_ln134_3_fu_3561_p3;
  wire [7:0]or_ln134_3_reg_27599;
  wire [7:0]or_ln134_40_fu_7662_p3;
  wire [4:2]or_ln134_41_fu_7668_p3;
  wire [7:0]or_ln134_42_fu_7674_p3;
  wire [5:2]or_ln134_43_fu_9744_p3;
  wire [5:2]or_ln134_44_fu_9750_p3;
  wire [7:0]or_ln134_45_fu_9756_p3;
  wire [7:2]or_ln134_46_fu_9762_p3;
  wire [4:2]or_ln134_47_fu_8788_p3;
  wire [7:0]or_ln134_48_fu_8794_p3;
  wire [7:1]or_ln134_49_fu_8800_p3;
  wire [7:1]or_ln134_4_fu_2973_p3;
  wire [7:0]or_ln134_4_reg_27430;
  wire [7:0]or_ln134_50_fu_8806_p3;
  wire [7:0]or_ln134_51_fu_10876_p3;
  wire [7:2]or_ln134_52_fu_10882_p3;
  wire [5:2]or_ln134_53_fu_10888_p3;
  wire [5:2]or_ln134_54_fu_10894_p3;
  wire [7:1]or_ln134_55_fu_9920_p3;
  wire [7:0]or_ln134_56_fu_9926_p3;
  wire [4:2]or_ln134_57_fu_9932_p3;
  wire [7:0]or_ln134_58_fu_9938_p3;
  wire [5:2]or_ln134_59_fu_12008_p3;
  wire [7:1]or_ln134_5_fu_3596_p3;
  wire [7:2]or_ln134_60_fu_12014_p3;
  wire [7:2]or_ln134_61_fu_12020_p3;
  wire [7:0]or_ln134_62_fu_12026_p3;
  wire [7:0]or_ln134_63_fu_11052_p3;
  wire [7:1]or_ln134_64_fu_11058_p3;
  wire [7:0]or_ln134_65_fu_11064_p3;
  wire [4:2]or_ln134_66_fu_11070_p3;
  wire [5:2]or_ln134_67_fu_13063_p3;
  wire [5:2]or_ln134_68_fu_13069_p3;
  wire [7:0]or_ln134_69_fu_13075_p3;
  wire [7:0]or_ln134_6_fu_3178_p3;
  wire [7:0]or_ln134_6_reg_27478;
  wire [7:2]or_ln134_70_fu_13081_p3;
  wire [7:0]or_ln134_71_fu_12184_p3;
  wire [7:1]or_ln134_72_fu_12190_p3;
  wire [7:1]or_ln134_73_fu_12196_p3;
  wire [4:2]or_ln134_74_fu_12202_p3;
  wire [7:2]or_ln134_75_fu_13967_p3;
  wire [5:2]or_ln134_76_fu_13973_p3;
  wire [7:0]or_ln134_77_fu_13979_p3;
  wire [7:2]or_ln134_78_fu_13985_p3;
  wire [4:2]or_ln134_80_fu_13323_p3;
  wire [7:0]or_ln134_81_fu_13329_p3;
  wire [7:1]or_ln134_82_fu_13335_p3;
  wire [7:2]or_ln134_83_fu_15573_p3;
  wire [7:0]or_ln134_84_fu_15579_p3;
  wire [5:2]or_ln134_85_fu_15110_p3;
  wire [5:2]or_ln134_86_fu_15116_p3;
  wire [4:2]or_ln134_8_fu_3686_p3;
  wire [7:2]or_ln134_91_fu_16551_p3;
  wire [7:0]or_ln134_92_fu_16557_p3;
  wire [5:2]or_ln134_93_fu_16563_p3;
  wire [7:2]or_ln134_94_fu_16569_p3;
  wire [7:0]or_ln134_95_reg_29398;
  wire [4:2]or_ln134_96_reg_29409;
  wire [7:0]or_ln134_97_reg_29414;
  wire [7:1]or_ln134_98_reg_29419;
  wire [7:2]or_ln134_99_fu_17683_p3;
  wire [7:0]or_ln134_9_fu_3428_p3;
  wire [7:0]or_ln134_9_reg_27552;
  wire [7:0]or_ln134_s_fu_3434_p3;
  wire [7:0]or_ln134_s_reg_27557;
  wire [4:2]or_ln_fu_3184_p3;
  wire [7:0]or_ln_reg_27483;
  wire [7:0]p_1_in;
  wire p_21_in;
  wire [7:0]p_43_in;
  wire [7:0]p_45_in;
  wire [6:1]p_47_in;
  wire p_4_in;
  wire pt_ce01;
  wire pt_ce010;
  wire pt_ce011;
  wire pt_ce012;
  wire pt_ce014;
  wire pt_ce015;
  wire pt_ce01536_out;
  wire pt_ce04;
  wire [7:0]pt_load_10_reg_27359;
  wire [7:0]pt_load_11_reg_27395;
  wire [7:0]pt_load_1_reg_27205;
  wire [7:0]pt_load_2_reg_27236;
  wire [7:0]pt_load_3_reg_27267;
  wire [7:0]pt_load_8_reg_27298;
  wire [7:0]pt_load_9_reg_27329;
  wire [7:0]pt_load_reg_27190;
  wire [7:0]pt_load_reg_27190_pp0_iter1_reg;
  wire [7:0]pt_q0;
  wire [7:0]q1_reg;
  wire [7:0]q2_reg;
  wire [7:0]reg_2100;
  wire reg_21000;
  wire [7:0]reg_2104;
  wire reg_210431_out;
  wire [7:0]reg_2110;
  wire reg_21101;
  wire reg_2110122_out;
  wire reg_21105;
  wire [7:0]reg_2116;
  wire reg_21161;
  wire reg_2116117_out;
  wire reg_2116118_out;
  wire reg_2116119_out;
  wire reg_21162;
  wire reg_21163;
  wire [7:0]reg_2123;
  wire reg_21231;
  wire reg_2123115_out;
  wire reg_2123116_out;
  wire reg_2130;
  wire reg_21301;
  wire reg_21302;
  wire \reg_2130_reg_n_0_[0] ;
  wire \reg_2130_reg_n_0_[1] ;
  wire \reg_2130_reg_n_0_[2] ;
  wire \reg_2130_reg_n_0_[3] ;
  wire \reg_2130_reg_n_0_[4] ;
  wire \reg_2130_reg_n_0_[5] ;
  wire \reg_2130_reg_n_0_[6] ;
  wire \reg_2130_reg_n_0_[7] ;
  wire reg_2138;
  wire reg_21381;
  wire reg_2138112_out;
  wire \reg_2138_reg_n_0_[0] ;
  wire \reg_2138_reg_n_0_[1] ;
  wire \reg_2138_reg_n_0_[2] ;
  wire \reg_2138_reg_n_0_[3] ;
  wire \reg_2138_reg_n_0_[4] ;
  wire \reg_2138_reg_n_0_[5] ;
  wire \reg_2138_reg_n_0_[6] ;
  wire \reg_2138_reg_n_0_[7] ;
  wire reg_2146;
  wire reg_21461;
  wire reg_2146111_out;
  wire \reg_2146[7]_i_5_n_0 ;
  wire \reg_2146_reg_n_0_[0] ;
  wire \reg_2146_reg_n_0_[1] ;
  wire \reg_2146_reg_n_0_[2] ;
  wire \reg_2146_reg_n_0_[3] ;
  wire \reg_2146_reg_n_0_[4] ;
  wire \reg_2146_reg_n_0_[5] ;
  wire \reg_2146_reg_n_0_[6] ;
  wire \reg_2146_reg_n_0_[7] ;
  wire [7:0]reg_2155;
  wire reg_21551;
  wire reg_215518_out;
  wire \reg_2155[7]_i_1_n_0 ;
  wire \reg_2163[7]_i_1_n_0 ;
  wire \reg_2163_reg_n_0_[0] ;
  wire \reg_2163_reg_n_0_[1] ;
  wire \reg_2163_reg_n_0_[2] ;
  wire \reg_2163_reg_n_0_[3] ;
  wire \reg_2163_reg_n_0_[4] ;
  wire \reg_2163_reg_n_0_[5] ;
  wire \reg_2163_reg_n_0_[6] ;
  wire \reg_2163_reg_n_0_[7] ;
  wire reg_2170;
  wire reg_217016_out;
  wire reg_217017_out;
  wire \reg_2170_reg_n_0_[0] ;
  wire \reg_2170_reg_n_0_[1] ;
  wire \reg_2170_reg_n_0_[2] ;
  wire \reg_2170_reg_n_0_[3] ;
  wire \reg_2170_reg_n_0_[4] ;
  wire \reg_2170_reg_n_0_[5] ;
  wire \reg_2170_reg_n_0_[6] ;
  wire \reg_2170_reg_n_0_[7] ;
  wire [7:0]reg_2178;
  wire \reg_2178[7]_i_1_n_0 ;
  wire [7:0]reg_2185;
  wire \reg_2185[7]_i_1_n_0 ;
  wire [7:0]reg_2191;
  wire \reg_2191[7]_i_1_n_0 ;
  wire [7:0]reg_2197;
  wire reg_21971;
  wire \reg_2197[7]_i_1_n_0 ;
  wire \reg_2197[7]_i_4_n_0 ;
  wire [7:0]reg_2202;
  wire reg_22021;
  wire \reg_2202[7]_i_1_n_0 ;
  wire [7:0]reg_2207;
  wire reg_22070;
  wire [7:0]reg_2211;
  wire \reg_2211[7]_i_1_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]x_assign_100_reg_29005;
  wire [7:0]x_assign_102_reg_29021;
  wire [7:0]x_assign_103_reg_29027;
  wire [4:2]x_assign_104_fu_12589_p3;
  wire [3:0]x_assign_105_reg_29043;
  wire [7:0]x_assign_108_reg_28885;
  wire [3:1]x_assign_109_reg_28891;
  wire [7:1]x_assign_110_reg_28907;
  wire [7:1]x_assign_111_reg_28923;
  wire [7:0]x_assign_112_reg_29166;
  wire [7:0]x_assign_114_reg_29182;
  wire [7:0]x_assign_115_reg_29188;
  wire [4:2]x_assign_116_fu_13691_p3;
  wire [3:0]x_assign_117_reg_29204;
  wire [4:2]x_assign_118_fu_13809_p3;
  wire [4:2]x_assign_119_fu_13885_p3;
  wire [7:1]x_assign_120_reg_29074;
  wire [7:0]x_assign_122_reg_29080;
  wire [3:1]x_assign_123_reg_29096;
  wire [7:0]x_assign_124_reg_29299;
  wire [7:0]x_assign_126_reg_29315;
  wire [3:0]x_assign_127_reg_29367;
  wire [7:0]x_assign_129_reg_29321;
  wire [3:1]x_assign_12_reg_27531;
  wire [7:0]x_assign_136_reg_29486;
  wire [7:0]x_assign_138_reg_29502;
  wire [3:0]x_assign_139_reg_29508;
  wire [7:1]x_assign_13_reg_27573;
  wire [7:0]x_assign_141_reg_29524;
  wire [7:1]x_assign_144_reg_29392;
  wire [7:0]x_assign_146_reg_29403;
  wire [7:0]x_assign_148_reg_29674;
  wire [3:0]x_assign_150_reg_29690;
  wire [3:0]x_assign_151_reg_29696;
  wire [7:0]x_assign_153_reg_29712;
  wire [7:1]x_assign_156_reg_29550;
  wire [7:1]x_assign_157_reg_29556;
  wire [7:0]x_assign_158_reg_29572;
  wire [3:1]x_assign_159_reg_29588;
  wire [7:0]x_assign_15_reg_27499;
  wire [7:0]x_assign_160_reg_29862;
  wire [7:0]x_assign_162_reg_29878;
  wire [3:0]x_assign_163_reg_29884;
  wire [7:0]x_assign_165_reg_29900;
  wire [7:1]x_assign_168_reg_29738;
  wire [7:0]x_assign_169_reg_29744;
  wire [7:0]x_assign_16_reg_27701;
  wire [7:0]x_assign_170_reg_29760;
  wire [3:1]x_assign_171_reg_29776;
  wire [3:0]x_assign_172_reg_30050;
  wire [7:0]x_assign_174_reg_30066;
  wire [7:0]x_assign_175_reg_30072;
  wire [7:0]x_assign_177_reg_30088;
  wire [7:1]x_assign_180_reg_29926;
  wire [7:1]x_assign_181_reg_29932;
  wire [7:0]x_assign_182_reg_29948;
  wire [3:1]x_assign_183_reg_29964;
  wire [3:0]x_assign_184_reg_30238;
  wire [7:0]x_assign_186_reg_30254;
  wire [7:0]x_assign_187_reg_30260;
  wire [7:0]x_assign_189_reg_30276;
  wire [7:0]x_assign_18_reg_27746;
  wire [7:0]x_assign_192_reg_30114;
  wire [3:1]x_assign_193_reg_30120;
  wire [7:1]x_assign_194_reg_30136;
  wire [3:1]x_assign_195_reg_30152;
  wire [3:0]x_assign_196_reg_30426;
  wire [7:0]x_assign_198_reg_30442;
  wire [7:0]x_assign_199_reg_30448;
  wire [3:0]x_assign_19_reg_27782;
  wire [7:1]x_assign_1_reg_27308;
  wire [7:0]x_assign_201_reg_30464;
  wire [7:0]x_assign_204_reg_30302;
  wire [3:1]x_assign_205_reg_30308;
  wire [7:1]x_assign_206_reg_30324;
  wire [3:1]x_assign_207_reg_30340;
  wire [7:0]x_assign_208_reg_30610;
  wire [7:0]x_assign_210_reg_30626;
  wire [7:0]x_assign_211_reg_30632;
  wire [3:0]x_assign_213_reg_30648;
  wire [7:0]x_assign_216_reg_30490;
  wire [3:1]x_assign_217_reg_30496;
  wire [7:1]x_assign_218_reg_30512;
  wire [7:1]x_assign_219_reg_30528;
  wire [7:0]x_assign_21_reg_27655;
  wire [7:0]x_assign_220_reg_30767;
  wire [7:0]x_assign_222_reg_30783;
  wire [7:0]x_assign_223_reg_30789;
  wire [3:0]x_assign_225_reg_30805;
  wire [7:1]x_assign_228_reg_30674;
  wire [7:1]x_assign_229_reg_30680;
  wire [7:1]x_assign_231_reg_30696;
  wire [7:0]x_assign_232_reg_30901;
  wire [7:0]x_assign_234_reg_30917;
  wire [7:0]x_assign_235_reg_30959;
  wire [7:0]x_assign_237_reg_30923;
  wire [7:1]x_assign_240_reg_31001;
  wire [7:1]x_assign_243_reg_31007;
  wire [7:0]x_assign_244_reg_31087;
  wire [7:0]x_assign_246_reg_31103;
  wire [7:0]x_assign_247_reg_31109;
  wire [7:0]x_assign_249_reg_31125;
  wire [7:1]x_assign_252_reg_31193;
  wire [7:1]x_assign_254_reg_31199;
  wire [7:1]x_assign_255_reg_31215;
  wire [7:0]x_assign_258_reg_31312;
  wire [7:0]x_assign_259_reg_31318;
  wire [3:0]x_assign_28_reg_27897;
  wire [3:1]x_assign_2_reg_27220;
  wire [7:0]x_assign_30_reg_27909;
  wire [7:0]x_assign_31_reg_27915;
  wire [7:0]x_assign_33_reg_27927;
  wire [7:1]x_assign_36_reg_27803;
  wire [4:2]x_assign_38_fu_5142_p3;
  wire [7:0]x_assign_38_reg_27814;
  wire [7:0]x_assign_40_reg_28069;
  wire [7:0]x_assign_42_reg_28085;
  wire [7:0]x_assign_43_reg_28091;
  wire [3:0]x_assign_45_reg_28107;
  wire [7:0]x_assign_48_reg_27945;
  wire [3:1]x_assign_49_reg_27951;
  wire [4:2]x_assign_4_fu_2791_p3;
  wire [7:1]x_assign_50_reg_27967;
  wire [3:1]x_assign_51_reg_27983;
  wire [7:0]x_assign_52_reg_28257;
  wire [3:0]x_assign_54_reg_28273;
  wire [7:0]x_assign_55_reg_28279;
  wire [7:0]x_assign_57_reg_28295;
  wire [3:0]x_assign_5_reg_27405;
  wire [4:2]x_assign_60_fu_7210_p3;
  wire [3:1]x_assign_60_reg_28133;
  wire [7:1]x_assign_61_reg_28139;
  wire [3:1]x_assign_62_reg_28155;
  wire [7:0]x_assign_63_reg_28171;
  wire [7:0]x_assign_64_reg_28445;
  wire [7:0]x_assign_66_reg_28461;
  wire [7:0]x_assign_67_reg_28467;
  wire [3:0]x_assign_69_reg_28483;
  wire [3:1]x_assign_6_reg_27282;
  wire [3:1]x_assign_72_reg_28321;
  wire [7:0]x_assign_73_reg_28327;
  wire [3:1]x_assign_74_reg_28343;
  wire [7:1]x_assign_75_reg_28359;
  wire [3:0]x_assign_76_reg_28633;
  wire [7:0]x_assign_78_reg_28649;
  wire [7:0]x_assign_79_reg_28655;
  wire [7:0]x_assign_81_reg_28671;
  wire [3:1]x_assign_84_reg_28509;
  wire [7:1]x_assign_85_reg_28515;
  wire [3:1]x_assign_86_reg_28531;
  wire [7:0]x_assign_87_reg_28547;
  wire [7:0]x_assign_88_reg_28821;
  wire [3:0]x_assign_90_reg_28837;
  wire [7:0]x_assign_91_reg_28843;
  wire [7:0]x_assign_93_reg_28859;
  wire [7:0]x_assign_96_reg_28697;
  wire [3:1]x_assign_97_reg_28703;
  wire [7:1]x_assign_98_reg_28719;
  wire [3:1]x_assign_99_reg_28735;
  wire [7:0]x_assign_9_reg_27344;
  wire [7:0]x_assign_s_reg_27251;
  wire [7:0]xor_ln124_1058_fu_26810_p2;
  wire [7:0]xor_ln124_1058_reg_31301;
  wire [7:0]xor_ln124_108_fu_8834_p2;
  wire [7:0]xor_ln124_108_reg_28405;
  wire \xor_ln124_108_reg_28405[0]_i_2_n_0 ;
  wire \xor_ln124_108_reg_28405[1]_i_2_n_0 ;
  wire \xor_ln124_108_reg_28405[3]_i_2_n_0 ;
  wire \xor_ln124_108_reg_28405[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_109_fu_8862_p2;
  wire [7:0]xor_ln124_109_reg_28410;
  wire \xor_ln124_109_reg_28410[2]_i_2_n_0 ;
  wire \xor_ln124_109_reg_28410[3]_i_2_n_0 ;
  wire \xor_ln124_109_reg_28410[4]_i_2_n_0 ;
  wire \xor_ln124_109_reg_28410[5]_i_2_n_0 ;
  wire \xor_ln124_109_reg_28410[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_110_fu_8890_p2;
  wire [7:0]xor_ln124_110_reg_28415;
  wire \xor_ln124_110_reg_28415[0]_i_2_n_0 ;
  wire \xor_ln124_110_reg_28415[2]_i_2_n_0 ;
  wire \xor_ln124_110_reg_28415[3]_i_2_n_0 ;
  wire \xor_ln124_110_reg_28415[4]_i_2_n_0 ;
  wire \xor_ln124_110_reg_28415[5]_i_2_n_0 ;
  wire \xor_ln124_110_reg_28415[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_111_fu_8918_p2;
  wire [7:0]xor_ln124_111_reg_28420;
  wire \xor_ln124_111_reg_28420[1]_i_2_n_0 ;
  wire \xor_ln124_111_reg_28420[2]_i_2_n_0 ;
  wire \xor_ln124_111_reg_28420[3]_i_2_n_0 ;
  wire \xor_ln124_111_reg_28420[6]_i_2_n_0 ;
  wire \xor_ln124_111_reg_28420[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_11_fu_3162_p2;
  wire [7:0]xor_ln124_11_reg_27462;
  wire [7:0]xor_ln124_124_fu_9966_p2;
  wire [7:0]xor_ln124_124_reg_28593;
  wire \xor_ln124_124_reg_28593[4]_i_2_n_0 ;
  wire \xor_ln124_124_reg_28593[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_125_fu_9994_p2;
  wire [7:0]xor_ln124_125_reg_28598;
  wire \xor_ln124_125_reg_28598[0]_i_2_n_0 ;
  wire \xor_ln124_125_reg_28598[1]_i_2_n_0 ;
  wire \xor_ln124_125_reg_28598[3]_i_2_n_0 ;
  wire \xor_ln124_125_reg_28598[4]_i_2_n_0 ;
  wire \xor_ln124_125_reg_28598[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_126_fu_10022_p2;
  wire [7:0]xor_ln124_126_reg_28603;
  wire \xor_ln124_126_reg_28603[0]_i_2_n_0 ;
  wire \xor_ln124_126_reg_28603[4]_i_2_n_0 ;
  wire \xor_ln124_126_reg_28603[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_127_fu_10050_p2;
  wire [7:0]xor_ln124_127_reg_28608;
  wire \xor_ln124_127_reg_28608[1]_i_2_n_0 ;
  wire \xor_ln124_127_reg_28608[2]_i_2_n_0 ;
  wire \xor_ln124_127_reg_28608[5]_i_2_n_0 ;
  wire \xor_ln124_127_reg_28608[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_140_fu_11098_p2;
  wire [7:0]xor_ln124_140_reg_28781;
  wire \xor_ln124_140_reg_28781[0]_i_2_n_0 ;
  wire \xor_ln124_140_reg_28781[1]_i_2_n_0 ;
  wire \xor_ln124_140_reg_28781[2]_i_2_n_0 ;
  wire \xor_ln124_140_reg_28781[3]_i_2_n_0 ;
  wire \xor_ln124_140_reg_28781[5]_i_2_n_0 ;
  wire \xor_ln124_140_reg_28781[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_141_fu_11126_p2;
  wire [7:0]xor_ln124_141_reg_28786;
  wire \xor_ln124_141_reg_28786[1]_i_2_n_0 ;
  wire \xor_ln124_141_reg_28786[6]_i_2_n_0 ;
  wire \xor_ln124_141_reg_28786[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_142_fu_11154_p2;
  wire [7:0]xor_ln124_142_reg_28791;
  wire \xor_ln124_142_reg_28791[1]_i_2_n_0 ;
  wire \xor_ln124_142_reg_28791[3]_i_2_n_0 ;
  wire \xor_ln124_142_reg_28791[4]_i_2_n_0 ;
  wire \xor_ln124_142_reg_28791[5]_i_2_n_0 ;
  wire \xor_ln124_142_reg_28791[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_143_fu_11182_p2;
  wire [7:0]xor_ln124_143_reg_28796;
  wire \xor_ln124_143_reg_28796[0]_i_2_n_0 ;
  wire \xor_ln124_143_reg_28796[1]_i_2_n_0 ;
  wire \xor_ln124_143_reg_28796[4]_i_2_n_0 ;
  wire \xor_ln124_143_reg_28796[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_14_fu_3218_p2;
  wire [7:0]xor_ln124_14_reg_27488;
  wire [7:0]xor_ln124_156_fu_12230_p2;
  wire [7:0]xor_ln124_156_reg_28969;
  wire \xor_ln124_156_reg_28969[0]_i_2_n_0 ;
  wire \xor_ln124_156_reg_28969[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_157_fu_12258_p2;
  wire [7:0]xor_ln124_157_reg_28974;
  wire \xor_ln124_157_reg_28974[1]_i_2_n_0 ;
  wire \xor_ln124_157_reg_28974[3]_i_2_n_0 ;
  wire \xor_ln124_157_reg_28974[4]_i_2_n_0 ;
  wire \xor_ln124_157_reg_28974[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_158_fu_12286_p2;
  wire [7:0]xor_ln124_158_reg_28979;
  wire \xor_ln124_158_reg_28979[0]_i_2_n_0 ;
  wire \xor_ln124_158_reg_28979[1]_i_2_n_0 ;
  wire \xor_ln124_158_reg_28979[2]_i_2_n_0 ;
  wire \xor_ln124_158_reg_28979[3]_i_2_n_0 ;
  wire \xor_ln124_158_reg_28979[4]_i_2_n_0 ;
  wire \xor_ln124_158_reg_28979[5]_i_2_n_0 ;
  wire \xor_ln124_158_reg_28979[6]_i_2_n_0 ;
  wire \xor_ln124_158_reg_28979[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_159_fu_12314_p2;
  wire [7:0]xor_ln124_159_reg_28985;
  wire \xor_ln124_159_reg_28985[0]_i_2_n_0 ;
  wire \xor_ln124_159_reg_28985[3]_i_2_n_0 ;
  wire \xor_ln124_159_reg_28985[4]_i_2_n_0 ;
  wire \xor_ln124_159_reg_28985[5]_i_2_n_0 ;
  wire \xor_ln124_159_reg_28985[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_15_fu_3336_p2;
  wire [7:0]xor_ln124_15_reg_27520;
  wire [7:0]xor_ln124_167_fu_14093_p2;
  wire [7:0]xor_ln124_167_reg_29250;
  wire [7:0]xor_ln124_172_fu_13363_p2;
  wire [7:0]xor_ln124_172_reg_29142;
  wire \xor_ln124_172_reg_29142[0]_i_2_n_0 ;
  wire \xor_ln124_172_reg_29142[1]_i_2_n_0 ;
  wire \xor_ln124_172_reg_29142[2]_i_2_n_0 ;
  wire \xor_ln124_172_reg_29142[3]_i_3_n_0 ;
  wire \xor_ln124_172_reg_29142[4]_i_3_n_0 ;
  wire \xor_ln124_172_reg_29142[5]_i_2_n_0 ;
  wire \xor_ln124_172_reg_29142[6]_i_2_n_0 ;
  wire \xor_ln124_172_reg_29142[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_173_fu_13392_p2;
  wire [7:0]xor_ln124_173_reg_29148;
  wire \xor_ln124_173_reg_29148[2]_i_2_n_0 ;
  wire \xor_ln124_173_reg_29148[3]_i_2_n_0 ;
  wire \xor_ln124_173_reg_29148[4]_i_2_n_0 ;
  wire \xor_ln124_173_reg_29148[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_174_fu_13420_p2;
  wire [7:0]xor_ln124_174_reg_29154;
  wire [7:0]xor_ln124_175_fu_13449_p2;
  wire [7:0]xor_ln124_175_reg_29160;
  wire [7:0]xor_ln124_181_fu_15144_p2;
  wire [7:0]xor_ln124_181_reg_29382;
  wire \xor_ln124_181_reg_29382[2]_i_2_n_0 ;
  wire \xor_ln124_181_reg_29382[3]_i_2_n_0 ;
  wire \xor_ln124_181_reg_29382[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_183_fu_15171_p2;
  wire [7:0]xor_ln124_183_reg_29387;
  wire [7:0]xor_ln124_188_fu_14492_p2;
  wire [7:0]xor_ln124_188_reg_29270;
  wire [7:0]xor_ln124_189_fu_14522_p2;
  wire [7:0]xor_ln124_189_reg_29276;
  wire [7:0]xor_ln124_190_fu_14552_p2;
  wire [7:0]xor_ln124_190_reg_29282;
  wire [7:0]xor_ln124_191_fu_14582_p2;
  wire [7:0]xor_ln124_191_reg_29288;
  wire [7:0]xor_ln124_204_fu_15701_p2;
  wire [7:0]xor_ln124_204_reg_29456;
  wire \xor_ln124_204_reg_29456[0]_i_2_n_0 ;
  wire \xor_ln124_204_reg_29456[3]_i_2_n_0 ;
  wire \xor_ln124_204_reg_29456[4]_i_2_n_0 ;
  wire \xor_ln124_204_reg_29456[5]_i_2_n_0 ;
  wire \xor_ln124_204_reg_29456[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_205_fu_15537_p2;
  wire [7:0]xor_ln124_205_reg_29424;
  wire [7:0]xor_ln124_206_fu_15727_p2;
  wire [7:0]xor_ln124_206_reg_29461;
  wire \xor_ln124_206_reg_29461[1]_i_2_n_0 ;
  wire \xor_ln124_206_reg_29461[2]_i_2_n_0 ;
  wire \xor_ln124_206_reg_29461[3]_i_2_n_0 ;
  wire \xor_ln124_206_reg_29461[5]_i_2_n_0 ;
  wire \xor_ln124_206_reg_29461[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_207_fu_15567_p2;
  wire [7:0]xor_ln124_207_reg_29430;
  wire [7:0]xor_ln124_20_fu_3463_p2;
  wire [7:0]xor_ln124_20_reg_27562;
  wire [5:0]xor_ln124_212_fu_17728_p2;
  wire [7:0]xor_ln124_21_fu_3590_p2;
  wire [7:0]xor_ln124_21_reg_27604;
  wire [7:0]xor_ln124_220_fu_16773_p2;
  wire [7:0]xor_ln124_220_reg_29634;
  wire \xor_ln124_220_reg_29634[0]_i_2_n_0 ;
  wire \xor_ln124_220_reg_29634[2]_i_2_n_0 ;
  wire \xor_ln124_220_reg_29634[3]_i_2_n_0 ;
  wire \xor_ln124_220_reg_29634[5]_i_2_n_0 ;
  wire \xor_ln124_220_reg_29634[6]_i_2_n_0 ;
  wire \xor_ln124_220_reg_29634[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_221_fu_16801_p2;
  wire [7:0]xor_ln124_221_reg_29639;
  wire \xor_ln124_221_reg_29639[3]_i_2_n_0 ;
  wire \xor_ln124_221_reg_29639[4]_i_2_n_0 ;
  wire \xor_ln124_221_reg_29639[5]_i_2_n_0 ;
  wire \xor_ln124_221_reg_29639[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_222_fu_16829_p2;
  wire [7:0]xor_ln124_222_reg_29644;
  wire \xor_ln124_222_reg_29644[2]_i_2_n_0 ;
  wire \xor_ln124_222_reg_29644[3]_i_2_n_0 ;
  wire \xor_ln124_222_reg_29644[4]_i_2_n_0 ;
  wire \xor_ln124_222_reg_29644[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_223_fu_16857_p2;
  wire [7:0]xor_ln124_223_reg_29649;
  wire \xor_ln124_223_reg_29649[0]_i_2_n_0 ;
  wire \xor_ln124_223_reg_29649[2]_i_2_n_0 ;
  wire \xor_ln124_223_reg_29649[3]_i_2_n_0 ;
  wire \xor_ln124_223_reg_29649[4]_i_2_n_0 ;
  wire \xor_ln124_223_reg_29649[5]_i_2_n_0 ;
  wire \xor_ln124_223_reg_29649[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_22_fu_3839_p2;
  wire [7:0]xor_ln124_22_reg_27644;
  wire [7:0]xor_ln124_236_fu_17905_p2;
  wire [7:0]xor_ln124_236_reg_29822;
  wire \xor_ln124_236_reg_29822[2]_i_2_n_0 ;
  wire [7:0]xor_ln124_237_fu_17933_p2;
  wire [7:0]xor_ln124_237_reg_29827;
  wire \xor_ln124_237_reg_29827[0]_i_2_n_0 ;
  wire \xor_ln124_237_reg_29827[1]_i_2_n_0 ;
  wire \xor_ln124_237_reg_29827[2]_i_2_n_0 ;
  wire \xor_ln124_237_reg_29827[4]_i_2_n_0 ;
  wire \xor_ln124_237_reg_29827[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_238_fu_17961_p2;
  wire [7:0]xor_ln124_238_reg_29832;
  wire \xor_ln124_238_reg_29832[0]_i_2_n_0 ;
  wire \xor_ln124_238_reg_29832[2]_i_2_n_0 ;
  wire \xor_ln124_238_reg_29832[3]_i_2_n_0 ;
  wire \xor_ln124_238_reg_29832[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_239_fu_17989_p2;
  wire [7:0]xor_ln124_239_reg_29837;
  wire \xor_ln124_239_reg_29837[0]_i_2_n_0 ;
  wire \xor_ln124_239_reg_29837[1]_i_2_n_0 ;
  wire \xor_ln124_239_reg_29837[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_23_fu_4034_p2;
  wire [7:0]xor_ln124_23_reg_27691;
  wire [7:0]xor_ln124_252_fu_19037_p2;
  wire [7:0]xor_ln124_252_reg_30010;
  wire \xor_ln124_252_reg_30010[0]_i_2_n_0 ;
  wire \xor_ln124_252_reg_30010[1]_i_2_n_0 ;
  wire \xor_ln124_252_reg_30010[3]_i_2_n_0 ;
  wire \xor_ln124_252_reg_30010[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_253_fu_19065_p2;
  wire [7:0]xor_ln124_253_reg_30015;
  wire \xor_ln124_253_reg_30015[0]_i_2_n_0 ;
  wire \xor_ln124_253_reg_30015[2]_i_2_n_0 ;
  wire \xor_ln124_253_reg_30015[3]_i_2_n_0 ;
  wire \xor_ln124_253_reg_30015[4]_i_2_n_0 ;
  wire \xor_ln124_253_reg_30015[5]_i_2_n_0 ;
  wire \xor_ln124_253_reg_30015[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_254_fu_19093_p2;
  wire [7:0]xor_ln124_254_reg_30020;
  wire \xor_ln124_254_reg_30020[0]_i_2_n_0 ;
  wire \xor_ln124_254_reg_30020[1]_i_2_n_0 ;
  wire \xor_ln124_254_reg_30020[2]_i_2_n_0 ;
  wire \xor_ln124_254_reg_30020[3]_i_2_n_0 ;
  wire \xor_ln124_254_reg_30020[4]_i_2_n_0 ;
  wire \xor_ln124_254_reg_30020[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_255_fu_19121_p2;
  wire [7:0]xor_ln124_255_reg_30025;
  wire \xor_ln124_255_reg_30025[1]_i_2_n_0 ;
  wire \xor_ln124_255_reg_30025[3]_i_2_n_0 ;
  wire \xor_ln124_255_reg_30025[5]_i_2_n_0 ;
  wire \xor_ln124_255_reg_30025[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_268_fu_20169_p2;
  wire [7:0]xor_ln124_268_reg_30198;
  wire \xor_ln124_268_reg_30198[0]_i_2_n_0 ;
  wire \xor_ln124_268_reg_30198[1]_i_2_n_0 ;
  wire \xor_ln124_268_reg_30198[2]_i_2_n_0 ;
  wire \xor_ln124_268_reg_30198[4]_i_2_n_0 ;
  wire \xor_ln124_268_reg_30198[5]_i_2_n_0 ;
  wire \xor_ln124_268_reg_30198[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_269_fu_20197_p2;
  wire [7:0]xor_ln124_269_reg_30203;
  wire \xor_ln124_269_reg_30203[0]_i_2_n_0 ;
  wire \xor_ln124_269_reg_30203[2]_i_2_n_0 ;
  wire \xor_ln124_269_reg_30203[3]_i_2_n_0 ;
  wire \xor_ln124_269_reg_30203[5]_i_2_n_0 ;
  wire \xor_ln124_269_reg_30203[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_270_fu_20225_p2;
  wire [7:0]xor_ln124_270_reg_30208;
  wire \xor_ln124_270_reg_30208[0]_i_2_n_0 ;
  wire \xor_ln124_270_reg_30208[2]_i_2_n_0 ;
  wire \xor_ln124_270_reg_30208[5]_i_2_n_0 ;
  wire \xor_ln124_270_reg_30208[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_271_fu_20253_p2;
  wire [7:0]xor_ln124_271_reg_30213;
  wire \xor_ln124_271_reg_30213[2]_i_2_n_0 ;
  wire \xor_ln124_271_reg_30213[4]_i_2_n_0 ;
  wire \xor_ln124_271_reg_30213[5]_i_2_n_0 ;
  wire \xor_ln124_271_reg_30213[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_284_fu_21301_p2;
  wire [7:0]xor_ln124_284_reg_30386;
  wire \xor_ln124_284_reg_30386[1]_i_2_n_0 ;
  wire \xor_ln124_284_reg_30386[4]_i_2_n_0 ;
  wire \xor_ln124_284_reg_30386[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_285_fu_21329_p2;
  wire [7:0]xor_ln124_285_reg_30391;
  wire \xor_ln124_285_reg_30391[1]_i_2_n_0 ;
  wire \xor_ln124_285_reg_30391[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_286_fu_21357_p2;
  wire [7:0]xor_ln124_286_reg_30396;
  wire \xor_ln124_286_reg_30396[0]_i_2_n_0 ;
  wire \xor_ln124_286_reg_30396[1]_i_2_n_0 ;
  wire \xor_ln124_286_reg_30396[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_287_fu_21385_p2;
  wire [7:0]xor_ln124_287_reg_30401;
  wire \xor_ln124_287_reg_30401[1]_i_2_n_0 ;
  wire \xor_ln124_287_reg_30401[2]_i_2_n_0 ;
  wire \xor_ln124_287_reg_30401[3]_i_2_n_0 ;
  wire \xor_ln124_287_reg_30401[6]_i_2_n_0 ;
  wire \xor_ln124_287_reg_30401[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_28_fu_3720_p2;
  wire [7:0]xor_ln124_28_reg_27610;
  wire [7:0]xor_ln124_292_fu_23301_p2;
  wire [7:0]xor_ln124_292_reg_30722;
  wire [7:0]xor_ln124_293_fu_23328_p2;
  wire [7:0]xor_ln124_293_reg_30727;
  wire [7:0]xor_ln124_294_fu_23355_p2;
  wire [7:0]xor_ln124_294_reg_30732;
  wire [7:0]xor_ln124_295_fu_23382_p2;
  wire [7:0]xor_ln124_295_reg_30737;
  wire [7:0]xor_ln124_29_fu_3747_p2;
  wire [7:0]xor_ln124_29_reg_27616;
  wire \xor_ln124_29_reg_27616[2]_i_2_n_0 ;
  wire \xor_ln124_29_reg_27616[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_300_fu_22433_p2;
  wire [7:0]xor_ln124_300_reg_30574;
  wire \xor_ln124_300_reg_30574[0]_i_2_n_0 ;
  wire \xor_ln124_300_reg_30574[6]_i_2_n_0 ;
  wire \xor_ln124_300_reg_30574[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_301_fu_22461_p2;
  wire [7:0]xor_ln124_301_reg_30579;
  wire \xor_ln124_301_reg_30579[1]_i_2_n_0 ;
  wire \xor_ln124_301_reg_30579[2]_i_2_n_0 ;
  wire \xor_ln124_301_reg_30579[4]_i_2_n_0 ;
  wire \xor_ln124_301_reg_30579[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_302_fu_22489_p2;
  wire [7:0]xor_ln124_302_reg_30584;
  wire \xor_ln124_302_reg_30584[2]_i_2_n_0 ;
  wire \xor_ln124_302_reg_30584[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_303_fu_22517_p2;
  wire [7:0]xor_ln124_303_reg_30589;
  wire \xor_ln124_303_reg_30589[0]_i_2_n_0 ;
  wire \xor_ln124_303_reg_30589[1]_i_2_n_0 ;
  wire \xor_ln124_303_reg_30589[2]_i_2_n_0 ;
  wire \xor_ln124_303_reg_30589[3]_i_2_n_0 ;
  wire \xor_ln124_303_reg_30589[4]_i_2_n_0 ;
  wire \xor_ln124_303_reg_30589[5]_i_2_n_0 ;
  wire \xor_ln124_303_reg_30589[6]_i_2_n_0 ;
  wire \xor_ln124_303_reg_30589[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_308_fu_24171_p2;
  wire [7:0]xor_ln124_308_reg_30855;
  wire [7:0]xor_ln124_309_fu_24198_p2;
  wire [7:0]xor_ln124_309_reg_30860;
  wire [7:0]xor_ln124_30_fu_3775_p2;
  wire [7:0]xor_ln124_30_reg_27622;
  wire \xor_ln124_30_reg_27622[2]_i_2_n_0 ;
  wire \xor_ln124_30_reg_27622[3]_i_2_n_0 ;
  wire \xor_ln124_30_reg_27622[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_310_fu_24225_p2;
  wire [7:0]xor_ln124_310_reg_30865;
  wire [7:0]xor_ln124_311_fu_24252_p2;
  wire [7:0]xor_ln124_311_reg_30870;
  wire [7:0]xor_ln124_316_fu_24038_p2;
  wire [7:0]xor_ln124_316_reg_30831;
  wire \xor_ln124_316_reg_30831[3]_i_2_n_0 ;
  wire \xor_ln124_316_reg_30831[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_317_fu_24065_p2;
  wire [7:0]xor_ln124_317_reg_30837;
  wire [7:0]xor_ln124_318_fu_24093_p2;
  wire [7:0]xor_ln124_318_reg_30843;
  wire [7:0]xor_ln124_319_fu_24120_p2;
  wire [7:0]xor_ln124_319_reg_30849;
  wire [7:0]xor_ln124_31_fu_3802_p2;
  wire [7:0]xor_ln124_31_reg_27628;
  wire [7:0]xor_ln124_324_fu_25065_p2;
  wire [7:0]xor_ln124_324_reg_31033;
  wire [7:0]xor_ln124_325_fu_24827_p2;
  wire [7:0]xor_ln124_325_reg_30974;
  wire [7:0]xor_ln124_326_fu_25091_p2;
  wire [7:0]xor_ln124_326_reg_31038;
  wire [7:0]xor_ln124_327_fu_24854_p2;
  wire [7:0]xor_ln124_327_reg_30980;
  wire [7:0]xor_ln124_332_fu_25299_p2;
  wire [7:0]xor_ln124_332_reg_31043;
  wire [7:0]xor_ln124_333_fu_25326_p2;
  wire [7:0]xor_ln124_333_reg_31049;
  wire [7:0]xor_ln124_334_fu_25354_p2;
  wire [7:0]xor_ln124_334_reg_31055;
  wire [7:0]xor_ln124_335_fu_25382_p2;
  wire [7:0]xor_ln124_335_reg_31061;
  wire [7:0]xor_ln124_340_fu_25977_p2;
  wire [7:0]xor_ln124_340_reg_31166;
  wire [7:0]xor_ln124_341_fu_26004_p2;
  wire [7:0]xor_ln124_341_reg_31171;
  wire [7:0]xor_ln124_342_fu_26031_p2;
  wire [7:0]xor_ln124_342_reg_31176;
  wire [7:0]xor_ln124_343_fu_26058_p2;
  wire [7:0]xor_ln124_343_reg_31182;
  wire [7:0]xor_ln124_360_fu_26709_p2;
  wire [7:0]xor_ln124_360_reg_31281;
  wire [7:0]xor_ln124_361_fu_26737_p2;
  wire [7:0]xor_ln124_361_reg_31286;
  wire [7:0]xor_ln124_362_fu_26770_p2;
  wire [7:0]xor_ln124_362_reg_31291;
  wire [7:0]xor_ln124_363_fu_26804_p2;
  wire [7:0]xor_ln124_363_reg_31296;
  wire [7:0]xor_ln124_364_fu_27103_p2;
  wire [7:0]xor_ln124_364_reg_31344;
  wire [7:0]xor_ln124_365_fu_27136_p2;
  wire [7:0]xor_ln124_365_reg_31349;
  wire [7:0]xor_ln124_366_fu_27158_p2;
  wire [7:0]xor_ln124_366_reg_31354;
  wire [7:0]xor_ln124_367_fu_27179_p2;
  wire [7:0]xor_ln124_367_reg_31359;
  wire [5:1]xor_ln124_36_fu_5404_p2;
  wire [7:0]xor_ln124_37_fu_4949_p2;
  wire [7:0]xor_ln124_37_reg_27793;
  wire [6:0]xor_ln124_38_fu_5430_p2;
  wire [7:0]xor_ln124_39_fu_4976_p2;
  wire [7:0]xor_ln124_39_reg_27798;
  wire [7:0]xor_ln124_42_fu_3131_p2;
  wire [7:0]xor_ln124_42_reg_27451;
  wire [7:0]xor_ln124_44_fu_4527_p2;
  wire [7:0]xor_ln124_44_reg_27717;
  wire [7:0]xor_ln124_45_fu_4556_p2;
  wire [7:0]xor_ln124_45_reg_27723;
  wire [7:0]xor_ln124_46_fu_4585_p2;
  wire [7:0]xor_ln124_46_reg_27729;
  wire [7:0]xor_ln124_47_fu_4615_p2;
  wire [7:0]xor_ln124_47_reg_27735;
  wire [7:0]xor_ln124_5_fu_3007_p2;
  wire [7:0]xor_ln124_5_reg_27435;
  wire [7:0]xor_ln124_60_fu_5498_p2;
  wire [7:0]xor_ln124_60_reg_27867;
  wire \xor_ln124_60_reg_27867[3]_i_2_n_0 ;
  wire \xor_ln124_60_reg_27867[4]_i_2_n_0 ;
  wire \xor_ln124_60_reg_27867[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_61_fu_5342_p2;
  wire [7:0]xor_ln124_61_reg_27835;
  wire [7:0]xor_ln124_62_fu_5524_p2;
  wire [7:0]xor_ln124_62_reg_27872;
  wire \xor_ln124_62_reg_27872[0]_i_2_n_0 ;
  wire \xor_ln124_62_reg_27872[2]_i_2_n_0 ;
  wire \xor_ln124_62_reg_27872[4]_i_2_n_0 ;
  wire \xor_ln124_62_reg_27872[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_63_fu_5372_p2;
  wire [7:0]xor_ln124_63_reg_27841;
  wire [7:0]xor_ln124_64_fu_2833_p2;
  wire [7:0]xor_ln124_64_reg_27384;
  wire [7:0]xor_ln124_76_fu_6570_p2;
  wire [7:0]xor_ln124_76_reg_28029;
  wire \xor_ln124_76_reg_28029[0]_i_2_n_0 ;
  wire \xor_ln124_76_reg_28029[1]_i_2_n_0 ;
  wire \xor_ln124_76_reg_28029[2]_i_2_n_0 ;
  wire \xor_ln124_76_reg_28029[4]_i_2_n_0 ;
  wire \xor_ln124_76_reg_28029[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_77_fu_6598_p2;
  wire [7:0]xor_ln124_77_reg_28034;
  wire \xor_ln124_77_reg_28034[0]_i_2_n_0 ;
  wire \xor_ln124_77_reg_28034[2]_i_2_n_0 ;
  wire \xor_ln124_77_reg_28034[4]_i_2_n_0 ;
  wire \xor_ln124_77_reg_28034[5]_i_2_n_0 ;
  wire \xor_ln124_77_reg_28034[6]_i_2_n_0 ;
  wire \xor_ln124_77_reg_28034[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_78_fu_6626_p2;
  wire [7:0]xor_ln124_78_reg_28039;
  wire \xor_ln124_78_reg_28039[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_79_fu_6654_p2;
  wire [7:0]xor_ln124_79_reg_28044;
  wire \xor_ln124_79_reg_28044[1]_i_2_n_0 ;
  wire \xor_ln124_79_reg_28044[4]_i_2_n_0 ;
  wire \xor_ln124_79_reg_28044[6]_i_2_n_0 ;
  wire \xor_ln124_79_reg_28044[7]_i_2_n_0 ;
  wire [7:0]xor_ln124_92_fu_7702_p2;
  wire [7:0]xor_ln124_92_reg_28217;
  wire \xor_ln124_92_reg_28217[3]_i_2_n_0 ;
  wire \xor_ln124_92_reg_28217[4]_i_2_n_0 ;
  wire \xor_ln124_92_reg_28217[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_93_fu_7730_p2;
  wire [7:0]xor_ln124_93_reg_28222;
  wire \xor_ln124_93_reg_28222[0]_i_2_n_0 ;
  wire \xor_ln124_93_reg_28222[2]_i_2_n_0 ;
  wire \xor_ln124_93_reg_28222[4]_i_2_n_0 ;
  wire \xor_ln124_93_reg_28222[5]_i_2_n_0 ;
  wire [7:0]xor_ln124_94_fu_7758_p2;
  wire [7:0]xor_ln124_94_reg_28227;
  wire \xor_ln124_94_reg_28227[0]_i_2_n_0 ;
  wire \xor_ln124_94_reg_28227[1]_i_2_n_0 ;
  wire \xor_ln124_94_reg_28227[3]_i_2_n_0 ;
  wire \xor_ln124_94_reg_28227[4]_i_2_n_0 ;
  wire [7:0]xor_ln124_95_fu_7786_p2;
  wire [7:0]xor_ln124_95_reg_28232;
  wire \xor_ln124_95_reg_28232[0]_i_2_n_0 ;
  wire \xor_ln124_95_reg_28232[1]_i_2_n_0 ;
  wire \xor_ln124_95_reg_28232[2]_i_2_n_0 ;
  wire \xor_ln124_95_reg_28232[3]_i_2_n_0 ;
  wire \xor_ln124_95_reg_28232[5]_i_2_n_0 ;
  wire [7:0]z_158_reg_30891;
  wire [7:0]z_161_reg_30986;
  wire [7:0]z_175_reg_31307;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage10),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage6),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_105),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_126),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0080D080)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_CS_fsm_pp0_stage9),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s0_ROM_AUTO_1R clefia_s0_U
       (.ADDRBWRADDR({control_s_axi_U_n_17,control_s_axi_U_n_18,control_s_axi_U_n_19,control_s_axi_U_n_20,control_s_axi_U_n_21,control_s_axi_U_n_22,control_s_axi_U_n_23,control_s_axi_U_n_24}),
        .D({xor_ln124_47_fu_4615_p2[7:6],xor_ln124_47_fu_4615_p2[4],xor_ln124_47_fu_4615_p2[2:0]}),
        .DOADO(clefia_s0_q0),
        .DOBDO({clefia_s0_q1[7:4],clefia_s0_q1[0]}),
        .Q({or_ln134_1_reg_27594[7:6],or_ln134_1_reg_27594[1:0]}),
        .\ap_CS_fsm_reg[0] ({clefia_s0_U_n_51,clefia_s0_U_n_52,clefia_s0_U_n_53,clefia_s0_U_n_54,clefia_s0_U_n_55,clefia_s0_U_n_56,clefia_s0_U_n_57,clefia_s0_U_n_58}),
        .\ap_CS_fsm_reg[10] (clefia_s0_U_n_69),
        .\ap_CS_fsm_reg[11] (clefia_s0_U_n_182),
        .\ap_CS_fsm_reg[3] (clefia_s0_U_n_236),
        .\ap_CS_fsm_reg[7] (clefia_s0_U_n_68),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(clefia_s0_U_n_216),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(clefia_s0_U_n_67),
        .ap_enable_reg_pp0_iter3_reg_0(clefia_s0_U_n_111),
        .ap_enable_reg_pp0_iter3_reg_1(clefia_s0_U_n_112),
        .ce012(ce012),
        .ce211(ce211),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce3(clefia_s0_ce3),
        .clefia_s0_ce4(clefia_s0_ce4),
        .clefia_s0_ce5(clefia_s0_ce5),
        .clefia_s1_address01(clefia_s1_address01),
        .clefia_s1_address0110_out(clefia_s1_address0110_out),
        .clefia_s1_address0111_out(clefia_s1_address0111_out),
        .clefia_s1_address0112_out(clefia_s1_address0112_out),
        .clefia_s1_address0113_out(clefia_s1_address0113_out),
        .clefia_s1_address0114_out(clefia_s1_address0114_out),
        .clefia_s1_address0115_out(clefia_s1_address0115_out),
        .clefia_s1_address0116_out(clefia_s1_address0116_out),
        .clefia_s1_address0117_out(clefia_s1_address0117_out),
        .clefia_s1_address0118_out(clefia_s1_address0118_out),
        .clefia_s1_address0119_out(clefia_s1_address0119_out),
        .clefia_s1_address019_out(clefia_s1_address019_out),
        .clefia_s1_address11(clefia_s1_address11),
        .clefia_s1_address116_out(clefia_s1_address116_out),
        .clefia_s1_address117_out(clefia_s1_address117_out),
        .clefia_s1_address118_out(clefia_s1_address118_out),
        .clefia_s1_address21(clefia_s1_address21),
        .clefia_s1_address213_out(clefia_s1_address213_out),
        .clefia_s1_address214_out(clefia_s1_address214_out),
        .clefia_s1_address215_out(clefia_s1_address215_out),
        .clefia_s1_address31(clefia_s1_address31),
        .clefia_s1_address312_out(clefia_s1_address312_out),
        .ct_address01(ct_address01),
        .ct_ce07(ct_ce07),
        .or_ln134_100_fu_17689_p3(or_ln134_100_fu_17689_p3),
        .or_ln134_102_fu_17701_p3(or_ln134_102_fu_17701_p3),
        .or_ln134_103_fu_16727_p3(or_ln134_103_fu_16727_p3),
        .or_ln134_105_fu_16739_p3(or_ln134_105_fu_16739_p3),
        .or_ln134_106_fu_16745_p3(or_ln134_106_fu_16745_p3),
        .or_ln134_107_fu_18815_p3(or_ln134_107_fu_18815_p3),
        .or_ln134_108_fu_18821_p3(or_ln134_108_fu_18821_p3),
        .or_ln134_110_fu_18833_p3(or_ln134_110_fu_18833_p3),
        .or_ln134_113_fu_17871_p3(or_ln134_113_fu_17871_p3),
        .or_ln134_114_fu_17877_p3(or_ln134_114_fu_17877_p3),
        .or_ln134_115_fu_19947_p3(or_ln134_115_fu_19947_p3),
        .or_ln134_116_fu_19953_p3(or_ln134_116_fu_19953_p3),
        .or_ln134_119_fu_18991_p3(or_ln134_119_fu_18991_p3),
        .or_ln134_11_fu_5378_p3(or_ln134_11_fu_5378_p3),
        .or_ln134_121_fu_19003_p3(or_ln134_121_fu_19003_p3),
        .or_ln134_122_fu_19009_p3(or_ln134_122_fu_19009_p3),
        .or_ln134_123_fu_21079_p3(or_ln134_123_fu_21079_p3),
        .or_ln134_124_fu_21085_p3(or_ln134_124_fu_21085_p3),
        .or_ln134_127_fu_20123_p3(or_ln134_127_fu_20123_p3),
        .or_ln134_128_fu_20129_p3(or_ln134_128_fu_20129_p3),
        .or_ln134_129_fu_20135_p3(or_ln134_129_fu_20135_p3),
        .or_ln134_12_reg_27787(or_ln134_12_reg_27787),
        .\or_ln134_12_reg_27787_reg[1] ({xor_ln124_60_fu_5498_p2[7:6],xor_ln124_60_fu_5498_p2[2:0]}),
        .or_ln134_131_fu_22211_p3(or_ln134_131_fu_22211_p3),
        .or_ln134_132_fu_22217_p3(or_ln134_132_fu_22217_p3),
        .or_ln134_133_fu_22223_p3({or_ln134_133_fu_22223_p3[7],or_ln134_133_fu_22223_p3[5:2]}),
        .or_ln134_135_fu_21255_p3(or_ln134_135_fu_21255_p3),
        .or_ln134_136_fu_21261_p3(or_ln134_136_fu_21261_p3),
        .or_ln134_137_fu_21267_p3(or_ln134_137_fu_21267_p3),
        .or_ln134_141_fu_23268_p3(or_ln134_141_fu_23268_p3),
        .or_ln134_142_fu_23274_p3(or_ln134_142_fu_23274_p3),
        .or_ln134_143_fu_22387_p3(or_ln134_143_fu_22387_p3),
        .or_ln134_144_fu_22393_p3(or_ln134_144_fu_22393_p3),
        .or_ln134_145_fu_22399_p3(or_ln134_145_fu_22399_p3),
        .or_ln134_149_fu_24138_p3(or_ln134_149_fu_24138_p3),
        .or_ln134_14_fu_4921_p3(or_ln134_14_fu_4921_p3),
        .or_ln134_150_fu_24144_p3(or_ln134_150_fu_24144_p3),
        .or_ln134_155_fu_25032_p3(or_ln134_155_fu_25032_p3[7:6]),
        .or_ln134_157_fu_24793_p3({or_ln134_157_fu_24793_p3[7],or_ln134_157_fu_24793_p3[5:2]}),
        .or_ln134_158_fu_24799_p3(or_ln134_158_fu_24799_p3),
        .or_ln134_161_fu_25265_p3(or_ln134_161_fu_25265_p3),
        .or_ln134_162_fu_25271_p3(or_ln134_162_fu_25271_p3),
        .or_ln134_164_fu_25938_p3(or_ln134_164_fu_25938_p3[7:6]),
        .or_ln134_165_fu_25944_p3(or_ln134_165_fu_25944_p3),
        .or_ln134_166_fu_25950_p3(or_ln134_166_fu_25950_p3),
        .or_ln134_168_fu_26408_p3(or_ln134_168_fu_26408_p3),
        .or_ln134_169_fu_26414_p3(or_ln134_169_fu_26414_p3),
        .or_ln134_170_fu_26420_p3(or_ln134_170_fu_26420_p3),
        .or_ln134_19_reg_27903(or_ln134_19_reg_27903),
        .or_ln134_20_reg_27921(or_ln134_20_reg_27921),
        .or_ln134_26_reg_27830(or_ln134_26_reg_27830),
        .or_ln134_29_fu_7492_p3(or_ln134_29_fu_7492_p3),
        .or_ln134_30_fu_7498_p3(or_ln134_30_fu_7498_p3),
        .or_ln134_31_fu_6524_p3(or_ln134_31_fu_6524_p3),
        .or_ln134_32_fu_6530_p3(or_ln134_32_fu_6530_p3),
        .or_ln134_33_fu_6536_p3(or_ln134_33_fu_6536_p3),
        .or_ln134_37_fu_8624_p3(or_ln134_37_fu_8624_p3),
        .or_ln134_38_fu_8630_p3(or_ln134_38_fu_8630_p3),
        .or_ln134_39_fu_7656_p3(or_ln134_39_fu_7656_p3),
        .or_ln134_40_fu_7662_p3(or_ln134_40_fu_7662_p3),
        .or_ln134_42_fu_7674_p3(or_ln134_42_fu_7674_p3),
        .or_ln134_45_fu_9756_p3(or_ln134_45_fu_9756_p3),
        .or_ln134_46_fu_9762_p3(or_ln134_46_fu_9762_p3),
        .or_ln134_48_fu_8794_p3(or_ln134_48_fu_8794_p3),
        .or_ln134_49_fu_8800_p3(or_ln134_49_fu_8800_p3),
        .or_ln134_50_fu_8806_p3(or_ln134_50_fu_8806_p3),
        .or_ln134_51_fu_10876_p3(or_ln134_51_fu_10876_p3),
        .or_ln134_52_fu_10882_p3(or_ln134_52_fu_10882_p3),
        .or_ln134_55_fu_9920_p3(or_ln134_55_fu_9920_p3),
        .or_ln134_56_fu_9926_p3(or_ln134_56_fu_9926_p3),
        .or_ln134_58_fu_9938_p3(or_ln134_58_fu_9938_p3),
        .or_ln134_60_fu_12014_p3(or_ln134_60_fu_12014_p3),
        .or_ln134_61_fu_12020_p3(or_ln134_61_fu_12020_p3),
        .or_ln134_62_fu_12026_p3(or_ln134_62_fu_12026_p3),
        .or_ln134_63_fu_11052_p3(or_ln134_63_fu_11052_p3),
        .or_ln134_64_fu_11058_p3(or_ln134_64_fu_11058_p3),
        .or_ln134_65_fu_11064_p3(or_ln134_65_fu_11064_p3),
        .or_ln134_69_fu_13075_p3(or_ln134_69_fu_13075_p3),
        .or_ln134_70_fu_13081_p3(or_ln134_70_fu_13081_p3),
        .or_ln134_71_fu_12184_p3(or_ln134_71_fu_12184_p3),
        .or_ln134_72_fu_12190_p3(or_ln134_72_fu_12190_p3),
        .or_ln134_75_fu_13967_p3(or_ln134_75_fu_13967_p3[7:6]),
        .or_ln134_77_fu_13979_p3(or_ln134_77_fu_13979_p3),
        .or_ln134_78_fu_13985_p3(or_ln134_78_fu_13985_p3),
        .or_ln134_81_fu_13329_p3(or_ln134_81_fu_13329_p3),
        .or_ln134_82_fu_13335_p3(or_ln134_82_fu_13335_p3),
        .or_ln134_83_fu_15573_p3(or_ln134_83_fu_15573_p3),
        .or_ln134_84_fu_15579_p3(or_ln134_84_fu_15579_p3),
        .or_ln134_91_fu_16551_p3(or_ln134_91_fu_16551_p3),
        .or_ln134_92_fu_16557_p3(or_ln134_92_fu_16557_p3),
        .or_ln134_94_fu_16569_p3(or_ln134_94_fu_16569_p3),
        .\or_ln134_97_reg_29414_reg[7] ({xor_ln124_206_fu_15727_p2[7],xor_ln124_206_fu_15727_p2[4],xor_ln124_206_fu_15727_p2[0]}),
        .or_ln134_98_reg_29419(or_ln134_98_reg_29419),
        .or_ln134_99_fu_17683_p3(or_ln134_99_fu_17683_p3),
        .p_43_in({p_43_in[7],p_43_in[5],p_43_in[0]}),
        .p_45_in({p_45_in[7:6],p_45_in[4],p_45_in[1:0]}),
        .p_47_in({p_47_in[6],p_47_in[1]}),
        .\pt_load_3_reg_27267_reg[7] (xor_ln124_39_fu_4976_p2),
        .pt_q0({pt_q0[7:4],pt_q0[2:0]}),
        .q0_reg_0({clefia_s0_U_n_86,clefia_s0_U_n_87,clefia_s0_U_n_88,clefia_s0_U_n_89,clefia_s0_U_n_90,clefia_s0_U_n_91,clefia_s0_U_n_92,clefia_s0_U_n_93}),
        .q0_reg_1({clefia_s0_U_n_102,clefia_s0_U_n_103,clefia_s0_U_n_104,clefia_s0_U_n_105,clefia_s0_U_n_106,clefia_s0_U_n_107,clefia_s0_U_n_108,clefia_s0_U_n_109}),
        .q0_reg_10({x_assign_104_fu_12589_p3[4],clefia_s0_U_n_486,clefia_s0_U_n_487,clefia_s0_U_n_488}),
        .q0_reg_11(x_assign_104_fu_12589_p3[3:2]),
        .q0_reg_12(xor_ln124_362_fu_26770_p2),
        .q0_reg_13({xor_ln124_334_fu_25354_p2[7:5],xor_ln124_334_fu_25354_p2[1:0]}),
        .q0_reg_14(clefia_s0_U_n_549),
        .q0_reg_15(xor_ln124_335_fu_25382_p2[4:2]),
        .q0_reg_16(clefia_s0_U_n_553),
        .q0_reg_17({clefia_s0_U_n_571,clefia_s0_U_n_572}),
        .q0_reg_18(xor_ln124_343_reg_31182),
        .q0_reg_19(clefia_s1_U_n_171),
        .q0_reg_2({clefia_s0_U_n_113,clefia_s0_U_n_114,clefia_s0_U_n_115,clefia_s0_U_n_116,clefia_s0_U_n_117,clefia_s0_U_n_118,clefia_s0_U_n_119,clefia_s0_U_n_120}),
        .q0_reg_20(xor_ln124_334_reg_31055),
        .q0_reg_21(clefia_s1_U_n_103),
        .q0_reg_3(xor_ln124_1058_fu_26810_p2),
        .q0_reg_4(clefia_s0_U_n_401),
        .q0_reg_5({x_assign_116_fu_13691_p3[4],clefia_s0_U_n_403,clefia_s0_U_n_404,clefia_s0_U_n_405}),
        .q0_reg_6(x_assign_116_fu_13691_p3[3:2]),
        .q0_reg_7(xor_ln124_327_fu_24854_p2),
        .q0_reg_8(clefia_s0_U_n_458),
        .q0_reg_9({clefia_s0_U_n_459,clefia_s0_U_n_460}),
        .q0_reg_i_101__0_0(xor_ln124_206_reg_29461),
        .q0_reg_i_105_0(xor_ln124_78_reg_28039),
        .q0_reg_i_151__0_0(or_ln134_25_reg_27825),
        .q0_reg_i_151__0_1(pt_load_2_reg_27236),
        .q0_reg_i_238__0_0(xor_ln124_236_reg_29822),
        .q0_reg_i_239__0_0(xor_ln124_204_reg_29456),
        .q0_reg_i_35_0(xor_ln124_332_reg_31043),
        .q0_reg_i_35_1(xor_ln124_318_reg_30843),
        .q0_reg_i_35_2(xor_ln124_316_reg_30831),
        .q0_reg_i_45__0_0(or_ln134_66_fu_11070_p3),
        .q0_reg_i_46_0(or_ln134_138_fu_21273_p3),
        .q0_reg_i_49__0_0(x_assign_76_reg_28633),
        .q0_reg_i_64_0(xor_ln124_95_reg_28232),
        .q0_reg_i_69_0(xor_ln124_311_reg_30870),
        .q2_reg_0({q2_reg[7:3],q2_reg[0]}),
        .q2_reg_1(clefia_s0_q5),
        .q2_reg_10(clefia_s0_U_n_309),
        .q2_reg_11({clefia_s0_U_n_360,x_assign_4_fu_2791_p3[4],clefia_s0_U_n_362,clefia_s0_U_n_363,clefia_s0_U_n_364}),
        .q2_reg_12(clefia_s0_U_n_381),
        .q2_reg_13({clefia_s0_U_n_382,clefia_s0_U_n_383}),
        .q2_reg_14(x_assign_4_fu_2791_p3[3:2]),
        .q2_reg_15(clefia_s0_U_n_386),
        .q2_reg_16({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .q2_reg_17(clefia_s1_U_n_182),
        .q2_reg_18(xor_ln124_61_reg_27835),
        .q2_reg_2({clefia_s0_U_n_59,clefia_s0_U_n_60,clefia_s0_U_n_61,clefia_s0_U_n_62,clefia_s0_U_n_63,clefia_s0_U_n_64,clefia_s0_U_n_65,clefia_s0_U_n_66}),
        .q2_reg_3({clefia_s0_U_n_94,clefia_s0_U_n_95,clefia_s0_U_n_96,clefia_s0_U_n_97,clefia_s0_U_n_98,clefia_s0_U_n_99,clefia_s0_U_n_100,clefia_s0_U_n_101}),
        .q2_reg_4(xor_ln124_61_fu_5342_p2),
        .q2_reg_5(clefia_s0_U_n_255),
        .q2_reg_6({clefia_s0_U_n_256,clefia_s0_U_n_257,clefia_s0_U_n_258}),
        .q2_reg_7({clefia_s0_U_n_261,clefia_s0_U_n_262}),
        .q2_reg_8({clefia_s0_U_n_263,clefia_s0_U_n_264,clefia_s0_U_n_265}),
        .q2_reg_9(clefia_s0_U_n_298),
        .q2_reg_i_100_0(or_ln134_126_fu_21097_p3),
        .q2_reg_i_100_1(or_ln134_125_fu_21091_p3),
        .q2_reg_i_100_2(or_ln134_118_fu_19965_p3),
        .q2_reg_i_100_3(or_ln134_117_fu_19959_p3),
        .q2_reg_i_111_0(or_ln134_96_reg_29409),
        .q2_reg_i_114_0(x_assign_74_reg_28343),
        .q2_reg_i_116_0(x_assign_19_reg_27782),
        .q2_reg_i_120_0(x_assign_139_reg_29508),
        .q2_reg_i_173_0(or_ln134_95_reg_29398),
        .q2_reg_i_173_1(xor_ln124_140_reg_28781),
        .q2_reg_i_174_0(xor_ln124_156_reg_28969),
        .q2_reg_i_200_0(x_assign_127_reg_29367),
        .q2_reg_i_26_0(xor_ln124_15_reg_27520),
        .q2_reg_i_27_0(xor_ln124_79_reg_28044),
        .q2_reg_i_27_1(xor_ln124_93_reg_28222),
        .q2_reg_i_28_0(xor_ln124_239_reg_29837),
        .q2_reg_i_34_0(or_ln134_21_reg_27933),
        .q2_reg_i_34_1(or_ln134_22_reg_27939),
        .q2_reg_i_35_0(or_ln134_54_fu_10894_p3),
        .q2_reg_i_35_1(or_ln134_53_fu_10888_p3),
        .q2_reg_i_37_0(or_ln134_57_fu_9932_p3),
        .q2_reg_i_37_1(or_ln134_41_fu_7668_p3),
        .q2_reg_i_38_0(or_ln134_24_reg_27820),
        .q2_reg_i_41_0(x_assign_45_reg_28107),
        .q2_reg_i_41_1(x_assign_72_reg_28321),
        .q2_reg_i_58(xor_ln124_29_reg_27616),
        .q2_reg_i_58_0(xor_ln124_45_reg_27723),
        .q2_reg_i_84_0(xor_ln124_223_reg_29649),
        .q2_reg_i_84_1(xor_ln124_207_reg_29430),
        .q3_reg_0(clefia_s0_q3),
        .q3_reg_1(clefia_s0_q4),
        .q3_reg_10(clefia_s0_U_n_281),
        .q3_reg_11({clefia_s0_U_n_299,or_ln134_12_fu_4907_p3}),
        .q3_reg_12(xor_ln124_46_fu_4585_p2[4:3]),
        .q3_reg_13({clefia_s0_U_n_305,clefia_s0_U_n_306}),
        .q3_reg_14(xor_ln124_188_fu_14492_p2[4:3]),
        .q3_reg_15({xor_ln124_45_fu_4556_p2[7:5],xor_ln124_45_fu_4556_p2[2:0]}),
        .q3_reg_16(clefia_s0_U_n_332),
        .q3_reg_17({clefia_s0_U_n_341,clefia_s0_U_n_342,clefia_s0_U_n_343,clefia_s0_U_n_344}),
        .q3_reg_18({clefia_s0_U_n_345,clefia_s0_U_n_346}),
        .q3_reg_19({clefia_s0_U_n_347,clefia_s0_U_n_348}),
        .q3_reg_2(clefia_s0_U_n_49),
        .q3_reg_20({xor_ln124_191_fu_14582_p2[7:6],xor_ln124_191_fu_14582_p2[2:0]}),
        .q3_reg_21(clefia_s0_U_n_419),
        .q3_reg_22(xor_ln124_44_fu_4527_p2[4:3]),
        .q3_reg_23(clefia_s0_U_n_432),
        .q3_reg_24(clefia_s0_U_n_514),
        .q3_reg_25(clefia_s0_U_n_515),
        .q3_reg_26(xor_ln124_167_reg_29250),
        .q3_reg_27(xor_ln124_174_reg_29154),
        .q3_reg_28(x_assign_163_reg_29884),
        .q3_reg_29(xor_ln124_37_reg_27793),
        .q3_reg_3({clefia_s0_U_n_78,clefia_s0_U_n_79,clefia_s0_U_n_80,clefia_s0_U_n_81,clefia_s0_U_n_82,clefia_s0_U_n_83,clefia_s0_U_n_84,clefia_s0_U_n_85}),
        .q3_reg_30(xor_ln124_23_reg_27691),
        .q3_reg_31(clefia_s1_U_n_245),
        .q3_reg_32(xor_ln124_39_reg_27798),
        .q3_reg_4(clefia_s0_U_n_253),
        .q3_reg_5(clefia_s0_U_n_254),
        .q3_reg_6(clefia_s0_U_n_259),
        .q3_reg_7(clefia_s0_U_n_260),
        .q3_reg_8(xor_ln124_207_fu_15567_p2[2]),
        .q3_reg_9({xor_ln124_63_fu_5372_p2[7:5],xor_ln124_63_fu_5372_p2[2:0]}),
        .q3_reg_i_100_0(xor_ln124_191_reg_29288),
        .q3_reg_i_100_1(xor_ln124_221_reg_29639),
        .q3_reg_i_100_2(xor_ln124_205_reg_29424),
        .q3_reg_i_101_0(xor_ln124_159_reg_28985),
        .q3_reg_i_101_1(xor_ln124_175_reg_29160),
        .q3_reg_i_113__0_0(or_ln134_101_fu_17695_p3),
        .q3_reg_i_125__0_0(x_assign_62_reg_28155),
        .q3_reg_i_150_0(xor_ln124_173_reg_29148),
        .q3_reg_i_150_1(xor_ln124_157_reg_28974),
        .q3_reg_i_160_0(or_ln134_93_fu_16563_p3),
        .q3_reg_i_26__0_0(xor_ln124_11_reg_27462),
        .q3_reg_i_29_0(xor_ln124_77_reg_28034),
        .q3_reg_i_31_0(xor_ln124_183_reg_29387),
        .q3_reg_i_31_1(xor_ln124_237_reg_29827),
        .q3_reg_i_39_0(or_ln134_134_fu_22229_p3),
        .q3_reg_i_40_0(or_ln134_47_fu_8788_p3),
        .q3_reg_i_44_0(x_assign_60_reg_28133),
        .q3_reg_i_44_1(x_assign_54_reg_28273),
        .q3_reg_i_60_0(xor_ln124_63_reg_27841),
        .q3_reg_i_60_1(xor_ln124_31_reg_27628),
        .q3_reg_i_60_2(xor_ln124_47_reg_27735),
        .q3_reg_i_65_0(xor_ln124_189_reg_29276),
        .q3_reg_i_65_1(xor_ln124_181_reg_29382),
        .q3_reg_i_75_0(or_ln134_109_fu_18827_p3),
        .\reg_2100_reg[7] (xor_ln124_37_fu_4949_p2),
        .reg_21101(reg_21101),
        .reg_2110122_out(reg_2110122_out),
        .\reg_2116_reg[6] ({xor_ln124_268_fu_20169_p2[6],xor_ln124_268_fu_20169_p2[3]}),
        .\reg_2116_reg[6]_0 ({xor_ln124_62_fu_5524_p2[6:5],xor_ln124_62_fu_5524_p2[3],xor_ln124_62_fu_5524_p2[1]}),
        .\reg_2116_reg[7] ({xor_ln124_140_fu_11098_p2[7],xor_ln124_140_fu_11098_p2[4]}),
        .\reg_2123_reg[6] ({xor_ln124_270_fu_20225_p2[6],xor_ln124_270_fu_20225_p2[4:3],xor_ln124_270_fu_20225_p2[1]}),
        .\reg_2123_reg[7] (xor_ln124_174_fu_13420_p2),
        .reg_21301(reg_21301),
        .\reg_2130_reg[7] (xor_ln124_295_fu_23382_p2),
        .\reg_2138_reg[4] ({xor_ln124_220_fu_16773_p2[4],xor_ln124_220_fu_16773_p2[1]}),
        .\reg_2138_reg[7] ({xor_ln124_302_fu_22489_p2[7:6],xor_ln124_302_fu_22489_p2[4:3],xor_ln124_302_fu_22489_p2[1:0]}),
        .reg_21461(reg_21461),
        .reg_2146111_out(reg_2146111_out),
        .\reg_2146_reg[0] (clefia_s0_U_n_352),
        .\reg_2146_reg[0]_0 (\reg_2146[7]_i_5_n_0 ),
        .\reg_2146_reg[1] (clefia_s0_U_n_523),
        .\reg_2146_reg[2] (clefia_s0_U_n_428),
        .\reg_2146_reg[2]_0 (clefia_s0_U_n_522),
        .\reg_2146_reg[3] (clefia_s0_U_n_351),
        .\reg_2146_reg[3]_0 (clefia_s0_U_n_521),
        .\reg_2146_reg[4] (clefia_s0_U_n_350),
        .\reg_2146_reg[4]_0 (clefia_s0_U_n_520),
        .\reg_2146_reg[5] (clefia_s0_U_n_427),
        .\reg_2146_reg[6] (clefia_s0_U_n_519),
        .\reg_2146_reg[7] (xor_ln124_189_fu_14522_p2),
        .\reg_2146_reg[7]_0 (clefia_s0_U_n_424),
        .reg_21551(reg_21551),
        .reg_215518_out(reg_215518_out),
        .\reg_2155_reg[7] (xor_ln124_309_fu_24198_p2),
        .\reg_2170_reg[6] ({xor_ln124_142_fu_11154_p2[6],xor_ln124_142_fu_11154_p2[2],xor_ln124_142_fu_11154_p2[0]}),
        .\reg_2178_reg[6] ({xor_ln124_238_fu_17961_p2[6:4],xor_ln124_238_fu_17961_p2[1]}),
        .\reg_2178_reg[7] ({xor_ln124_110_fu_8890_p2[7],xor_ln124_110_fu_8890_p2[1]}),
        .\reg_2202_reg[4] (xor_ln124_332_fu_25299_p2[4:3]),
        .\reg_2202_reg[7] (xor_ln124_325_fu_24827_p2),
        .\reg_2211_reg[7] (xor_ln124_363_fu_26804_p2),
        .\tmp_395_reg_29215_reg[0] (clefia_s0_U_n_418),
        .\tmp_413_reg_29107_reg[0] (xor_ln124_173_fu_13392_p2),
        .\trunc_ln134_190_reg_29172_reg[6] (clefia_s0_U_n_358),
        .\trunc_ln134_197_reg_29210_reg[0] (clefia_s0_U_n_417),
        .\trunc_ln134_197_reg_29210_reg[6] (clefia_s0_U_n_359),
        .\trunc_ln134_19_reg_27410_reg[0] (xor_ln124_42_fu_3131_p2),
        .\trunc_ln134_217_reg_29327_reg[4] (clefia_s0_U_n_349),
        .x_assign_100_reg_29005(x_assign_100_reg_29005),
        .x_assign_102_reg_29021({x_assign_102_reg_29021[7:6],x_assign_102_reg_29021[3:0]}),
        .x_assign_103_reg_29027(x_assign_103_reg_29027),
        .x_assign_108_reg_28885(x_assign_108_reg_28885),
        .x_assign_110_reg_28907({x_assign_110_reg_28907[7],x_assign_110_reg_28907[3:1]}),
        .x_assign_112_reg_29166({x_assign_112_reg_29166[7:6],x_assign_112_reg_29166[3:0]}),
        .x_assign_114_reg_29182({x_assign_114_reg_29182[7:6],x_assign_114_reg_29182[3:0]}),
        .\x_assign_114_reg_29182_reg[0] (clefia_s0_U_n_434),
        .\x_assign_114_reg_29182_reg[1] (clefia_s0_U_n_433),
        .\x_assign_114_reg_29182_reg[6] (clefia_s0_U_n_431),
        .\x_assign_114_reg_29182_reg[7] (clefia_s0_U_n_430),
        .x_assign_115_reg_29188(x_assign_115_reg_29188),
        .\x_assign_115_reg_29188_reg[5] (clefia_s0_U_n_429),
        .\x_assign_117_reg_29204_reg[0] (clefia_s0_U_n_423),
        .\x_assign_117_reg_29204_reg[1] (clefia_s0_U_n_422),
        .x_assign_120_reg_29074({x_assign_120_reg_29074[7],x_assign_120_reg_29074[3:1]}),
        .x_assign_122_reg_29080(x_assign_122_reg_29080),
        .\x_assign_122_reg_29080_reg[6] (xor_ln124_172_fu_13363_p2),
        .x_assign_124_reg_29299({x_assign_124_reg_29299[7:6],x_assign_124_reg_29299[3:0]}),
        .x_assign_126_reg_29315(x_assign_126_reg_29315),
        .\x_assign_126_reg_29315_reg[4] (clefia_s0_U_n_541),
        .\x_assign_126_reg_29315_reg[5] (clefia_s0_U_n_540),
        .\x_assign_126_reg_29315_reg[6] ({xor_ln124_204_fu_15701_p2[6],xor_ln124_204_fu_15701_p2[2:1]}),
        .\x_assign_126_reg_29315_reg[6]_0 (clefia_s0_U_n_543),
        .\x_assign_126_reg_29315_reg[7] (xor_ln124_205_fu_15537_p2),
        .\x_assign_126_reg_29315_reg[7]_0 (xor_ln124_181_fu_15144_p2),
        .\x_assign_126_reg_29315_reg[7]_1 (clefia_s0_U_n_542),
        .x_assign_129_reg_29321(x_assign_129_reg_29321),
        .x_assign_136_reg_29486({x_assign_136_reg_29486[7:6],x_assign_136_reg_29486[3:0]}),
        .x_assign_138_reg_29502({x_assign_138_reg_29502[7:6],x_assign_138_reg_29502[3:0]}),
        .x_assign_141_reg_29524(x_assign_141_reg_29524),
        .x_assign_144_reg_29392({x_assign_144_reg_29392[7],x_assign_144_reg_29392[3:1]}),
        .x_assign_146_reg_29403(x_assign_146_reg_29403),
        .x_assign_148_reg_29674({x_assign_148_reg_29674[7:6],x_assign_148_reg_29674[3:0]}),
        .x_assign_153_reg_29712(x_assign_153_reg_29712),
        .x_assign_156_reg_29550({x_assign_156_reg_29550[7],x_assign_156_reg_29550[3:1]}),
        .x_assign_157_reg_29556(x_assign_157_reg_29556[7]),
        .x_assign_158_reg_29572(x_assign_158_reg_29572),
        .x_assign_160_reg_29862({x_assign_160_reg_29862[7:6],x_assign_160_reg_29862[3:0]}),
        .x_assign_162_reg_29878({x_assign_162_reg_29878[7:6],x_assign_162_reg_29878[3:0]}),
        .\x_assign_162_reg_29878_reg[7] ({xor_ln124_252_fu_19037_p2[7],xor_ln124_252_fu_19037_p2[5:4],xor_ln124_252_fu_19037_p2[2]}),
        .x_assign_165_reg_29900(x_assign_165_reg_29900),
        .x_assign_168_reg_29738({x_assign_168_reg_29738[7],x_assign_168_reg_29738[3:1]}),
        .x_assign_169_reg_29744({x_assign_169_reg_29744[7:4],x_assign_169_reg_29744[0]}),
        .x_assign_16_reg_27701({x_assign_16_reg_27701[7:6],x_assign_16_reg_27701[3:0]}),
        .x_assign_170_reg_29760(x_assign_170_reg_29760),
        .x_assign_174_reg_30066(x_assign_174_reg_30066),
        .x_assign_175_reg_30072({x_assign_175_reg_30072[7:6],x_assign_175_reg_30072[3:0]}),
        .x_assign_177_reg_30088(x_assign_177_reg_30088),
        .x_assign_180_reg_29926({x_assign_180_reg_29926[7],x_assign_180_reg_29926[3:1]}),
        .x_assign_181_reg_29932(x_assign_181_reg_29932[7]),
        .x_assign_182_reg_29948(x_assign_182_reg_29948),
        .x_assign_186_reg_30254(x_assign_186_reg_30254),
        .x_assign_187_reg_30260({x_assign_187_reg_30260[7:6],x_assign_187_reg_30260[3:0]}),
        .x_assign_189_reg_30276(x_assign_189_reg_30276),
        .x_assign_18_reg_27746({x_assign_18_reg_27746[7:6],x_assign_18_reg_27746[3:0]}),
        .x_assign_192_reg_30114(x_assign_192_reg_30114),
        .x_assign_194_reg_30136({x_assign_194_reg_30136[7],x_assign_194_reg_30136[3:1]}),
        .x_assign_198_reg_30442(x_assign_198_reg_30442),
        .x_assign_199_reg_30448({x_assign_199_reg_30448[7:6],x_assign_199_reg_30448[3:0]}),
        .x_assign_201_reg_30464({x_assign_201_reg_30464[7:6],x_assign_201_reg_30464[4:0]}),
        .x_assign_204_reg_30302(x_assign_204_reg_30302),
        .x_assign_206_reg_30324({x_assign_206_reg_30324[7],x_assign_206_reg_30324[3:1]}),
        .x_assign_208_reg_30610(x_assign_208_reg_30610),
        .x_assign_210_reg_30626({x_assign_210_reg_30626[7:6],x_assign_210_reg_30626[3:0]}),
        .x_assign_211_reg_30632(x_assign_211_reg_30632),
        .x_assign_216_reg_30490(x_assign_216_reg_30490),
        .x_assign_218_reg_30512({x_assign_218_reg_30512[7],x_assign_218_reg_30512[3:1]}),
        .x_assign_219_reg_30528(x_assign_219_reg_30528[7]),
        .x_assign_21_reg_27655(x_assign_21_reg_27655),
        .x_assign_222_reg_30783({x_assign_222_reg_30783[7:6],x_assign_222_reg_30783[3:0]}),
        .x_assign_223_reg_30789(x_assign_223_reg_30789),
        .x_assign_232_reg_30901({x_assign_232_reg_30901[7:6],x_assign_232_reg_30901[3:0]}),
        .x_assign_234_reg_30917({x_assign_234_reg_30917[7:6],x_assign_234_reg_30917[3:0]}),
        .x_assign_237_reg_30923({x_assign_237_reg_30923[7:6],x_assign_237_reg_30923[4:0]}),
        .x_assign_240_reg_31001({x_assign_240_reg_31001[7],x_assign_240_reg_31001[3],x_assign_240_reg_31001[1]}),
        .x_assign_243_reg_31007({x_assign_243_reg_31007[7],x_assign_243_reg_31007[3:1]}),
        .x_assign_246_reg_31103({x_assign_246_reg_31103[7:6],x_assign_246_reg_31103[3:0]}),
        .x_assign_247_reg_31109({x_assign_247_reg_31109[7:6],x_assign_247_reg_31109[3:0]}),
        .x_assign_249_reg_31125(x_assign_249_reg_31125[7:6]),
        .x_assign_252_reg_31193({x_assign_252_reg_31193[7],x_assign_252_reg_31193[3:1]}),
        .\x_assign_252_reg_31193_reg[7] (xor_ln124_360_fu_26709_p2),
        .x_assign_254_reg_31199({x_assign_254_reg_31199[7],x_assign_254_reg_31199[3:1]}),
        .x_assign_255_reg_31215({x_assign_255_reg_31215[7],x_assign_255_reg_31215[3:1]}),
        .\x_assign_255_reg_31215_reg[7] (xor_ln124_361_fu_26737_p2),
        .x_assign_30_reg_27909(x_assign_30_reg_27909),
        .x_assign_31_reg_27915({x_assign_31_reg_27915[7:6],x_assign_31_reg_27915[3:0]}),
        .x_assign_33_reg_27927(x_assign_33_reg_27927),
        .x_assign_36_reg_27803({x_assign_36_reg_27803[7],x_assign_36_reg_27803[3:1]}),
        .x_assign_38_reg_27814(x_assign_38_reg_27814),
        .x_assign_40_reg_28069(x_assign_40_reg_28069),
        .x_assign_42_reg_28085({x_assign_42_reg_28085[7:6],x_assign_42_reg_28085[3:0]}),
        .x_assign_43_reg_28091(x_assign_43_reg_28091),
        .x_assign_48_reg_27945(x_assign_48_reg_27945),
        .x_assign_50_reg_27967({x_assign_50_reg_27967[7],x_assign_50_reg_27967[3:1]}),
        .x_assign_52_reg_28257(x_assign_52_reg_28257),
        .x_assign_55_reg_28279(x_assign_55_reg_28279),
        .x_assign_57_reg_28295({x_assign_57_reg_28295[7:6],x_assign_57_reg_28295[3:0]}),
        .x_assign_61_reg_28139(x_assign_61_reg_28139[7]),
        .x_assign_63_reg_28171({x_assign_63_reg_28171[7:4],x_assign_63_reg_28171[0]}),
        .x_assign_64_reg_28445(x_assign_64_reg_28445),
        .x_assign_66_reg_28461({x_assign_66_reg_28461[7:6],x_assign_66_reg_28461[3:0]}),
        .x_assign_67_reg_28467(x_assign_67_reg_28467),
        .x_assign_73_reg_28327({x_assign_73_reg_28327[7:4],x_assign_73_reg_28327[0]}),
        .x_assign_75_reg_28359(x_assign_75_reg_28359[7]),
        .x_assign_78_reg_28649(x_assign_78_reg_28649),
        .x_assign_79_reg_28655({x_assign_79_reg_28655[7:6],x_assign_79_reg_28655[3:0]}),
        .x_assign_81_reg_28671(x_assign_81_reg_28671),
        .x_assign_85_reg_28515(x_assign_85_reg_28515[7]),
        .x_assign_87_reg_28547({x_assign_87_reg_28547[7:4],x_assign_87_reg_28547[0]}),
        .x_assign_88_reg_28821(x_assign_88_reg_28821),
        .x_assign_91_reg_28843({x_assign_91_reg_28843[7:6],x_assign_91_reg_28843[3:0]}),
        .x_assign_93_reg_28859({x_assign_93_reg_28859[7:6],x_assign_93_reg_28859[3:0]}),
        .x_assign_96_reg_28697(x_assign_96_reg_28697),
        .x_assign_98_reg_28719({x_assign_98_reg_28719[7],x_assign_98_reg_28719[3:1]}),
        .x_assign_9_reg_27344({x_assign_9_reg_27344[7:6],x_assign_9_reg_27344[3:0]}),
        .\x_assign_9_reg_27344_reg[7] (xor_ln124_64_fu_2833_p2),
        .\xor_ln124_1058_reg_31301_reg[4] (clefia_s1_q0),
        .\xor_ln124_108_reg_28405_reg[5] (or_ln134_35_fu_8612_p3),
        .\xor_ln124_108_reg_28405_reg[5]_0 (or_ln134_36_fu_8618_p3),
        .\xor_ln124_108_reg_28405_reg[7] (xor_ln124_44_reg_27717),
        .\xor_ln124_110_reg_28415_reg[7] (reg_2178),
        .\xor_ln124_110_reg_28415_reg[7]_0 (xor_ln124_46_reg_27729),
        .\xor_ln124_111_reg_28420_reg[7] (xor_ln124_175_fu_13449_p2),
        .\xor_ln124_124_reg_28593_reg[5] (or_ln134_43_fu_9744_p3),
        .\xor_ln124_124_reg_28593_reg[5]_0 (or_ln134_44_fu_9750_p3),
        .\xor_ln124_124_reg_28593_reg[7] (reg_2104),
        .\xor_ln124_124_reg_28593_reg[7]_0 (xor_ln124_60_reg_27867),
        .\xor_ln124_126_reg_28603_reg[3] (x_assign_69_reg_28483),
        .\xor_ln124_126_reg_28603_reg[3]_0 (x_assign_86_reg_28531),
        .\xor_ln124_126_reg_28603_reg[3]_1 (x_assign_84_reg_28509),
        .\xor_ln124_126_reg_28603_reg[7] (reg_2191),
        .\xor_ln124_126_reg_28603_reg[7]_0 (xor_ln124_62_reg_27872),
        .\xor_ln124_140_reg_28781_reg[7] (xor_ln124_76_reg_28029),
        .\xor_ln124_143_reg_28796_reg[7] (xor_ln124_183_fu_15171_p2),
        .\xor_ln124_14_reg_27488_reg[7] ({xor_ln124_78_fu_6626_p2[7],xor_ln124_78_fu_6626_p2[5:0]}),
        .\xor_ln124_156_reg_28969_reg[3] (x_assign_90_reg_28837),
        .\xor_ln124_156_reg_28969_reg[5] (or_ln134_59_fu_12008_p3),
        .\xor_ln124_156_reg_28969_reg[7] (xor_ln124_92_reg_28217),
        .\xor_ln124_158_reg_28979_reg[7] ({xor_ln124_222_fu_16829_p2[7],xor_ln124_222_fu_16829_p2[5],xor_ln124_222_fu_16829_p2[1:0]}),
        .\xor_ln124_172_reg_29142_reg[0] (\xor_ln124_172_reg_29142[0]_i_2_n_0 ),
        .\xor_ln124_172_reg_29142_reg[1] (\xor_ln124_172_reg_29142[1]_i_2_n_0 ),
        .\xor_ln124_172_reg_29142_reg[2] (\xor_ln124_172_reg_29142[2]_i_2_n_0 ),
        .\xor_ln124_172_reg_29142_reg[3] (\xor_ln124_172_reg_29142[3]_i_3_n_0 ),
        .\xor_ln124_172_reg_29142_reg[4] (\xor_ln124_172_reg_29142[4]_i_3_n_0 ),
        .\xor_ln124_172_reg_29142_reg[4]_0 (or_ln134_80_fu_13323_p3),
        .\xor_ln124_172_reg_29142_reg[5] (\xor_ln124_172_reg_29142[5]_i_2_n_0 ),
        .\xor_ln124_172_reg_29142_reg[6] (\xor_ln124_172_reg_29142[6]_i_2_n_0 ),
        .\xor_ln124_172_reg_29142_reg[7] ({xor_ln124_236_fu_17905_p2[7:3],xor_ln124_236_fu_17905_p2[1:0]}),
        .\xor_ln124_172_reg_29142_reg[7]_0 (xor_ln124_108_reg_28405),
        .\xor_ln124_172_reg_29142_reg[7]_1 (\xor_ln124_172_reg_29142[7]_i_2_n_0 ),
        .\xor_ln124_173_reg_29148_reg[2] (\xor_ln124_173_reg_29148[2]_i_2_n_0 ),
        .\xor_ln124_173_reg_29148_reg[3] (\xor_ln124_173_reg_29148[3]_i_2_n_0 ),
        .\xor_ln124_173_reg_29148_reg[4] (\xor_ln124_173_reg_29148[4]_i_2_n_0 ),
        .\xor_ln124_173_reg_29148_reg[5] (\xor_ln124_173_reg_29148[5]_i_2_n_0 ),
        .\xor_ln124_173_reg_29148_reg[7] ({\reg_2138_reg_n_0_[7] ,\reg_2138_reg_n_0_[6] ,\reg_2138_reg_n_0_[5] ,\reg_2138_reg_n_0_[4] ,\reg_2138_reg_n_0_[3] ,\reg_2138_reg_n_0_[2] ,\reg_2138_reg_n_0_[1] ,\reg_2138_reg_n_0_[0] }),
        .\xor_ln124_173_reg_29148_reg[7]_0 (xor_ln124_109_reg_28410),
        .\xor_ln124_174_reg_29154_reg[3] (x_assign_105_reg_29043),
        .\xor_ln124_174_reg_29154_reg[5] (or_ln134_68_fu_13069_p3),
        .\xor_ln124_174_reg_29154_reg[5]_0 (or_ln134_67_fu_13063_p3),
        .\xor_ln124_174_reg_29154_reg[7] (xor_ln124_110_reg_28415),
        .\xor_ln124_175_reg_29160_reg[3] (x_assign_123_reg_29096),
        .\xor_ln124_175_reg_29160_reg[7] (xor_ln124_111_reg_28420),
        .\xor_ln124_181_reg_29382_reg[2] (\xor_ln124_181_reg_29382[2]_i_2_n_0 ),
        .\xor_ln124_181_reg_29382_reg[3] (\xor_ln124_181_reg_29382[3]_i_2_n_0 ),
        .\xor_ln124_181_reg_29382_reg[4] (\xor_ln124_181_reg_29382[4]_i_2_n_0 ),
        .\xor_ln124_181_reg_29382_reg[5] (or_ln134_85_fu_15110_p3),
        .\xor_ln124_181_reg_29382_reg[5]_0 (or_ln134_86_fu_15116_p3),
        .\xor_ln124_183_reg_29387_reg[7] (xor_ln124_143_reg_28796),
        .\xor_ln124_188_reg_29270_reg[3] (clefia_s1_U_n_435),
        .\xor_ln124_188_reg_29270_reg[4] (clefia_s1_U_n_434),
        .\xor_ln124_188_reg_29270_reg[4]_0 (xor_ln124_124_reg_28593[4:3]),
        .\xor_ln124_189_reg_29276_reg[5] (clefia_s1_U_n_429),
        .\xor_ln124_189_reg_29276_reg[7] ({\reg_2146_reg_n_0_[7] ,\reg_2146_reg_n_0_[6] ,\reg_2146_reg_n_0_[5] ,\reg_2146_reg_n_0_[4] ,\reg_2146_reg_n_0_[3] ,\reg_2146_reg_n_0_[2] ,\reg_2146_reg_n_0_[1] ,\reg_2146_reg_n_0_[0] }),
        .\xor_ln124_189_reg_29276_reg[7]_0 (xor_ln124_125_reg_28598),
        .\xor_ln124_190_reg_29282_reg[7] ({xor_ln124_254_fu_19093_p2[7],xor_ln124_254_fu_19093_p2[5]}),
        .\xor_ln124_191_reg_29288_reg[2] (x_assign_117_reg_29204[2:0]),
        .\xor_ln124_191_reg_29288_reg[2]_0 (clefia_s1_U_n_343),
        .\xor_ln124_191_reg_29288_reg[7] (clefia_s1_q3),
        .\xor_ln124_191_reg_29288_reg[7]_0 (reg_2155),
        .\xor_ln124_191_reg_29288_reg[7]_1 ({xor_ln124_127_reg_28608[7:6],xor_ln124_127_reg_28608[1:0]}),
        .\xor_ln124_205_reg_29424_reg[2] (clefia_s1_U_n_336),
        .\xor_ln124_205_reg_29424_reg[3] (clefia_s1_U_n_499),
        .\xor_ln124_205_reg_29424_reg[4] (clefia_s1_U_n_488),
        .\xor_ln124_205_reg_29424_reg[5] (clefia_s1_U_n_266),
        .\xor_ln124_205_reg_29424_reg[7] (xor_ln124_141_reg_28786),
        .\xor_ln124_206_reg_29461_reg[7] (or_ln134_97_reg_29414),
        .\xor_ln124_206_reg_29461_reg[7]_0 (reg_2185),
        .\xor_ln124_206_reg_29461_reg[7]_1 (xor_ln124_142_reg_28791),
        .\xor_ln124_207_reg_29430_reg[2] (clefia_s1_U_n_419),
        .\xor_ln124_220_reg_29634_reg[4] (or_ln134_104_fu_16733_p3),
        .\xor_ln124_220_reg_29634_reg[7] ({xor_ln124_284_fu_21301_p2[7],xor_ln124_284_fu_21301_p2[5],xor_ln124_284_fu_21301_p2[3:2],xor_ln124_284_fu_21301_p2[0]}),
        .\xor_ln124_222_reg_29644_reg[7] ({xor_ln124_286_fu_21357_p2[7:5],xor_ln124_286_fu_21357_p2[3:2]}),
        .\xor_ln124_222_reg_29644_reg[7]_0 (xor_ln124_158_reg_28979),
        .\xor_ln124_236_reg_29822_reg[3] (x_assign_150_reg_29690),
        .\xor_ln124_236_reg_29822_reg[3]_0 (x_assign_151_reg_29696),
        .\xor_ln124_236_reg_29822_reg[4] (or_ln134_111_fu_17859_p3),
        .\xor_ln124_236_reg_29822_reg[4]_0 (or_ln134_112_fu_17865_p3),
        .\xor_ln124_236_reg_29822_reg[5] (xor_ln124_300_fu_22433_p2[5:1]),
        .\xor_ln124_236_reg_29822_reg[7] (xor_ln124_172_reg_29142),
        .\xor_ln124_236_reg_29822_reg[7]_0 ({\reg_2163_reg_n_0_[7] ,\reg_2163_reg_n_0_[6] ,\reg_2163_reg_n_0_[5] ,\reg_2163_reg_n_0_[4] ,\reg_2163_reg_n_0_[3] ,\reg_2163_reg_n_0_[2] ,\reg_2163_reg_n_0_[1] ,\reg_2163_reg_n_0_[0] }),
        .\xor_ln124_236_reg_29822_reg[7]_1 ({\reg_2170_reg_n_0_[7] ,\reg_2170_reg_n_0_[6] ,\reg_2170_reg_n_0_[5] ,\reg_2170_reg_n_0_[4] ,\reg_2170_reg_n_0_[3] ,\reg_2170_reg_n_0_[2] ,\reg_2170_reg_n_0_[1] ,\reg_2170_reg_n_0_[0] }),
        .\xor_ln124_252_reg_30010_reg[4] (or_ln134_120_fu_18997_p3),
        .\xor_ln124_252_reg_30010_reg[7] (xor_ln124_188_reg_29270),
        .\xor_ln124_253_reg_30015_reg[7] (xor_ln124_293_fu_23328_p2),
        .\xor_ln124_254_reg_30020_reg[7] (xor_ln124_190_reg_29282),
        .\xor_ln124_270_reg_30208_reg[3] (x_assign_172_reg_30050),
        .\xor_ln124_270_reg_30208_reg[4] (or_ln134_130_fu_20141_p3),
        .\xor_ln124_284_reg_30386_reg[7] (reg_2116),
        .\xor_ln124_284_reg_30386_reg[7]_0 (xor_ln124_220_reg_29634),
        .\xor_ln124_286_reg_30396_reg[3] (x_assign_184_reg_30238),
        .\xor_ln124_286_reg_30396_reg[7] (reg_2123),
        .\xor_ln124_286_reg_30396_reg[7]_0 (xor_ln124_222_reg_29644),
        .\xor_ln124_28_reg_27610_reg[7] ({xor_ln124_92_fu_7702_p2[7:6],xor_ln124_92_fu_7702_p2[2:0]}),
        .\xor_ln124_293_reg_30727_reg[7] (xor_ln124_253_reg_30015),
        .\xor_ln124_293_reg_30727_reg[7]_0 (reg_2110),
        .\xor_ln124_295_reg_30737_reg[3] (x_assign_213_reg_30648),
        .\xor_ln124_295_reg_30737_reg[7] ({\reg_2130_reg_n_0_[7] ,\reg_2130_reg_n_0_[6] ,\reg_2130_reg_n_0_[5] ,\reg_2130_reg_n_0_[4] ,\reg_2130_reg_n_0_[3] ,\reg_2130_reg_n_0_[2] ,\reg_2130_reg_n_0_[1] ,\reg_2130_reg_n_0_[0] }),
        .\xor_ln124_295_reg_30737_reg[7]_0 (xor_ln124_255_reg_30025),
        .\xor_ln124_29_reg_27616_reg[2] (clefia_s0_U_n_441),
        .\xor_ln124_29_reg_27616_reg[3] (clefia_s0_U_n_499),
        .\xor_ln124_29_reg_27616_reg[5] (clefia_s0_U_n_435),
        .\xor_ln124_301_reg_30579_reg[7] (xor_ln124_341_fu_26004_p2),
        .\xor_ln124_302_reg_30584_reg[3] (x_assign_196_reg_30426),
        .\xor_ln124_302_reg_30584_reg[4] (or_ln134_146_fu_22405_p3),
        .\xor_ln124_302_reg_30584_reg[7] (xor_ln124_238_reg_29832),
        .\xor_ln124_309_reg_30860_reg[7] ({xor_ln124_333_fu_25326_p2[7:5],xor_ln124_333_fu_25326_p2[2:0]}),
        .\xor_ln124_309_reg_30860_reg[7]_0 (xor_ln124_269_reg_30203),
        .\xor_ln124_30_reg_27622_reg[7] ({xor_ln124_94_fu_7758_p2[7:5],xor_ln124_94_fu_7758_p2[2]}),
        .\xor_ln124_325_reg_30974_reg[7] (reg_2202),
        .\xor_ln124_325_reg_30974_reg[7]_0 (xor_ln124_285_reg_30391),
        .\xor_ln124_327_reg_30980_reg[7] (xor_ln124_287_reg_30401),
        .\xor_ln124_332_reg_31043_reg[4] (xor_ln124_308_reg_30855[4:3]),
        .\xor_ln124_333_reg_31049_reg[5] (clefia_s1_U_n_390),
        .\xor_ln124_333_reg_31049_reg[7] ({z_161_reg_30986[7:5],z_161_reg_30986[2:0]}),
        .\xor_ln124_333_reg_31049_reg[7]_0 (xor_ln124_309_reg_30860),
        .\xor_ln124_334_reg_31055_reg[7] ({xor_ln124_310_reg_30865[7:5],xor_ln124_310_reg_30865[1:0]}),
        .\xor_ln124_341_reg_31171_reg[7] (xor_ln124_301_reg_30579),
        .\xor_ln124_360_reg_31281_reg[7] (xor_ln124_324_reg_31033),
        .\xor_ln124_361_reg_31286_reg[7] (xor_ln124_325_reg_30974),
        .\xor_ln124_361_reg_31286_reg[7]_0 (reg_2197),
        .\xor_ln124_362_reg_31291_reg[7] (xor_ln124_326_reg_31038),
        .\xor_ln124_363_reg_31296_reg[7] (xor_ln124_327_reg_30980),
        .\xor_ln124_363_reg_31296_reg[7]_0 (reg_2211),
        .\xor_ln124_37_reg_27793_reg[5] (or_ln134_13_fu_4915_p3),
        .\xor_ln124_37_reg_27793_reg[7] (pt_load_1_reg_27205),
        .\xor_ln124_39_reg_27798_reg[7] (pt_load_3_reg_27267),
        .\xor_ln124_42_reg_27451_reg[3] (x_assign_5_reg_27405),
        .\xor_ln124_42_reg_27451_reg[5] ({or_ln134_3_fu_3561_p3[7:6],or_ln134_3_fu_3561_p3[1:0]}),
        .\xor_ln124_44_reg_27717_reg[3] (clefia_s1_U_n_418),
        .\xor_ln124_44_reg_27717_reg[4] (clefia_s1_U_n_417),
        .\xor_ln124_44_reg_27717_reg[5] (xor_ln124_20_reg_27562[5]),
        .\xor_ln124_44_reg_27717_reg[7] ({xor_ln124_108_fu_8834_p2[7:5],xor_ln124_108_fu_8834_p2[2]}),
        .\xor_ln124_45_reg_27723_reg[5] (clefia_s1_U_n_323),
        .\xor_ln124_45_reg_27723_reg[7] (clefia_s1_q5),
        .\xor_ln124_45_reg_27723_reg[7]_0 ({xor_ln124_21_reg_27604[7:5],xor_ln124_21_reg_27604[2:0]}),
        .\xor_ln124_46_reg_27729_reg[3] (clefia_s1_U_n_280),
        .\xor_ln124_46_reg_27729_reg[4] (clefia_s1_U_n_279),
        .\xor_ln124_46_reg_27729_reg[5] (xor_ln124_22_reg_27644[5:3]),
        .\xor_ln124_47_reg_27735_reg[2] (clefia_s1_U_n_467),
        .\xor_ln124_47_reg_27735_reg[3] (xor_ln124_23_fu_4034_p2[3]),
        .\xor_ln124_47_reg_27735_reg[4] (clefia_s1_U_n_466),
        .\xor_ln124_47_reg_27735_reg[7] ({xor_ln124_64_reg_27384[7:4],xor_ln124_64_reg_27384[1:0]}),
        .\xor_ln124_47_reg_27735_reg[7]_0 (clefia_s1_q4),
        .\xor_ln124_47_reg_27735_reg[7]_1 (reg_2100),
        .\xor_ln124_47_reg_27735_reg[7]_2 ({or_ln134_3_reg_27599[7:4],or_ln134_3_reg_27599[2:0]}),
        .\xor_ln124_5_reg_27435_reg[7] ({xor_ln124_76_fu_6570_p2[7:6],xor_ln124_76_fu_6570_p2[3]}),
        .\xor_ln124_60_reg_27867_reg[7] ({xor_ln124_124_fu_9966_p2[7],xor_ln124_124_fu_9966_p2[5],xor_ln124_124_fu_9966_p2[3:0]}),
        .\xor_ln124_60_reg_27867_reg[7]_0 (pt_load_reg_27190_pp0_iter1_reg),
        .\xor_ln124_60_reg_27867_reg[7]_1 (or_ln134_23_reg_27809),
        .\xor_ln124_62_reg_27872_reg[7] ({xor_ln124_126_fu_10022_p2[7:6],xor_ln124_126_fu_10022_p2[3:1]}),
        .\xor_ln124_63_reg_27841_reg[2] (clefia_s1_U_n_330),
        .\xor_ln124_63_reg_27841_reg[7] (clefia_s1_q2),
        .\xor_ln124_64_reg_27384_reg[5] (clefia_s0_U_n_50),
        .\xor_ln124_64_reg_27384_reg[5]_0 (or_ln134_1_fu_3555_p3[7:6]),
        .\xor_ln124_76_reg_28029_reg[7] (xor_ln124_5_reg_27435),
        .\xor_ln124_78_reg_28039_reg[3] (x_assign_28_reg_27897),
        .\xor_ln124_78_reg_28039_reg[4] (or_ln134_34_fu_6542_p3),
        .\xor_ln124_78_reg_28039_reg[7] (xor_ln124_14_reg_27488),
        .\xor_ln124_92_reg_28217_reg[7] ({xor_ln124_156_fu_12230_p2[7],xor_ln124_156_fu_12230_p2[5:1]}),
        .\xor_ln124_92_reg_28217_reg[7]_0 (xor_ln124_28_reg_27610),
        .\xor_ln124_94_reg_28227_reg[5] (or_ln134_28_fu_7486_p3),
        .\xor_ln124_94_reg_28227_reg[5]_0 (or_ln134_27_fu_7480_p3),
        .\xor_ln124_94_reg_28227_reg[7] (xor_ln124_30_reg_27622));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s1_ROM_AUTO_1R clefia_s1_U
       (.ADDRBWRADDR({control_s_axi_U_n_0,control_s_axi_U_n_1,control_s_axi_U_n_2,control_s_axi_U_n_3,control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7}),
        .D({xor_ln124_47_fu_4615_p2[5],xor_ln124_47_fu_4615_p2[3]}),
        .DOADO({q1_reg[7:4],q1_reg[0]}),
        .Q({reg_2100[5:4],reg_2100[2]}),
        .\ap_CS_fsm_reg[2] (clefia_s1_U_n_195),
        .\ap_CS_fsm_reg[4] (clefia_s1_U_n_186),
        .\ap_CS_fsm_reg[6] (clefia_s1_U_n_250),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(clefia_s1_U_n_245),
        .ap_enable_reg_pp0_iter1_reg_0(clefia_s1_U_n_258),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(clefia_s1_U_n_171),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(clefia_s1_U_n_103),
        .ap_enable_reg_pp0_iter3_reg_0({clefia_s1_U_n_106,clefia_s1_U_n_107,clefia_s1_U_n_108,clefia_s1_U_n_109,clefia_s1_U_n_110,clefia_s1_U_n_111,clefia_s1_U_n_112,clefia_s1_U_n_113}),
        .ap_enable_reg_pp0_iter3_reg_1({clefia_s1_U_n_130,clefia_s1_U_n_131,clefia_s1_U_n_132,clefia_s1_U_n_133,clefia_s1_U_n_134,clefia_s1_U_n_135,clefia_s1_U_n_136,clefia_s1_U_n_137}),
        .ap_enable_reg_pp0_iter3_reg_2(clefia_s1_U_n_182),
        .ap_ready(ap_ready),
        .ce012(ce012),
        .ce211(ce211),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_address01(clefia_s1_address01),
        .clefia_s1_address0110_out(clefia_s1_address0110_out),
        .clefia_s1_address0111_out(clefia_s1_address0111_out),
        .clefia_s1_address0112_out(clefia_s1_address0112_out),
        .clefia_s1_address0113_out(clefia_s1_address0113_out),
        .clefia_s1_address0114_out(clefia_s1_address0114_out),
        .clefia_s1_address0115_out(clefia_s1_address0115_out),
        .clefia_s1_address0116_out(clefia_s1_address0116_out),
        .clefia_s1_address0117_out(clefia_s1_address0117_out),
        .clefia_s1_address0118_out(clefia_s1_address0118_out),
        .clefia_s1_address0119_out(clefia_s1_address0119_out),
        .clefia_s1_address019_out(clefia_s1_address019_out),
        .clefia_s1_address11(clefia_s1_address11),
        .clefia_s1_address116_out(clefia_s1_address116_out),
        .clefia_s1_address117_out(clefia_s1_address117_out),
        .clefia_s1_address118_out(clefia_s1_address118_out),
        .clefia_s1_address21(clefia_s1_address21),
        .clefia_s1_address213_out(clefia_s1_address213_out),
        .clefia_s1_address214_out(clefia_s1_address214_out),
        .clefia_s1_address215_out(clefia_s1_address215_out),
        .clefia_s1_address31(clefia_s1_address31),
        .clefia_s1_address312_out(clefia_s1_address312_out),
        .clefia_s1_ce4(clefia_s1_ce4),
        .clefia_s1_ce5(clefia_s1_ce5),
        .ct_address01(ct_address01),
        .ct_ce07(ct_ce07),
        .or_ln134_100_fu_17689_p3(or_ln134_100_fu_17689_p3),
        .or_ln134_102_fu_17701_p3(or_ln134_102_fu_17701_p3),
        .or_ln134_103_fu_16727_p3(or_ln134_103_fu_16727_p3),
        .or_ln134_105_fu_16739_p3(or_ln134_105_fu_16739_p3),
        .or_ln134_106_fu_16745_p3(or_ln134_106_fu_16745_p3),
        .or_ln134_107_fu_18815_p3(or_ln134_107_fu_18815_p3),
        .or_ln134_108_fu_18821_p3(or_ln134_108_fu_18821_p3),
        .or_ln134_10_fu_3692_p3(or_ln134_10_fu_3692_p3),
        .or_ln134_110_fu_18833_p3(or_ln134_110_fu_18833_p3),
        .or_ln134_113_fu_17871_p3(or_ln134_113_fu_17871_p3),
        .or_ln134_114_fu_17877_p3(or_ln134_114_fu_17877_p3),
        .or_ln134_115_fu_19947_p3(or_ln134_115_fu_19947_p3),
        .or_ln134_116_fu_19953_p3(or_ln134_116_fu_19953_p3),
        .or_ln134_119_fu_18991_p3(or_ln134_119_fu_18991_p3),
        .or_ln134_11_fu_5378_p3(or_ln134_11_fu_5378_p3),
        .or_ln134_121_fu_19003_p3(or_ln134_121_fu_19003_p3),
        .or_ln134_122_fu_19009_p3(or_ln134_122_fu_19009_p3),
        .or_ln134_123_fu_21079_p3(or_ln134_123_fu_21079_p3),
        .or_ln134_124_fu_21085_p3(or_ln134_124_fu_21085_p3),
        .or_ln134_127_fu_20123_p3(or_ln134_127_fu_20123_p3),
        .or_ln134_128_fu_20129_p3(or_ln134_128_fu_20129_p3),
        .or_ln134_129_fu_20135_p3(or_ln134_129_fu_20135_p3),
        .or_ln134_12_reg_27787(or_ln134_12_reg_27787),
        .\or_ln134_12_reg_27787_reg[0] (clefia_s1_U_n_431),
        .\or_ln134_12_reg_27787_reg[1] (clefia_s1_U_n_430),
        .\or_ln134_12_reg_27787_reg[6] (clefia_s1_U_n_501),
        .or_ln134_131_fu_22211_p3(or_ln134_131_fu_22211_p3),
        .or_ln134_132_fu_22217_p3(or_ln134_132_fu_22217_p3),
        .or_ln134_133_fu_22223_p3({or_ln134_133_fu_22223_p3[7],or_ln134_133_fu_22223_p3[5:2]}),
        .or_ln134_135_fu_21255_p3(or_ln134_135_fu_21255_p3),
        .or_ln134_136_fu_21261_p3(or_ln134_136_fu_21261_p3),
        .or_ln134_137_fu_21267_p3(or_ln134_137_fu_21267_p3),
        .or_ln134_141_fu_23268_p3({or_ln134_141_fu_23268_p3[7:6],or_ln134_141_fu_23268_p3[1:0]}),
        .or_ln134_142_fu_23274_p3(or_ln134_142_fu_23274_p3[7:6]),
        .or_ln134_143_fu_22387_p3(or_ln134_143_fu_22387_p3),
        .or_ln134_144_fu_22393_p3(or_ln134_144_fu_22393_p3),
        .or_ln134_145_fu_22399_p3({or_ln134_145_fu_22399_p3[7:5],or_ln134_145_fu_22399_p3[1]}),
        .or_ln134_147_fu_24126_p3(or_ln134_147_fu_24126_p3),
        .or_ln134_149_fu_24138_p3({or_ln134_149_fu_24138_p3[7:6],or_ln134_149_fu_24138_p3[1:0]}),
        .or_ln134_14_fu_4921_p3({or_ln134_14_fu_4921_p3[7:6],or_ln134_14_fu_4921_p3[4:2]}),
        .or_ln134_150_fu_24144_p3(or_ln134_150_fu_24144_p3[7:6]),
        .or_ln134_151_fu_23914_p3(or_ln134_151_fu_23914_p3),
        .or_ln134_153_fu_24004_p3(or_ln134_153_fu_24004_p3),
        .or_ln134_154_fu_24010_p3(or_ln134_154_fu_24010_p3),
        .or_ln134_155_fu_25032_p3(or_ln134_155_fu_25032_p3),
        .or_ln134_156_fu_25038_p3({or_ln134_156_fu_25038_p3[7:2],or_ln134_156_fu_25038_p3[0]}),
        .or_ln134_157_fu_24793_p3(or_ln134_157_fu_24793_p3[7]),
        .or_ln134_158_fu_24799_p3(or_ln134_158_fu_24799_p3[7:6]),
        .or_ln134_161_fu_25265_p3(or_ln134_161_fu_25265_p3),
        .or_ln134_162_fu_25271_p3(or_ln134_162_fu_25271_p3),
        .or_ln134_163_fu_25932_p3(or_ln134_163_fu_25932_p3),
        .or_ln134_164_fu_25938_p3(or_ln134_164_fu_25938_p3),
        .or_ln134_166_fu_25950_p3(or_ln134_166_fu_25950_p3[7:6]),
        .or_ln134_19_reg_27903(or_ln134_19_reg_27903),
        .\or_ln134_1_reg_27594_reg[2] (clefia_s1_U_n_467),
        .or_ln134_20_reg_27921(or_ln134_20_reg_27921),
        .or_ln134_29_fu_7492_p3(or_ln134_29_fu_7492_p3),
        .or_ln134_30_fu_7498_p3(or_ln134_30_fu_7498_p3),
        .or_ln134_31_fu_6524_p3(or_ln134_31_fu_6524_p3),
        .or_ln134_32_fu_6530_p3(or_ln134_32_fu_6530_p3),
        .or_ln134_33_fu_6536_p3(or_ln134_33_fu_6536_p3),
        .or_ln134_37_fu_8624_p3(or_ln134_37_fu_8624_p3),
        .or_ln134_38_fu_8630_p3(or_ln134_38_fu_8630_p3),
        .or_ln134_39_fu_7656_p3(or_ln134_39_fu_7656_p3),
        .or_ln134_40_fu_7662_p3(or_ln134_40_fu_7662_p3),
        .or_ln134_42_fu_7674_p3(or_ln134_42_fu_7674_p3),
        .or_ln134_45_fu_9756_p3(or_ln134_45_fu_9756_p3),
        .or_ln134_46_fu_9762_p3(or_ln134_46_fu_9762_p3),
        .or_ln134_48_fu_8794_p3(or_ln134_48_fu_8794_p3),
        .or_ln134_49_fu_8800_p3(or_ln134_49_fu_8800_p3),
        .or_ln134_50_fu_8806_p3(or_ln134_50_fu_8806_p3),
        .or_ln134_51_fu_10876_p3(or_ln134_51_fu_10876_p3),
        .or_ln134_52_fu_10882_p3(or_ln134_52_fu_10882_p3),
        .or_ln134_55_fu_9920_p3(or_ln134_55_fu_9920_p3),
        .or_ln134_56_fu_9926_p3(or_ln134_56_fu_9926_p3),
        .or_ln134_58_fu_9938_p3(or_ln134_58_fu_9938_p3),
        .or_ln134_5_fu_3596_p3(or_ln134_5_fu_3596_p3),
        .or_ln134_60_fu_12014_p3(or_ln134_60_fu_12014_p3),
        .or_ln134_61_fu_12020_p3(or_ln134_61_fu_12020_p3),
        .or_ln134_62_fu_12026_p3(or_ln134_62_fu_12026_p3),
        .or_ln134_63_fu_11052_p3(or_ln134_63_fu_11052_p3),
        .or_ln134_64_fu_11058_p3(or_ln134_64_fu_11058_p3),
        .or_ln134_65_fu_11064_p3(or_ln134_65_fu_11064_p3),
        .or_ln134_69_fu_13075_p3({or_ln134_69_fu_13075_p3[7:6],or_ln134_69_fu_13075_p3[1:0]}),
        .or_ln134_70_fu_13081_p3(or_ln134_70_fu_13081_p3[7:6]),
        .or_ln134_71_fu_12184_p3(or_ln134_71_fu_12184_p3),
        .or_ln134_72_fu_12190_p3(or_ln134_72_fu_12190_p3),
        .or_ln134_73_fu_12196_p3(or_ln134_73_fu_12196_p3),
        .or_ln134_75_fu_13967_p3(or_ln134_75_fu_13967_p3),
        .or_ln134_77_fu_13979_p3(or_ln134_77_fu_13979_p3),
        .or_ln134_78_fu_13985_p3({or_ln134_78_fu_13985_p3[7:6],or_ln134_78_fu_13985_p3[4:2]}),
        .or_ln134_83_fu_15573_p3(or_ln134_83_fu_15573_p3),
        .or_ln134_84_fu_15579_p3(or_ln134_84_fu_15579_p3),
        .or_ln134_91_fu_16551_p3(or_ln134_91_fu_16551_p3),
        .or_ln134_92_fu_16557_p3(or_ln134_92_fu_16557_p3),
        .or_ln134_94_fu_16569_p3(or_ln134_94_fu_16569_p3),
        .or_ln134_99_fu_17683_p3(or_ln134_99_fu_17683_p3),
        .\pt_load_10_reg_27359_reg[7] (xor_ln124_30_fu_3775_p2),
        .\pt_load_11_reg_27395_reg[7] (xor_ln124_31_fu_3802_p2),
        .\pt_load_2_reg_27236_reg[1] (clefia_s1_U_n_416),
        .\pt_load_2_reg_27236_reg[2] (clefia_s1_U_n_329),
        .\pt_load_2_reg_27236_reg[3] (clefia_s1_U_n_415),
        .\pt_load_2_reg_27236_reg[4] (clefia_s1_U_n_328),
        .\pt_load_2_reg_27236_reg[7] (clefia_s1_U_n_500),
        .\pt_load_8_reg_27298_reg[7] (xor_ln124_28_fu_3720_p2),
        .\pt_load_9_reg_27329_reg[7] (xor_ln124_29_fu_3747_p2),
        .q0_reg_0(clefia_s1_q0),
        .q0_reg_1(clefia_s1_q2),
        .q0_reg_10({clefia_s1_U_n_514,clefia_s1_U_n_515,clefia_s1_U_n_516,clefia_s1_U_n_517,clefia_s1_U_n_518,clefia_s1_U_n_519,clefia_s1_U_n_520,clefia_s1_U_n_521}),
        .q0_reg_11(clefia_s0_U_n_67),
        .q0_reg_12(clefia_s0_U_n_68),
        .q0_reg_13(clefia_s0_U_n_69),
        .q0_reg_14(xor_ln124_342_reg_31176),
        .q0_reg_15(control_s_axi_U_n_125),
        .q0_reg_16(xor_ln124_303_reg_30589),
        .q0_reg_17(xor_ln124_63_reg_27841),
        .q0_reg_18(xor_ln124_47_reg_27735),
        .q0_reg_19(clefia_s0_U_n_236),
        .q0_reg_2({clefia_s1_U_n_73,clefia_s1_U_n_74,clefia_s1_U_n_75,clefia_s1_U_n_76,clefia_s1_U_n_77,clefia_s1_U_n_78,clefia_s1_U_n_79,clefia_s1_U_n_80}),
        .q0_reg_3({clefia_s1_U_n_114,clefia_s1_U_n_115,clefia_s1_U_n_116,clefia_s1_U_n_117,clefia_s1_U_n_118,clefia_s1_U_n_119,clefia_s1_U_n_120,clefia_s1_U_n_121}),
        .q0_reg_4(clefia_s1_U_n_390),
        .q0_reg_5({x_assign_119_fu_13885_p3[4],clefia_s1_U_n_408,clefia_s1_U_n_409,clefia_s1_U_n_410}),
        .q0_reg_6({clefia_s1_U_n_411,clefia_s1_U_n_412}),
        .q0_reg_7(x_assign_119_fu_13885_p3[3:2]),
        .q0_reg_8({clefia_s1_U_n_423,clefia_s1_U_n_424,clefia_s1_U_n_425}),
        .q0_reg_9({clefia_s1_U_n_426,clefia_s1_U_n_427,clefia_s1_U_n_428}),
        .q0_reg_i_107__0_0(or_ln134_134_fu_22229_p3),
        .q0_reg_i_113__0_0(or_ln134_74_fu_12202_p3),
        .q0_reg_i_152_0(xor_ln124_222_reg_29644),
        .q0_reg_i_152_1(xor_ln124_236_reg_29822),
        .q0_reg_i_152_2(xor_ln124_206_reg_29461),
        .q0_reg_i_172__0_0(or_ln134_120_fu_18997_p3),
        .q0_reg_i_21_0(xor_ln124_110_reg_28415),
        .q0_reg_i_245__0_0(or_ln134_109_fu_18827_p3),
        .q0_reg_i_24_0(xor_ln124_335_reg_31061),
        .q0_reg_i_24_1(xor_ln124_319_reg_30849),
        .q0_reg_i_24_2(xor_ln124_317_reg_30837),
        .q0_reg_i_253__0_0(or_ln134_104_fu_16733_p3),
        .q0_reg_i_259__0_0(x_assign_163_reg_29884),
        .q0_reg_i_260__0_0(x_assign_139_reg_29508),
        .q0_reg_i_33__0_0(or_ln134_130_fu_20141_p3),
        .q0_reg_i_34__0_0(or_ln134_34_fu_6542_p3),
        .q0_reg_i_34__0_1(or_ln134_66_fu_11070_p3),
        .q0_reg_i_37_0(x_assign_105_reg_29043),
        .q0_reg_i_39__0_0(x_assign_184_reg_30238),
        .q0_reg_i_55__0_0(xor_ln124_14_reg_27488),
        .q0_reg_i_56_0(xor_ln124_94_reg_28227),
        .q0_reg_i_56_1(xor_ln124_78_reg_28039),
        .q0_reg_i_90__0_0(xor_ln124_95_reg_28232),
        .q0_reg_i_91_0(xor_ln124_15_reg_27520),
        .q0_reg_i_92__0_0(xor_ln124_223_reg_29649),
        .q1_reg_0(clefia_s1_q4),
        .q1_reg_1(p_1_in),
        .q1_reg_10(x_assign_118_fu_13809_p3[3:2]),
        .q1_reg_11(xor_ln124_333_reg_31049),
        .q1_reg_12(clefia_s0_U_n_112),
        .q1_reg_13(clefia_s0_U_n_111),
        .q1_reg_14(xor_ln124_173_reg_29148),
        .q1_reg_15(xor_ln124_189_reg_29276),
        .q1_reg_2(xor_ln124_191_fu_14582_p2[5:3]),
        .q1_reg_3({clefia_s1_U_n_281,clefia_s1_U_n_282,clefia_s1_U_n_283,clefia_s1_U_n_284}),
        .q1_reg_4({clefia_s1_U_n_285,clefia_s1_U_n_286}),
        .q1_reg_5({xor_ln124_44_fu_4527_p2[7:5],xor_ln124_44_fu_4527_p2[2:0]}),
        .q1_reg_6({clefia_s1_U_n_313,clefia_s1_U_n_314}),
        .q1_reg_7(clefia_s1_U_n_323),
        .q1_reg_8(xor_ln124_45_fu_4556_p2[4:3]),
        .q1_reg_9({x_assign_118_fu_13809_p3[4],clefia_s1_U_n_509,clefia_s1_U_n_510,clefia_s1_U_n_511}),
        .q1_reg_i_100_0(xor_ln124_93_reg_28222),
        .q1_reg_i_102_0(xor_ln124_11_reg_27462),
        .q1_reg_i_105_0(xor_ln124_159_reg_28985),
        .q1_reg_i_108_0(xor_ln124_238_reg_29832),
        .q1_reg_i_122_0(or_ln134_93_fu_16563_p3),
        .q1_reg_i_124_0(or_ln134_117_fu_19959_p3),
        .q1_reg_i_133_0(x_assign_90_reg_28837),
        .q1_reg_i_139_0(x_assign_196_reg_30426),
        .q1_reg_i_262_0(or_ln134_118_fu_19965_p3),
        .q1_reg_i_28_0(xor_ln124_108_reg_28405),
        .q1_reg_i_38_0(or_ln134_68_fu_13069_p3),
        .q1_reg_i_38_1(or_ln134_67_fu_13063_p3),
        .q1_reg_i_46_0(x_assign_109_reg_28891),
        .q1_reg_i_47_0(x_assign_45_reg_28107),
        .q1_reg_i_48_0(x_assign_183_reg_29964),
        .q1_reg_i_48_1(x_assign_159_reg_29588),
        .q1_reg_i_62(pt_load_2_reg_27236),
        .q1_reg_i_63_0(xor_ln124_60_reg_27867),
        .q1_reg_i_63_1(xor_ln124_28_reg_27610),
        .q1_reg_i_63_2(xor_ln124_46_reg_27729),
        .q1_reg_i_65_0(xor_ln124_142_reg_28791),
        .q1_reg_i_66_0(xor_ln124_188_reg_29270),
        .q1_reg_i_66_1(xor_ln124_156_reg_28969),
        .q1_reg_i_66_2(xor_ln124_174_reg_29154),
        .q1_reg_i_72_0(or_ln134_27_fu_7480_p3),
        .q1_reg_i_72_1(or_ln134_28_fu_7486_p3),
        .q1_reg_i_99_0(xor_ln124_77_reg_28034),
        .q3_reg_0(clefia_s1_q3),
        .q3_reg_1(clefia_s1_q5),
        .q3_reg_10(clefia_s1_U_n_280),
        .q3_reg_11({xor_ln124_46_fu_4585_p2[7:5],xor_ln124_46_fu_4585_p2[2:0]}),
        .q3_reg_12({xor_ln124_188_fu_14492_p2[7:5],xor_ln124_188_fu_14492_p2[2:0]}),
        .q3_reg_13(xor_ln124_190_fu_14552_p2),
        .q3_reg_14(clefia_s1_U_n_327),
        .q3_reg_15({clefia_s1_U_n_331,clefia_s1_U_n_332,clefia_s1_U_n_333,clefia_s1_U_n_334}),
        .q3_reg_16({clefia_s1_U_n_335,clefia_s1_U_n_336}),
        .q3_reg_17({clefia_s1_U_n_337,clefia_s1_U_n_338}),
        .q3_reg_18(clefia_s1_U_n_417),
        .q3_reg_19(clefia_s1_U_n_418),
        .q3_reg_2(clefia_s1_U_n_48),
        .q3_reg_20(clefia_s1_U_n_429),
        .q3_reg_21(clefia_s1_U_n_466),
        .q3_reg_22({clefia_s1_U_n_468,clefia_s1_U_n_469,clefia_s1_U_n_470,clefia_s1_U_n_471}),
        .q3_reg_23({clefia_s1_U_n_472,clefia_s1_U_n_473}),
        .q3_reg_24({clefia_s1_U_n_474,clefia_s1_U_n_475}),
        .q3_reg_25({control_s_axi_U_n_25,control_s_axi_U_n_26,control_s_axi_U_n_27,control_s_axi_U_n_28,control_s_axi_U_n_29,control_s_axi_U_n_30,control_s_axi_U_n_31,control_s_axi_U_n_32}),
        .q3_reg_26(xor_ln124_175_reg_29160),
        .q3_reg_27(x_assign_127_reg_29367),
        .q3_reg_28(xor_ln124_61_reg_27835),
        .q3_reg_3({clefia_s1_U_n_49,clefia_s1_U_n_50,clefia_s1_U_n_51,clefia_s1_U_n_52,clefia_s1_U_n_53,clefia_s1_U_n_54,clefia_s1_U_n_55,clefia_s1_U_n_56}),
        .q3_reg_4({clefia_s1_U_n_57,clefia_s1_U_n_58,clefia_s1_U_n_59,clefia_s1_U_n_60,clefia_s1_U_n_61,clefia_s1_U_n_62,clefia_s1_U_n_63,clefia_s1_U_n_64}),
        .q3_reg_5({clefia_s1_U_n_65,clefia_s1_U_n_66,clefia_s1_U_n_67,clefia_s1_U_n_68,clefia_s1_U_n_69,clefia_s1_U_n_70,clefia_s1_U_n_71,clefia_s1_U_n_72}),
        .q3_reg_6(clefia_s1_U_n_266),
        .q3_reg_7({xor_ln124_207_fu_15567_p2[7:3],xor_ln124_207_fu_15567_p2[1:0]}),
        .q3_reg_8(xor_ln124_63_fu_5372_p2[4:3]),
        .q3_reg_9(clefia_s1_U_n_279),
        .q3_reg_i_121__0_0(or_ln134_111_fu_17859_p3),
        .q3_reg_i_126__0_0(x_assign_54_reg_28273),
        .q3_reg_i_174(x_assign_19_reg_27782),
        .q3_reg_i_204_0(or_ln134_112_fu_17865_p3),
        .q3_reg_i_22_0(xor_ln124_62_reg_27872),
        .q3_reg_i_22_1(xor_ln124_30_reg_27622),
        .q3_reg_i_24__0_0(xor_ln124_5_reg_27435),
        .q3_reg_i_25_0(xor_ln124_92_reg_28217),
        .q3_reg_i_25_1(xor_ln124_76_reg_28029),
        .q3_reg_i_27_0(xor_ln124_220_reg_29634),
        .q3_reg_i_32__0_0(or_ln134_44_fu_9750_p3),
        .q3_reg_i_32__0_1(or_ln134_43_fu_9744_p3),
        .q3_reg_i_34_0(or_ln134_59_fu_12008_p3),
        .q3_reg_i_36__0_0(or_ln134_47_fu_8788_p3),
        .q3_reg_i_56(pt_load_reg_27190_pp0_iter1_reg),
        .q3_reg_i_59__0_0(xor_ln124_140_reg_28781),
        .q3_reg_i_59__0_1(xor_ln124_172_reg_29142),
        .q3_reg_i_59__0_2(xor_ln124_44_reg_27717),
        .q3_reg_i_66__0_0(or_ln134_36_fu_8618_p3),
        .q3_reg_i_66__0_1(or_ln134_35_fu_8612_p3),
        .q3_reg_i_94__0_0(xor_ln124_190_reg_29282),
        .q3_reg_i_94__0_1(xor_ln124_204_reg_29456),
        .q3_reg_i_95_0(xor_ln124_158_reg_28979),
        .\reg_2104_reg[0] (clefia_s1_U_n_233),
        .\reg_2104_reg[1] (clefia_s1_U_n_234),
        .\reg_2104_reg[2] (clefia_s1_U_n_227),
        .\reg_2104_reg[3] (clefia_s1_U_n_228),
        .\reg_2104_reg[4] (clefia_s1_U_n_229),
        .\reg_2104_reg[5] (clefia_s1_U_n_230),
        .\reg_2104_reg[6] (clefia_s1_U_n_231),
        .\reg_2104_reg[7] (clefia_s1_U_n_232),
        .\reg_2110_reg[6] ({xor_ln124_157_fu_12258_p2[6:5],xor_ln124_157_fu_12258_p2[2],xor_ln124_157_fu_12258_p2[0]}),
        .\reg_2110_reg[7] ({xor_ln124_285_fu_21329_p2[7:5],xor_ln124_285_fu_21329_p2[3:2],xor_ln124_285_fu_21329_p2[0]}),
        .\reg_2110_reg[7]_0 ({xor_ln124_301_fu_22461_p2[7:6],xor_ln124_301_fu_22461_p2[3],xor_ln124_301_fu_22461_p2[0]}),
        .reg_2116117_out(reg_2116117_out),
        .reg_2116118_out(reg_2116118_out),
        .\reg_2116_reg[0] ({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .\reg_2116_reg[7] (xor_ln124_292_fu_23301_p2),
        .reg_21231(reg_21231),
        .reg_2123115_out(reg_2123115_out),
        .\reg_2123_reg[7] (xor_ln124_294_fu_23355_p2),
        .\reg_2130_reg[3] ({xor_ln124_77_fu_6598_p2[3],xor_ln124_77_fu_6598_p2[1]}),
        .\reg_2130_reg[5] ({xor_ln124_287_fu_21385_p2[5:4],xor_ln124_287_fu_21385_p2[0]}),
        .\reg_2130_reg[6] ({xor_ln124_159_fu_12314_p2[6],xor_ln124_159_fu_12314_p2[2:1]}),
        .\reg_2130_reg[7] ({xor_ln124_93_fu_7730_p2[7:6],xor_ln124_93_fu_7730_p2[3],xor_ln124_93_fu_7730_p2[1]}),
        .reg_2138112_out(reg_2138112_out),
        .\reg_2138_reg[7] (xor_ln124_310_fu_24225_p2),
        .\reg_2146_reg[5] ({xor_ln124_79_fu_6654_p2[5],xor_ln124_79_fu_6654_p2[3:2],xor_ln124_79_fu_6654_p2[0]}),
        .\reg_2146_reg[7] ({xor_ln124_221_fu_16801_p2[7],xor_ln124_221_fu_16801_p2[2:0]}),
        .\reg_2146_reg[7]_0 ({xor_ln124_109_fu_8862_p2[7],xor_ln124_109_fu_8862_p2[1:0]}),
        .\reg_2155_reg[2] (clefia_s1_U_n_343),
        .\reg_2155_reg[6] (xor_ln124_239_fu_17989_p2[6:2]),
        .\reg_2155_reg[7] ({xor_ln124_255_fu_19121_p2[7],xor_ln124_255_fu_19121_p2[4],xor_ln124_255_fu_19121_p2[2],xor_ln124_255_fu_19121_p2[0]}),
        .reg_217016_out(reg_217016_out),
        .reg_217017_out(reg_217017_out),
        .\reg_2170_reg[0] (clefia_s1_U_n_522),
        .\reg_2170_reg[1] (clefia_s1_U_n_524),
        .\reg_2170_reg[2] (clefia_s1_U_n_265),
        .\reg_2170_reg[2]_0 (clefia_s1_U_n_525),
        .\reg_2170_reg[3] (clefia_s1_U_n_264),
        .\reg_2170_reg[3]_0 (clefia_s1_U_n_527),
        .\reg_2170_reg[4] (clefia_s1_U_n_529),
        .\reg_2170_reg[5] (clefia_s1_U_n_531),
        .\reg_2170_reg[6] (clefia_s1_U_n_259),
        .\reg_2170_reg[6]_0 (clefia_s1_U_n_532),
        .\reg_2170_reg[7] (clefia_s1_U_n_246),
        .\reg_2197_reg[7] (xor_ln124_317_fu_24065_p2),
        .\reg_2202_reg[7] (xor_ln124_316_fu_24038_p2),
        .\reg_2207_reg[7] (xor_ln124_318_fu_24093_p2),
        .\tmp_325_reg_28714_reg[0] ({xor_ln124_143_fu_11182_p2[7:6],xor_ln124_143_fu_11182_p2[3:2]}),
        .\tmp_429_reg_29377_reg[0] (clefia_s1_U_n_249),
        .\tmp_549_reg_29895_reg[0] (clefia_s1_U_n_201),
        .\trunc_ln134_166_reg_28741_reg[5] ({xor_ln124_141_fu_11126_p2[5:2],xor_ln124_141_fu_11126_p2[0]}),
        .\trunc_ln134_194_reg_29194_reg[2] (clefia_s1_U_n_435),
        .\trunc_ln134_194_reg_29194_reg[3] (clefia_s1_U_n_434),
        .\trunc_ln134_214_reg_29372_reg[6] (clefia_s1_U_n_248),
        .\trunc_ln134_274_reg_29890_reg[6] (clefia_s1_U_n_200),
        .\trunc_ln134_279_reg_29916_reg[5] (clefia_s1_U_n_199),
        .\trunc_ln134_37_reg_27661_reg[1] (clefia_s1_U_n_330),
        .\trunc_ln134_390_reg_30907_reg[6] ({xor_ln124_326_fu_25091_p2[7],xor_ln124_326_fu_25091_p2[4:0]}),
        .x_assign_100_reg_29005(x_assign_100_reg_29005),
        .x_assign_102_reg_29021({x_assign_102_reg_29021[7:6],x_assign_102_reg_29021[3:0]}),
        .x_assign_103_reg_29027(x_assign_103_reg_29027),
        .x_assign_108_reg_28885({x_assign_108_reg_28885[7:4],x_assign_108_reg_28885[0]}),
        .x_assign_110_reg_28907(x_assign_110_reg_28907[7]),
        .x_assign_111_reg_28923({x_assign_111_reg_28923[7],x_assign_111_reg_28923[3:1]}),
        .x_assign_112_reg_29166({x_assign_112_reg_29166[7:6],x_assign_112_reg_29166[3:0]}),
        .x_assign_114_reg_29182({x_assign_114_reg_29182[7:6],x_assign_114_reg_29182[3:0]}),
        .x_assign_115_reg_29188(x_assign_115_reg_29188),
        .x_assign_124_reg_29299({x_assign_124_reg_29299[7:6],x_assign_124_reg_29299[3:0]}),
        .\x_assign_124_reg_29299_reg[2] (clefia_s1_U_n_419),
        .x_assign_126_reg_29315(x_assign_126_reg_29315),
        .\x_assign_127_reg_29367_reg[1] (clefia_s1_U_n_247),
        .x_assign_129_reg_29321(x_assign_129_reg_29321),
        .x_assign_136_reg_29486({x_assign_136_reg_29486[7:6],x_assign_136_reg_29486[3:0]}),
        .x_assign_138_reg_29502({x_assign_138_reg_29502[7:6],x_assign_138_reg_29502[3:0]}),
        .x_assign_13_reg_27573({x_assign_13_reg_27573[7],x_assign_13_reg_27573[3:1]}),
        .x_assign_141_reg_29524(x_assign_141_reg_29524),
        .x_assign_148_reg_29674({x_assign_148_reg_29674[7:6],x_assign_148_reg_29674[3:0]}),
        .x_assign_153_reg_29712(x_assign_153_reg_29712),
        .x_assign_156_reg_29550(x_assign_156_reg_29550[7]),
        .x_assign_157_reg_29556({x_assign_157_reg_29556[7],x_assign_157_reg_29556[3:1]}),
        .x_assign_158_reg_29572({x_assign_158_reg_29572[7:4],x_assign_158_reg_29572[0]}),
        .x_assign_15_reg_27499(x_assign_15_reg_27499),
        .x_assign_160_reg_29862({x_assign_160_reg_29862[7:6],x_assign_160_reg_29862[3:0]}),
        .x_assign_162_reg_29878({x_assign_162_reg_29878[7:6],x_assign_162_reg_29878[3:0]}),
        .\x_assign_162_reg_29878_reg[2] (clefia_s1_U_n_198),
        .\x_assign_162_reg_29878_reg[3] (clefia_s1_U_n_211),
        .\x_assign_162_reg_29878_reg[7] (clefia_s1_U_n_212),
        .\x_assign_163_reg_29884_reg[0] (clefia_s1_U_n_209),
        .\x_assign_163_reg_29884_reg[1] (clefia_s1_U_n_210),
        .x_assign_165_reg_29900(x_assign_165_reg_29900),
        .x_assign_168_reg_29738(x_assign_168_reg_29738[7]),
        .x_assign_169_reg_29744(x_assign_169_reg_29744),
        .x_assign_16_reg_27701({x_assign_16_reg_27701[7:6],x_assign_16_reg_27701[3:0]}),
        .x_assign_170_reg_29760({x_assign_170_reg_29760[7:4],x_assign_170_reg_29760[0]}),
        .x_assign_174_reg_30066(x_assign_174_reg_30066),
        .x_assign_175_reg_30072({x_assign_175_reg_30072[7:6],x_assign_175_reg_30072[3:0]}),
        .x_assign_177_reg_30088(x_assign_177_reg_30088),
        .x_assign_180_reg_29926(x_assign_180_reg_29926[7]),
        .x_assign_181_reg_29932({x_assign_181_reg_29932[7],x_assign_181_reg_29932[3:1]}),
        .x_assign_182_reg_29948({x_assign_182_reg_29948[7:4],x_assign_182_reg_29948[0]}),
        .x_assign_186_reg_30254(x_assign_186_reg_30254),
        .x_assign_187_reg_30260({x_assign_187_reg_30260[7:6],x_assign_187_reg_30260[3:0]}),
        .x_assign_189_reg_30276(x_assign_189_reg_30276),
        .x_assign_18_reg_27746({x_assign_18_reg_27746[7:6],x_assign_18_reg_27746[3:0]}),
        .x_assign_192_reg_30114({x_assign_192_reg_30114[7:4],x_assign_192_reg_30114[0]}),
        .x_assign_194_reg_30136(x_assign_194_reg_30136[7]),
        .x_assign_198_reg_30442(x_assign_198_reg_30442),
        .x_assign_199_reg_30448({x_assign_199_reg_30448[7:6],x_assign_199_reg_30448[3:0]}),
        .\x_assign_19_reg_27782_reg[0] (clefia_s1_U_n_433),
        .\x_assign_19_reg_27782_reg[2] (clefia_s1_U_n_432),
        .\x_assign_19_reg_27782_reg[3] (clefia_s1_U_n_504),
        .x_assign_201_reg_30464({x_assign_201_reg_30464[7:6],x_assign_201_reg_30464[4:0]}),
        .x_assign_204_reg_30302({x_assign_204_reg_30302[7:4],x_assign_204_reg_30302[0]}),
        .x_assign_206_reg_30324(x_assign_206_reg_30324[7]),
        .x_assign_208_reg_30610(x_assign_208_reg_30610),
        .x_assign_210_reg_30626({x_assign_210_reg_30626[7:6],x_assign_210_reg_30626[3:0]}),
        .x_assign_211_reg_30632(x_assign_211_reg_30632),
        .x_assign_218_reg_30512(x_assign_218_reg_30512[7]),
        .x_assign_219_reg_30528({x_assign_219_reg_30528[7],x_assign_219_reg_30528[3:1]}),
        .x_assign_21_reg_27655(x_assign_21_reg_27655),
        .x_assign_220_reg_30767({x_assign_220_reg_30767[7:6],x_assign_220_reg_30767[3:0]}),
        .x_assign_222_reg_30783({x_assign_222_reg_30783[7:6],x_assign_222_reg_30783[3:0]}),
        .x_assign_223_reg_30789(x_assign_223_reg_30789),
        .x_assign_228_reg_30674({x_assign_228_reg_30674[7],x_assign_228_reg_30674[3:1]}),
        .x_assign_229_reg_30680({x_assign_229_reg_30680[7],x_assign_229_reg_30680[3:1]}),
        .x_assign_231_reg_30696({x_assign_231_reg_30696[7],x_assign_231_reg_30696[3:1]}),
        .\x_assign_231_reg_30696_reg[7] (xor_ln124_319_fu_24120_p2),
        .x_assign_232_reg_30901({x_assign_232_reg_30901[7:6],x_assign_232_reg_30901[3:0]}),
        .x_assign_234_reg_30917({x_assign_234_reg_30917[7:6],x_assign_234_reg_30917[3:0]}),
        .x_assign_235_reg_30959({x_assign_235_reg_30959[7],x_assign_235_reg_30959[3:0]}),
        .\x_assign_235_reg_30959_reg[7] (xor_ln124_324_fu_25065_p2),
        .x_assign_237_reg_30923({x_assign_237_reg_30923[7:6],x_assign_237_reg_30923[4:0]}),
        .x_assign_240_reg_31001({x_assign_240_reg_31001[7],x_assign_240_reg_31001[3:1]}),
        .x_assign_243_reg_31007({x_assign_243_reg_31007[7],x_assign_243_reg_31007[1]}),
        .x_assign_244_reg_31087(x_assign_244_reg_31087[7:6]),
        .x_assign_246_reg_31103({x_assign_246_reg_31103[7:6],x_assign_246_reg_31103[3:0]}),
        .x_assign_247_reg_31109({x_assign_247_reg_31109[7:6],x_assign_247_reg_31109[3:0]}),
        .x_assign_30_reg_27909(x_assign_30_reg_27909),
        .x_assign_31_reg_27915({x_assign_31_reg_27915[7:6],x_assign_31_reg_27915[3:0]}),
        .x_assign_33_reg_27927(x_assign_33_reg_27927),
        .x_assign_38_fu_5142_p3(x_assign_38_fu_5142_p3),
        .x_assign_40_reg_28069(x_assign_40_reg_28069),
        .x_assign_42_reg_28085({x_assign_42_reg_28085[7:6],x_assign_42_reg_28085[3:0]}),
        .x_assign_43_reg_28091(x_assign_43_reg_28091),
        .x_assign_48_reg_27945({x_assign_48_reg_27945[7:4],x_assign_48_reg_27945[0]}),
        .x_assign_50_reg_27967(x_assign_50_reg_27967[7]),
        .x_assign_52_reg_28257(x_assign_52_reg_28257),
        .x_assign_55_reg_28279(x_assign_55_reg_28279),
        .x_assign_57_reg_28295({x_assign_57_reg_28295[7:6],x_assign_57_reg_28295[3:0]}),
        .x_assign_60_fu_7210_p3(x_assign_60_fu_7210_p3),
        .x_assign_61_reg_28139({x_assign_61_reg_28139[7],x_assign_61_reg_28139[3:1]}),
        .x_assign_63_reg_28171(x_assign_63_reg_28171),
        .x_assign_64_reg_28445(x_assign_64_reg_28445),
        .x_assign_66_reg_28461({x_assign_66_reg_28461[7:6],x_assign_66_reg_28461[3:0]}),
        .x_assign_67_reg_28467(x_assign_67_reg_28467),
        .x_assign_73_reg_28327(x_assign_73_reg_28327),
        .x_assign_75_reg_28359({x_assign_75_reg_28359[7],x_assign_75_reg_28359[3:1]}),
        .x_assign_78_reg_28649(x_assign_78_reg_28649),
        .x_assign_79_reg_28655({x_assign_79_reg_28655[7:6],x_assign_79_reg_28655[3:0]}),
        .x_assign_81_reg_28671(x_assign_81_reg_28671),
        .x_assign_85_reg_28515({x_assign_85_reg_28515[7],x_assign_85_reg_28515[3:1]}),
        .x_assign_87_reg_28547(x_assign_87_reg_28547),
        .x_assign_88_reg_28821(x_assign_88_reg_28821),
        .x_assign_91_reg_28843({x_assign_91_reg_28843[7:6],x_assign_91_reg_28843[3:0]}),
        .x_assign_93_reg_28859({x_assign_93_reg_28859[7:6],x_assign_93_reg_28859[3:0]}),
        .x_assign_96_reg_28697({x_assign_96_reg_28697[7:4],x_assign_96_reg_28697[0]}),
        .x_assign_98_reg_28719(x_assign_98_reg_28719[7]),
        .\xor_ln124_109_reg_28410_reg[7] (xor_ln124_45_reg_27723),
        .\xor_ln124_127_reg_28608_reg[3] (x_assign_69_reg_28483),
        .\xor_ln124_127_reg_28608_reg[4] (or_ln134_57_fu_9932_p3),
        .\xor_ln124_140_reg_28781_reg[0] (clefia_s1_U_n_523),
        .\xor_ln124_140_reg_28781_reg[2] (clefia_s1_U_n_526),
        .\xor_ln124_140_reg_28781_reg[3] (clefia_s1_U_n_528),
        .\xor_ln124_140_reg_28781_reg[4] (clefia_s1_U_n_530),
        .\xor_ln124_141_reg_28786_reg[3] (clefia_s1_U_n_499),
        .\xor_ln124_141_reg_28786_reg[4] (clefia_s1_U_n_488),
        .\xor_ln124_141_reg_28786_reg[5] (or_ln134_53_fu_10888_p3),
        .\xor_ln124_141_reg_28786_reg[5]_0 (or_ln134_54_fu_10894_p3),
        .\xor_ln124_143_reg_28796_reg[3] (x_assign_97_reg_28703),
        .\xor_ln124_143_reg_28796_reg[3]_0 (x_assign_99_reg_28735),
        .\xor_ln124_143_reg_28796_reg[3]_1 (x_assign_76_reg_28633),
        .\xor_ln124_143_reg_28796_reg[7] (xor_ln124_79_reg_28044),
        .\xor_ln124_159_reg_28985_reg[6] ({xor_ln124_223_fu_16857_p2[6],xor_ln124_223_fu_16857_p2[1]}),
        .\xor_ln124_173_reg_29148_reg[0] (clefia_s1_U_n_187),
        .\xor_ln124_173_reg_29148_reg[1] (clefia_s1_U_n_188),
        .\xor_ln124_173_reg_29148_reg[2] (clefia_s1_U_n_189),
        .\xor_ln124_173_reg_29148_reg[3] (clefia_s1_U_n_190),
        .\xor_ln124_173_reg_29148_reg[4] (clefia_s1_U_n_191),
        .\xor_ln124_173_reg_29148_reg[5] (clefia_s1_U_n_192),
        .\xor_ln124_173_reg_29148_reg[6] (clefia_s1_U_n_193),
        .\xor_ln124_173_reg_29148_reg[6]_0 ({xor_ln124_237_fu_17933_p2[6:5],xor_ln124_237_fu_17933_p2[3]}),
        .\xor_ln124_173_reg_29148_reg[7] (clefia_s1_U_n_194),
        .\xor_ln124_188_reg_29270_reg[0] (clefia_s0_U_n_434),
        .\xor_ln124_188_reg_29270_reg[1] (clefia_s0_U_n_433),
        .\xor_ln124_188_reg_29270_reg[5] (or_ln134_76_fu_13973_p3),
        .\xor_ln124_188_reg_29270_reg[5]_0 (clefia_s0_U_n_429),
        .\xor_ln124_188_reg_29270_reg[6] (clefia_s0_U_n_431),
        .\xor_ln124_188_reg_29270_reg[7] (xor_ln124_124_reg_28593),
        .\xor_ln124_188_reg_29270_reg[7]_0 (clefia_s0_U_n_430),
        .\xor_ln124_189_reg_29276_reg[6] ({xor_ln124_253_fu_19065_p2[6],xor_ln124_253_fu_19065_p2[1]}),
        .\xor_ln124_190_reg_29282_reg[0] (clefia_s0_U_n_423),
        .\xor_ln124_190_reg_29282_reg[1] (clefia_s0_U_n_422),
        .\xor_ln124_190_reg_29282_reg[2] ({clefia_s0_q5[6],clefia_s0_q5[2],clefia_s0_q5[0]}),
        .\xor_ln124_190_reg_29282_reg[3] (clefia_s0_U_n_386),
        .\xor_ln124_190_reg_29282_reg[4] (clefia_s0_U_n_381),
        .\xor_ln124_190_reg_29282_reg[5] (clefia_s0_U_n_358),
        .\xor_ln124_190_reg_29282_reg[6] (clefia_s0_U_n_418),
        .\xor_ln124_190_reg_29282_reg[7] ({\reg_2138_reg_n_0_[7] ,\reg_2138_reg_n_0_[6] ,\reg_2138_reg_n_0_[5] ,\reg_2138_reg_n_0_[4] ,\reg_2138_reg_n_0_[3] ,\reg_2138_reg_n_0_[2] ,\reg_2138_reg_n_0_[1] ,\reg_2138_reg_n_0_[0] }),
        .\xor_ln124_190_reg_29282_reg[7]_0 (xor_ln124_126_reg_28603),
        .\xor_ln124_190_reg_29282_reg[7]_1 (clefia_s0_U_n_417),
        .\xor_ln124_191_reg_29288_reg[3] (clefia_s0_U_n_309),
        .\xor_ln124_191_reg_29288_reg[3]_0 (x_assign_117_reg_29204),
        .\xor_ln124_191_reg_29288_reg[4] (clefia_s0_U_n_298),
        .\xor_ln124_191_reg_29288_reg[5] (clefia_s0_U_n_359),
        .\xor_ln124_191_reg_29288_reg[5]_0 (xor_ln124_127_reg_28608[5:2]),
        .\xor_ln124_205_reg_29424_reg[4] (or_ln134_86_fu_15116_p3[4:2]),
        .\xor_ln124_205_reg_29424_reg[4]_0 (xor_ln124_141_reg_28786[4:3]),
        .\xor_ln124_205_reg_29424_reg[5] ({q2_reg[7],q2_reg[3]}),
        .\xor_ln124_205_reg_29424_reg[7] ({xor_ln124_269_fu_20197_p2[7],xor_ln124_269_fu_20197_p2[4],xor_ln124_269_fu_20197_p2[1]}),
        .\xor_ln124_207_reg_29430_reg[0] (clefia_s0_U_n_543),
        .\xor_ln124_207_reg_29430_reg[1] (clefia_s0_U_n_542),
        .\xor_ln124_207_reg_29430_reg[3] (clefia_s0_U_n_259),
        .\xor_ln124_207_reg_29430_reg[4] (clefia_s0_U_n_253),
        .\xor_ln124_207_reg_29430_reg[4]_0 (or_ln134_85_fu_15110_p3[4:2]),
        .\xor_ln124_207_reg_29430_reg[5] (clefia_s0_U_n_349),
        .\xor_ln124_207_reg_29430_reg[6] (clefia_s0_U_n_541),
        .\xor_ln124_207_reg_29430_reg[7] ({xor_ln124_271_fu_20253_p2[7],xor_ln124_271_fu_20253_p2[3],xor_ln124_271_fu_20253_p2[1:0]}),
        .\xor_ln124_207_reg_29430_reg[7]_0 ({xor_ln124_143_reg_28796[7:3],xor_ln124_143_reg_28796[1:0]}),
        .\xor_ln124_207_reg_29430_reg[7]_1 (clefia_s0_U_n_540),
        .xor_ln124_212_fu_17728_p2({xor_ln124_212_fu_17728_p2[5:4],xor_ln124_212_fu_17728_p2[1:0]}),
        .\xor_ln124_221_reg_29639_reg[7] (xor_ln124_157_reg_28974),
        .\xor_ln124_237_reg_29827_reg[3] (x_assign_150_reg_29690),
        .\xor_ln124_237_reg_29827_reg[3]_0 (x_assign_151_reg_29696),
        .\xor_ln124_237_reg_29827_reg[3]_1 (x_assign_171_reg_29776),
        .\xor_ln124_237_reg_29827_reg[5] (or_ln134_101_fu_17695_p3),
        .\xor_ln124_255_reg_30025_reg[7] (xor_ln124_191_reg_29288),
        .\xor_ln124_255_reg_30025_reg[7]_0 (reg_2185),
        .\xor_ln124_255_reg_30025_reg[7]_1 (reg_2155),
        .\xor_ln124_268_reg_30198_reg[7] (xor_ln124_308_fu_24171_p2),
        .\xor_ln124_269_reg_30203_reg[7] (xor_ln124_205_reg_29424),
        .\xor_ln124_271_reg_30213_reg[3] (x_assign_172_reg_30050),
        .\xor_ln124_271_reg_30213_reg[3]_0 (x_assign_195_reg_30152),
        .\xor_ln124_271_reg_30213_reg[3]_1 (x_assign_193_reg_30120),
        .\xor_ln124_271_reg_30213_reg[7] (xor_ln124_207_reg_29430),
        .\xor_ln124_271_reg_30213_reg[7]_0 ({\reg_2163_reg_n_0_[7] ,\reg_2163_reg_n_0_[6] ,\reg_2163_reg_n_0_[5] ,\reg_2163_reg_n_0_[4] ,\reg_2163_reg_n_0_[3] ,\reg_2163_reg_n_0_[2] ,\reg_2163_reg_n_0_[1] ,\reg_2163_reg_n_0_[0] }),
        .\xor_ln124_285_reg_30391_reg[3] (x_assign_205_reg_30308),
        .\xor_ln124_285_reg_30391_reg[3]_0 (x_assign_207_reg_30340),
        .\xor_ln124_285_reg_30391_reg[5] (or_ln134_126_fu_21097_p3),
        .\xor_ln124_285_reg_30391_reg[5]_0 (or_ln134_125_fu_21091_p3),
        .\xor_ln124_285_reg_30391_reg[7] (xor_ln124_221_reg_29639),
        .\xor_ln124_287_reg_30401_reg[4] (or_ln134_138_fu_21273_p3),
        .\xor_ln124_28_reg_27610_reg[7] (reg_2110),
        .\xor_ln124_28_reg_27610_reg[7]_0 (pt_load_8_reg_27298),
        .\xor_ln124_292_reg_30722_reg[7] (reg_2116),
        .\xor_ln124_292_reg_30722_reg[7]_0 (xor_ln124_252_reg_30010),
        .\xor_ln124_294_reg_30732_reg[3] (x_assign_213_reg_30648),
        .\xor_ln124_294_reg_30732_reg[5] (or_ln134_139_fu_23256_p3),
        .\xor_ln124_294_reg_30732_reg[5]_0 (or_ln134_140_fu_23262_p3),
        .\xor_ln124_294_reg_30732_reg[7] (reg_2123),
        .\xor_ln124_294_reg_30732_reg[7]_0 (xor_ln124_254_reg_30020),
        .\xor_ln124_29_reg_27616_reg[2] (\xor_ln124_29_reg_27616[2]_i_2_n_0 ),
        .\xor_ln124_29_reg_27616_reg[5] (\xor_ln124_29_reg_27616[5]_i_2_n_0 ),
        .\xor_ln124_29_reg_27616_reg[7] (reg_2104),
        .\xor_ln124_29_reg_27616_reg[7]_0 (pt_load_9_reg_27329),
        .\xor_ln124_300_reg_30574_reg[7] (xor_ln124_340_fu_25977_p2),
        .\xor_ln124_301_reg_30579_reg[3] (x_assign_217_reg_30496),
        .\xor_ln124_301_reg_30579_reg[7] ({\reg_2170_reg_n_0_[7] ,\reg_2170_reg_n_0_[6] ,\reg_2170_reg_n_0_[5] ,\reg_2170_reg_n_0_[4] ,\reg_2170_reg_n_0_[3] ,\reg_2170_reg_n_0_[2] ,\reg_2170_reg_n_0_[1] ,\reg_2170_reg_n_0_[0] }),
        .\xor_ln124_301_reg_30579_reg[7]_0 (xor_ln124_237_reg_29827),
        .\xor_ln124_308_reg_30855_reg[5] (or_ln134_148_fu_24132_p3),
        .\xor_ln124_308_reg_30855_reg[7] ({xor_ln124_332_fu_25299_p2[7:5],xor_ln124_332_fu_25299_p2[2:0]}),
        .\xor_ln124_308_reg_30855_reg[7]_0 (xor_ln124_268_reg_30198),
        .\xor_ln124_30_reg_27622_reg[2] (\xor_ln124_30_reg_27622[2]_i_2_n_0 ),
        .\xor_ln124_30_reg_27622_reg[3] (x_assign_12_reg_27531),
        .\xor_ln124_30_reg_27622_reg[3]_0 (\xor_ln124_30_reg_27622[3]_i_2_n_0 ),
        .\xor_ln124_30_reg_27622_reg[4] (\xor_ln124_30_reg_27622[4]_i_2_n_0 ),
        .\xor_ln124_30_reg_27622_reg[7] ({\reg_2146_reg_n_0_[7] ,\reg_2146_reg_n_0_[6] ,\reg_2146_reg_n_0_[5] ,\reg_2146_reg_n_0_[4] ,\reg_2146_reg_n_0_[3] ,\reg_2146_reg_n_0_[2] ,\reg_2146_reg_n_0_[1] ,\reg_2146_reg_n_0_[0] }),
        .\xor_ln124_30_reg_27622_reg[7]_0 (pt_load_10_reg_27359),
        .\xor_ln124_310_reg_30865_reg[3] (x_assign_225_reg_30805),
        .\xor_ln124_310_reg_30865_reg[4] (xor_ln124_334_fu_25354_p2[4:2]),
        .\xor_ln124_310_reg_30865_reg[7] (xor_ln124_270_reg_30208),
        .\xor_ln124_311_reg_30870_reg[7] ({xor_ln124_335_fu_25382_p2[7:5],xor_ln124_335_fu_25382_p2[1:0]}),
        .\xor_ln124_316_reg_30831_reg[3] (\xor_ln124_316_reg_30831[3]_i_2_n_0 ),
        .\xor_ln124_316_reg_30831_reg[4] (\xor_ln124_316_reg_30831[4]_i_2_n_0 ),
        .\xor_ln124_316_reg_30831_reg[7] ({reg_2202[7:5],reg_2202[2:0]}),
        .\xor_ln124_316_reg_30831_reg[7]_0 (xor_ln124_292_reg_30722),
        .\xor_ln124_317_reg_30837_reg[7] (reg_2197),
        .\xor_ln124_317_reg_30837_reg[7]_0 (xor_ln124_293_reg_30727),
        .\xor_ln124_318_reg_30843_reg[7] (reg_2207),
        .\xor_ln124_318_reg_30843_reg[7]_0 (xor_ln124_294_reg_30732),
        .\xor_ln124_319_reg_30849_reg[7] (xor_ln124_295_reg_30737),
        .\xor_ln124_31_reg_27628_reg[4] (or_ln134_8_fu_3686_p3),
        .\xor_ln124_31_reg_27628_reg[7] ({xor_ln124_95_fu_7786_p2[7:6],xor_ln124_95_fu_7786_p2[4]}),
        .\xor_ln124_31_reg_27628_reg[7]_0 (pt_load_11_reg_27395),
        .\xor_ln124_324_reg_31033_reg[7] (xor_ln124_284_reg_30386),
        .\xor_ln124_324_reg_31033_reg[7]_0 (reg_2211),
        .\xor_ln124_326_reg_31038_reg[7] (z_158_reg_30891),
        .\xor_ln124_326_reg_31038_reg[7]_0 (xor_ln124_286_reg_30396),
        .\xor_ln124_332_reg_31043_reg[5] (clefia_s0_U_n_401),
        .\xor_ln124_332_reg_31043_reg[7] ({xor_ln124_308_reg_30855[7:5],xor_ln124_308_reg_30855[2:0]}),
        .\xor_ln124_333_reg_31049_reg[3] (clefia_s0_U_n_553),
        .\xor_ln124_333_reg_31049_reg[4] (clefia_s0_U_n_549),
        .\xor_ln124_333_reg_31049_reg[4]_0 (z_161_reg_30986[4:3]),
        .\xor_ln124_334_reg_31055_reg[4] (xor_ln124_310_reg_30865[4:2]),
        .\xor_ln124_335_reg_31061_reg[0] ({clefia_s0_q0[7:2],clefia_s0_q0[0]}),
        .\xor_ln124_335_reg_31061_reg[7] ({xor_ln124_311_reg_30870[7:5],xor_ln124_311_reg_30870[1:0]}),
        .\xor_ln124_340_reg_31166_reg[7] (xor_ln124_300_reg_30574),
        .xor_ln124_36_fu_5404_p2({xor_ln124_36_fu_5404_p2[5],xor_ln124_36_fu_5404_p2[1]}),
        .xor_ln124_38_fu_5430_p2({xor_ln124_38_fu_5430_p2[6:5],xor_ln124_38_fu_5430_p2[0]}),
        .\xor_ln124_44_reg_27717_reg[1] (clefia_s0_q3),
        .\xor_ln124_44_reg_27717_reg[5] (clefia_s0_U_n_419),
        .\xor_ln124_44_reg_27717_reg[7] (clefia_s0_q4),
        .\xor_ln124_44_reg_27717_reg[7]_0 ({xor_ln124_20_reg_27562[7:6],xor_ln124_20_reg_27562[4:0]}),
        .\xor_ln124_45_reg_27723_reg[3] (clefia_s0_U_n_515),
        .\xor_ln124_45_reg_27723_reg[4] (clefia_s0_U_n_514),
        .\xor_ln124_45_reg_27723_reg[4]_0 (xor_ln124_21_reg_27604[4:3]),
        .\xor_ln124_46_reg_27729_reg[5] (clefia_s0_U_n_432),
        .\xor_ln124_46_reg_27729_reg[7] ({xor_ln124_22_reg_27644[7:6],xor_ln124_22_reg_27644[2:0]}),
        .\xor_ln124_47_reg_27735_reg[2] (xor_ln124_64_reg_27384[2]),
        .\xor_ln124_47_reg_27735_reg[3] (clefia_s0_U_n_49),
        .\xor_ln124_47_reg_27735_reg[5] ({xor_ln124_111_fu_8918_p2[5:4],xor_ln124_111_fu_8918_p2[0]}),
        .\xor_ln124_47_reg_27735_reg[5]_0 ({or_ln134_1_reg_27594[5:4],or_ln134_1_reg_27594[2]}),
        .\xor_ln124_47_reg_27735_reg[5]_1 (clefia_s0_U_n_50),
        .\xor_ln124_61_reg_27835_reg[6] ({xor_ln124_125_fu_9994_p2[6:5],xor_ln124_125_fu_9994_p2[2]}),
        .\xor_ln124_63_reg_27841_reg[3] (clefia_s0_U_n_260),
        .\xor_ln124_63_reg_27841_reg[4] (clefia_s0_U_n_254),
        .\xor_ln124_63_reg_27841_reg[4]_0 (pt_load_3_reg_27267[4:3]),
        .\xor_ln124_63_reg_27841_reg[4]_1 (or_ln134_13_fu_4915_p3[4:2]),
        .\xor_ln124_63_reg_27841_reg[6] ({xor_ln124_127_fu_10050_p2[6],xor_ln124_127_fu_10050_p2[4:3],xor_ln124_127_fu_10050_p2[0]}),
        .\xor_ln124_77_reg_28034_reg[3] (x_assign_49_reg_27951),
        .\xor_ln124_77_reg_28034_reg[3]_0 (x_assign_51_reg_27983),
        .\xor_ln124_79_reg_28044_reg[3] (x_assign_28_reg_27897),
        .\xor_ln124_79_reg_28044_reg[5] (or_ln134_21_reg_27933),
        .\xor_ln124_79_reg_28044_reg[5]_0 (or_ln134_22_reg_27939),
        .\xor_ln124_93_reg_28222_reg[7] (reg_2178),
        .\xor_ln124_93_reg_28222_reg[7]_0 ({\reg_2130_reg_n_0_[7] ,\reg_2130_reg_n_0_[6] ,\reg_2130_reg_n_0_[5] ,\reg_2130_reg_n_0_[4] ,\reg_2130_reg_n_0_[3] ,\reg_2130_reg_n_0_[2] ,\reg_2130_reg_n_0_[1] ,\reg_2130_reg_n_0_[0] }),
        .\xor_ln124_93_reg_28222_reg[7]_1 (xor_ln124_29_reg_27616),
        .\xor_ln124_95_reg_28232_reg[4] (or_ln134_41_fu_7668_p3),
        .\xor_ln124_95_reg_28232_reg[7] (xor_ln124_31_reg_27628),
        .\z_161_reg_30986_reg[4] (xor_ln124_333_fu_25326_p2[4:3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi control_s_axi_U
       (.ADDRBWRADDR({control_s_axi_U_n_0,control_s_axi_U_n_1,control_s_axi_U_n_2,control_s_axi_U_n_3,control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7}),
        .D(xor_ln124_23_fu_4034_p2),
        .E(pt_ce010),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[0] (control_s_axi_U_n_120),
        .\ap_CS_fsm_reg[10] (control_s_axi_U_n_125),
        .\ap_CS_fsm_reg[14] (control_s_axi_U_n_110),
        .\ap_CS_fsm_reg[1] (pt_ce011),
        .\ap_CS_fsm_reg[1]_0 (reg_2138),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm[1]_i_4_n_0 ),
        .\ap_CS_fsm_reg[2] (pt_ce01),
        .\ap_CS_fsm_reg[4] (control_s_axi_U_n_117),
        .\ap_CS_fsm_reg[5] (control_s_axi_U_n_118),
        .\ap_CS_fsm_reg[5]_0 (pt_ce012),
        .\ap_CS_fsm_reg[9] ({control_s_axi_U_n_105,ap_NS_fsm}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(reg_2130),
        .ap_enable_reg_pp0_iter1_reg_0(reg_21000),
        .ap_enable_reg_pp0_iter1_reg_1(reg_2146),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce211(ce211),
        .clefia_s0_ce3(clefia_s0_ce3),
        .clefia_s0_ce4(clefia_s0_ce4),
        .clefia_s0_ce5(clefia_s0_ce5),
        .clefia_s1_address0114_out(clefia_s1_address0114_out),
        .clefia_s1_address11(clefia_s1_address11),
        .clefia_s1_address116_out(clefia_s1_address116_out),
        .clefia_s1_address117_out(clefia_s1_address117_out),
        .clefia_s1_address21(clefia_s1_address21),
        .clefia_s1_address213_out(clefia_s1_address213_out),
        .clefia_s1_address214_out(clefia_s1_address214_out),
        .clefia_s1_address215_out(clefia_s1_address215_out),
        .clefia_s1_address31(clefia_s1_address31),
        .clefia_s1_ce4(clefia_s1_ce4),
        .clefia_s1_ce5(clefia_s1_ce5),
        .ct_address01(ct_address01),
        .ct_address0124_out(ct_address0124_out),
        .int_ap_start_reg_0(control_s_axi_U_n_126),
        .interrupt(interrupt),
        .mem_reg_0_3_7_7_i_1(xor_ln124_367_reg_31359),
        .mem_reg_0_3_7_7_i_1_0(xor_ln124_341_reg_31171),
        .mem_reg_0_3_7_7_i_1_1(xor_ln124_335_reg_31061),
        .mem_reg_0_3_7_7_i_1_2(xor_ln124_340_reg_31166),
        .mem_reg_0_3_7_7_i_1_3(xor_ln124_360_reg_31281),
        .mem_reg_0_3_7_7_i_1_4(xor_ln124_342_reg_31176),
        .mem_reg_0_3_7_7_i_1_5(xor_ln124_343_reg_31182),
        .mem_reg_0_3_7_7_i_1_6(xor_ln124_334_reg_31055),
        .mem_reg_0_3_7_7_i_1_7(xor_ln124_332_reg_31043),
        .mem_reg_0_3_7_7_i_1_8(xor_ln124_333_reg_31049),
        .mem_reg_0_3_7_7_i_5(xor_ln124_363_reg_31296),
        .mem_reg_0_3_7_7_i_5_0(xor_ln124_361_reg_31286),
        .mem_reg_0_3_7_7_i_5_1(xor_ln124_362_reg_31291),
        .mem_reg_0_3_7_7_i_5_2(xor_ln124_366_reg_31354),
        .mem_reg_0_3_7_7_i_5_3(xor_ln124_364_reg_31344),
        .mem_reg_0_3_7_7_i_5_4(xor_ln124_365_reg_31349),
        .or_ln134_2_fu_2967_p3(or_ln134_2_fu_2967_p3),
        .or_ln134_4_fu_2973_p3(or_ln134_4_fu_2973_p3),
        .or_ln134_6_fu_3178_p3(or_ln134_6_fu_3178_p3),
        .\or_ln134_9_reg_27552_reg[7] (xor_ln124_22_fu_3839_p2),
        .p_43_in({p_43_in[7],p_43_in[5],p_43_in[0]}),
        .p_45_in({p_45_in[7:6],p_45_in[4],p_45_in[1:0]}),
        .p_47_in({p_47_in[6],p_47_in[1]}),
        .pt_ce014(pt_ce014),
        .pt_ce015(pt_ce015),
        .pt_ce01536_out(pt_ce01536_out),
        .pt_ce04(pt_ce04),
        .pt_q0(pt_q0),
        .\q0_reg[31] ({control_s_axi_U_n_25,control_s_axi_U_n_26,control_s_axi_U_n_27,control_s_axi_U_n_28,control_s_axi_U_n_29,control_s_axi_U_n_30,control_s_axi_U_n_31,control_s_axi_U_n_32}),
        .q1_reg(clefia_s1_U_n_233),
        .q1_reg_0(clefia_s1_U_n_195),
        .q1_reg_1(clefia_s1_U_n_171),
        .q1_reg_10(clefia_s1_U_n_189),
        .q1_reg_11(clefia_s1_U_n_198),
        .q1_reg_12(clefia_s1_U_n_329),
        .q1_reg_13(clefia_s1_U_n_228),
        .q1_reg_14(clefia_s1_U_n_190),
        .q1_reg_15(clefia_s1_U_n_211),
        .q1_reg_16(clefia_s1_U_n_415),
        .q1_reg_17(clefia_s1_U_n_229),
        .q1_reg_18(clefia_s1_U_n_191),
        .q1_reg_19(clefia_s1_U_n_199),
        .q1_reg_2(clefia_s1_U_n_187),
        .q1_reg_20(clefia_s1_U_n_328),
        .q1_reg_21(clefia_s1_U_n_230),
        .q1_reg_22(clefia_s1_U_n_192),
        .q1_reg_23(clefia_s1_U_n_200),
        .q1_reg_24(clefia_s1_U_n_231),
        .q1_reg_25(clefia_s1_U_n_193),
        .q1_reg_26(clefia_s1_U_n_201),
        .q1_reg_27(clefia_s1_U_n_232),
        .q1_reg_28(clefia_s1_U_n_194),
        .q1_reg_29(clefia_s1_U_n_212),
        .q1_reg_3(clefia_s1_U_n_209),
        .q1_reg_30(clefia_s1_U_n_500),
        .q1_reg_31(clefia_s0_U_n_182),
        .q1_reg_4(clefia_s1_U_n_245),
        .q1_reg_5(clefia_s1_U_n_234),
        .q1_reg_6(clefia_s1_U_n_188),
        .q1_reg_7(clefia_s1_U_n_210),
        .q1_reg_8(clefia_s1_U_n_416),
        .q1_reg_9(clefia_s1_U_n_227),
        .q1_reg_i_62(xor_ln124_15_reg_27520),
        .q1_reg_i_62_0(xor_ln124_20_reg_27562),
        .q1_reg_i_62_1(xor_ln124_31_reg_27628),
        .q1_reg_i_62_2(xor_ln124_22_reg_27644),
        .q2_reg(xor_ln124_172_reg_29142),
        .q2_reg_0(clefia_s0_U_n_352),
        .q2_reg_1(clefia_s0_U_n_428),
        .q2_reg_10(clefia_s0_U_n_521),
        .q2_reg_11(clefia_s0_U_n_499),
        .q2_reg_12(clefia_s0_U_n_520),
        .q2_reg_13(clefia_s0_U_n_435),
        .q2_reg_14(clefia_s0_U_n_519),
        .q2_reg_2(clefia_s0_U_n_351),
        .q2_reg_3(clefia_s0_U_n_350),
        .q2_reg_4(clefia_s0_U_n_427),
        .q2_reg_5(clefia_s0_U_n_424),
        .q2_reg_6(xor_ln124_21_reg_27604),
        .q2_reg_7(clefia_s0_U_n_523),
        .q2_reg_8(clefia_s0_U_n_522),
        .q2_reg_9(clefia_s0_U_n_441),
        .q2_reg_i_57(xor_ln124_14_reg_27488),
        .q2_reg_i_57_0(xor_ln124_5_reg_27435),
        .q3_reg(clefia_s1_U_n_250),
        .q3_reg_0(clefia_s1_U_n_523),
        .q3_reg_1(clefia_s1_U_n_522),
        .q3_reg_10(clefia_s1_U_n_530),
        .q3_reg_11(clefia_s1_U_n_529),
        .q3_reg_12(clefia_s1_U_n_248),
        .q3_reg_13(clefia_s1_U_n_531),
        .q3_reg_14(clefia_s1_U_n_249),
        .q3_reg_15(clefia_s1_U_n_532),
        .q3_reg_16(clefia_s1_U_n_259),
        .q3_reg_17(xor_ln124_11_reg_27462),
        .q3_reg_18(xor_ln124_29_reg_27616),
        .q3_reg_19(clefia_s1_U_n_430),
        .q3_reg_2(clefia_s1_U_n_247),
        .q3_reg_20(clefia_s0_U_n_111),
        .q3_reg_21(clefia_s1_U_n_186),
        .q3_reg_22(clefia_s0_U_n_216),
        .q3_reg_23(clefia_s1_U_n_258),
        .q3_reg_24(clefia_s1_U_n_246),
        .q3_reg_3(clefia_s1_U_n_524),
        .q3_reg_4(clefia_s1_U_n_526),
        .q3_reg_5(clefia_s1_U_n_525),
        .q3_reg_6(clefia_s1_U_n_265),
        .q3_reg_7(clefia_s1_U_n_528),
        .q3_reg_8(clefia_s1_U_n_527),
        .q3_reg_9(clefia_s1_U_n_264),
        .q3_reg_i_60__0(clefia_s1_U_n_431),
        .q3_reg_i_68__0(clefia_s1_U_n_501),
        .q3_reg_i_72__0(clefia_s1_U_n_504),
        .q3_reg_i_76__0(clefia_s1_U_n_432),
        .q3_reg_i_84__0(clefia_s1_U_n_433),
        .\reg_2100_reg[7] (xor_ln124_5_fu_3007_p2),
        .reg_210431_out(reg_210431_out),
        .reg_21101(reg_21101),
        .reg_2110122_out(reg_2110122_out),
        .reg_21105(reg_21105),
        .\reg_2110_reg[7] (xor_ln124_14_fu_3218_p2),
        .reg_21161(reg_21161),
        .reg_2116117_out(reg_2116117_out),
        .reg_2116118_out(reg_2116118_out),
        .reg_2116119_out(reg_2116119_out),
        .\reg_2116_reg[7] (xor_ln124_15_fu_3336_p2),
        .reg_21231(reg_21231),
        .reg_2123115_out(reg_2123115_out),
        .reg_2123116_out(reg_2123116_out),
        .reg_21301(reg_21301),
        .reg_21381(reg_21381),
        .reg_2138112_out(reg_2138112_out),
        .reg_21461(reg_21461),
        .reg_2146111_out(reg_2146111_out),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\tmp_5_reg_27293_reg[0] (xor_ln124_11_fu_3162_p2),
        .\trunc_ln134_10_reg_27374_reg[6] (xor_ln124_20_fu_3463_p2),
        .\trunc_ln134_17_reg_27349_reg[6] (xor_ln124_21_fu_3590_p2),
        .x_assign_1_reg_27308({x_assign_1_reg_27308[7],x_assign_1_reg_27308[3:1]}),
        .x_assign_s_reg_27251(x_assign_s_reg_27251),
        .\xor_ln124_11_reg_27462_reg[3] (x_assign_6_reg_27282),
        .\xor_ln124_11_reg_27462_reg[3]_0 (x_assign_2_reg_27220),
        .\xor_ln124_11_reg_27462_reg[7] (or_ln134_4_reg_27430),
        .\xor_ln124_11_reg_27462_reg[7]_0 (or_ln134_2_reg_27425),
        .\xor_ln124_11_reg_27462_reg[7]_1 (reg_2104),
        .\xor_ln124_14_reg_27488_reg[4] (or_ln_fu_3184_p3),
        .\xor_ln124_14_reg_27488_reg[7] (reg_2110),
        .\xor_ln124_15_reg_27520_reg[7] (reg_2116),
        .\xor_ln124_15_reg_27520_reg[7]_0 (or_ln134_6_reg_27478),
        .\xor_ln124_15_reg_27520_reg[7]_1 (or_ln_reg_27483),
        .\xor_ln124_172_reg_29142_reg[7] ({control_s_axi_U_n_17,control_s_axi_U_n_18,control_s_axi_U_n_19,control_s_axi_U_n_20,control_s_axi_U_n_21,control_s_axi_U_n_22,control_s_axi_U_n_23,control_s_axi_U_n_24}),
        .\xor_ln124_20_reg_27562_reg[7] (xor_ln124_42_reg_27451),
        .\xor_ln124_20_reg_27562_reg[7]_0 (or_ln134_9_fu_3428_p3),
        .\xor_ln124_20_reg_27562_reg[7]_1 (or_ln134_s_fu_3434_p3),
        .\xor_ln124_20_reg_27562_reg[7]_2 (reg_2123),
        .xor_ln124_212_fu_17728_p2({xor_ln124_212_fu_17728_p2[5:4],xor_ln124_212_fu_17728_p2[1:0]}),
        .\xor_ln124_21_reg_27604_reg[7] ({or_ln134_1_fu_3555_p3,x_assign_9_reg_27344[7:6]}),
        .\xor_ln124_21_reg_27604_reg[7]_0 (or_ln134_3_fu_3561_p3),
        .\xor_ln124_21_reg_27604_reg[7]_1 ({\reg_2130_reg_n_0_[7] ,\reg_2130_reg_n_0_[6] ,\reg_2130_reg_n_0_[5] ,\reg_2130_reg_n_0_[4] ,\reg_2130_reg_n_0_[3] ,\reg_2130_reg_n_0_[2] ,\reg_2130_reg_n_0_[1] ,\reg_2130_reg_n_0_[0] }),
        .\xor_ln124_22_reg_27644_reg[7] (xor_ln124_64_reg_27384),
        .\xor_ln124_22_reg_27644_reg[7]_0 (or_ln134_9_reg_27552),
        .\xor_ln124_22_reg_27644_reg[7]_1 (or_ln134_s_reg_27557),
        .\xor_ln124_22_reg_27644_reg[7]_2 ({\reg_2138_reg_n_0_[7] ,\reg_2138_reg_n_0_[6] ,\reg_2138_reg_n_0_[5] ,\reg_2138_reg_n_0_[4] ,\reg_2138_reg_n_0_[3] ,\reg_2138_reg_n_0_[2] ,\reg_2138_reg_n_0_[1] ,\reg_2138_reg_n_0_[0] }),
        .\xor_ln124_23_reg_27691_reg[7] (or_ln134_1_reg_27594),
        .\xor_ln124_23_reg_27691_reg[7]_0 (or_ln134_3_reg_27599),
        .xor_ln124_36_fu_5404_p2({xor_ln124_36_fu_5404_p2[5],xor_ln124_36_fu_5404_p2[1]}),
        .xor_ln124_38_fu_5430_p2({xor_ln124_38_fu_5430_p2[6:5],xor_ln124_38_fu_5430_p2[0]}),
        .\xor_ln124_5_reg_27435_reg[7] (reg_2100));
  FDRE \or_ln134_12_reg_27787_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_12_reg_27787[0]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_27787_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_12_reg_27787[1]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_27787_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(or_ln134_12_fu_4907_p3[2]),
        .Q(or_ln134_12_reg_27787[2]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_27787_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(or_ln134_12_fu_4907_p3[3]),
        .Q(or_ln134_12_reg_27787[3]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_27787_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(or_ln134_12_fu_4907_p3[4]),
        .Q(or_ln134_12_reg_27787[4]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_27787_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_299),
        .Q(or_ln134_12_reg_27787[5]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_27787_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_281),
        .Q(or_ln134_12_reg_27787[6]),
        .R(1'b0));
  FDRE \or_ln134_12_reg_27787_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_12_reg_27787[7]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_27903_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_19_reg_27903[0]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_27903_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_19_reg_27903[1]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_27903_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(or_ln134_12_fu_4907_p3[2]),
        .Q(or_ln134_19_reg_27903[2]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_27903_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(or_ln134_12_fu_4907_p3[3]),
        .Q(or_ln134_19_reg_27903[3]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_27903_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(or_ln134_12_fu_4907_p3[4]),
        .Q(or_ln134_19_reg_27903[4]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_27903_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_299),
        .Q(or_ln134_19_reg_27903[5]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_27903_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_281),
        .Q(or_ln134_19_reg_27903[6]),
        .R(1'b0));
  FDRE \or_ln134_19_reg_27903_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_19_reg_27903[7]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_27594_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_27344[6]),
        .Q(or_ln134_1_reg_27594[0]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_27594_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_9_reg_27344[7]),
        .Q(or_ln134_1_reg_27594[1]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_27594_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3555_p3[2]),
        .Q(or_ln134_1_reg_27594[2]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_27594_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3555_p3[3]),
        .Q(or_ln134_1_reg_27594[3]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_27594_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3555_p3[4]),
        .Q(or_ln134_1_reg_27594[4]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_27594_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3555_p3[5]),
        .Q(or_ln134_1_reg_27594[5]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_27594_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3555_p3[6]),
        .Q(or_ln134_1_reg_27594[6]),
        .R(1'b0));
  FDRE \or_ln134_1_reg_27594_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_1_fu_3555_p3[7]),
        .Q(or_ln134_1_reg_27594[7]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_27921_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_344),
        .Q(or_ln134_20_reg_27921[2]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_27921_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_343),
        .Q(or_ln134_20_reg_27921[3]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_27921_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_342),
        .Q(or_ln134_20_reg_27921[4]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_27921_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_20_reg_27921[5]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_27921_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_20_reg_27921[6]),
        .R(1'b0));
  FDRE \or_ln134_20_reg_27921_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_20_reg_27921[7]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_27933_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_21_reg_27933[2]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_27933_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_470),
        .Q(or_ln134_21_reg_27933[3]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_27933_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_469),
        .Q(or_ln134_21_reg_27933[4]),
        .R(1'b0));
  FDRE \or_ln134_21_reg_27933_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_21_reg_27933[5]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_27939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_284),
        .Q(or_ln134_22_reg_27939[2]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_27939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_283),
        .Q(or_ln134_22_reg_27939[3]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_27939_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_22_reg_27939[4]),
        .R(1'b0));
  FDRE \or_ln134_22_reg_27939_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_22_reg_27939[5]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_27809_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg[6]),
        .Q(or_ln134_23_reg_27809[0]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_27809_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg[7]),
        .Q(or_ln134_23_reg_27809[1]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_27809_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_23_reg_27809[2]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_27809_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_23_reg_27809[3]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_27809_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_23_reg_27809[4]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_27809_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_23_reg_27809[5]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_27809_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg[4]),
        .Q(or_ln134_23_reg_27809[6]),
        .R(1'b0));
  FDRE \or_ln134_23_reg_27809_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q2_reg[5]),
        .Q(or_ln134_23_reg_27809[7]),
        .R(1'b0));
  FDRE \or_ln134_24_reg_27820_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_425),
        .Q(or_ln134_24_reg_27820[2]),
        .R(1'b0));
  FDRE \or_ln134_24_reg_27820_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_424),
        .Q(or_ln134_24_reg_27820[3]),
        .R(1'b0));
  FDRE \or_ln134_24_reg_27820_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_24_reg_27820[4]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_27825_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_25_reg_27825[0]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_27825_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[7]),
        .Q(or_ln134_25_reg_27825[1]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_27825_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_25_reg_27825[2]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_27825_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_25_reg_27825[3]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_27825_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_25_reg_27825[4]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_27825_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_25_reg_27825[5]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_27825_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_25_reg_27825[6]),
        .R(1'b0));
  FDRE \or_ln134_25_reg_27825_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_25_reg_27825[7]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_27830_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[7]),
        .Q(or_ln134_26_reg_27830[1]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_27830_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_336),
        .Q(or_ln134_26_reg_27830[2]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_27830_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_335),
        .Q(or_ln134_26_reg_27830[3]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_27830_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_26_reg_27830[4]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_27830_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_327),
        .Q(or_ln134_26_reg_27830[5]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_27830_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_26_reg_27830[6]),
        .R(1'b0));
  FDRE \or_ln134_26_reg_27830_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_26_reg_27830[7]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_27425_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_2967_p3[0]),
        .Q(or_ln134_2_reg_27425[0]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_27425_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_2967_p3[1]),
        .Q(or_ln134_2_reg_27425[1]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_27425_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_2967_p3[2]),
        .Q(or_ln134_2_reg_27425[2]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_27425_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_2967_p3[3]),
        .Q(or_ln134_2_reg_27425[3]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_27425_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_2967_p3[4]),
        .Q(or_ln134_2_reg_27425[4]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_27425_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_2967_p3[5]),
        .Q(or_ln134_2_reg_27425[5]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_27425_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_2967_p3[6]),
        .Q(or_ln134_2_reg_27425[6]),
        .R(1'b0));
  FDRE \or_ln134_2_reg_27425_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_2_fu_2967_p3[7]),
        .Q(or_ln134_2_reg_27425[7]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_27599_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3561_p3[0]),
        .Q(or_ln134_3_reg_27599[0]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_27599_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3561_p3[1]),
        .Q(or_ln134_3_reg_27599[1]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_27599_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3561_p3[2]),
        .Q(or_ln134_3_reg_27599[2]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_27599_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3561_p3[3]),
        .Q(or_ln134_3_reg_27599[3]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_27599_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3561_p3[4]),
        .Q(or_ln134_3_reg_27599[4]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_27599_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3561_p3[5]),
        .Q(or_ln134_3_reg_27599[5]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_27599_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3561_p3[6]),
        .Q(or_ln134_3_reg_27599[6]),
        .R(1'b0));
  FDRE \or_ln134_3_reg_27599_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(or_ln134_3_fu_3561_p3[7]),
        .Q(or_ln134_3_reg_27599[7]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_27430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_1_reg_27308[7]),
        .Q(or_ln134_4_reg_27430[0]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_27430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2973_p3[1]),
        .Q(or_ln134_4_reg_27430[1]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_27430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2973_p3[2]),
        .Q(or_ln134_4_reg_27430[2]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_27430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2973_p3[3]),
        .Q(or_ln134_4_reg_27430[3]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_27430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2973_p3[4]),
        .Q(or_ln134_4_reg_27430[4]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_27430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2973_p3[5]),
        .Q(or_ln134_4_reg_27430[5]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_27430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2973_p3[6]),
        .Q(or_ln134_4_reg_27430[6]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_27430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_4_fu_2973_p3[7]),
        .Q(or_ln134_4_reg_27430[7]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_27478_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3178_p3[0]),
        .Q(or_ln134_6_reg_27478[0]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_27478_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3178_p3[1]),
        .Q(or_ln134_6_reg_27478[1]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_27478_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3178_p3[2]),
        .Q(or_ln134_6_reg_27478[2]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_27478_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3178_p3[3]),
        .Q(or_ln134_6_reg_27478[3]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_27478_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3178_p3[4]),
        .Q(or_ln134_6_reg_27478[4]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_27478_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3178_p3[5]),
        .Q(or_ln134_6_reg_27478[5]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_27478_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3178_p3[6]),
        .Q(or_ln134_6_reg_27478[6]),
        .R(1'b0));
  FDRE \or_ln134_6_reg_27478_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_6_fu_3178_p3[7]),
        .Q(or_ln134_6_reg_27478[7]),
        .R(1'b0));
  FDRE \or_ln134_95_reg_29398_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg[6]),
        .Q(or_ln134_95_reg_29398[0]),
        .R(1'b0));
  FDRE \or_ln134_95_reg_29398_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg[7]),
        .Q(or_ln134_95_reg_29398[1]),
        .R(1'b0));
  FDRE \or_ln134_95_reg_29398_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_95_reg_29398[2]),
        .R(1'b0));
  FDRE \or_ln134_95_reg_29398_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_95_reg_29398[3]),
        .R(1'b0));
  FDRE \or_ln134_95_reg_29398_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_95_reg_29398[4]),
        .R(1'b0));
  FDRE \or_ln134_95_reg_29398_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_95_reg_29398[5]),
        .R(1'b0));
  FDRE \or_ln134_95_reg_29398_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg[4]),
        .Q(or_ln134_95_reg_29398[6]),
        .R(1'b0));
  FDRE \or_ln134_95_reg_29398_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q2_reg[5]),
        .Q(or_ln134_95_reg_29398[7]),
        .R(1'b0));
  FDRE \or_ln134_96_reg_29409_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_336),
        .Q(or_ln134_96_reg_29409[2]),
        .R(1'b0));
  FDRE \or_ln134_96_reg_29409_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_335),
        .Q(or_ln134_96_reg_29409[3]),
        .R(1'b0));
  FDRE \or_ln134_96_reg_29409_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_96_reg_29409[4]),
        .R(1'b0));
  FDRE \or_ln134_97_reg_29414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_97_reg_29414[0]),
        .R(1'b0));
  FDRE \or_ln134_97_reg_29414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[7]),
        .Q(or_ln134_97_reg_29414[1]),
        .R(1'b0));
  FDRE \or_ln134_97_reg_29414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_97_reg_29414[2]),
        .R(1'b0));
  FDRE \or_ln134_97_reg_29414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_97_reg_29414[3]),
        .R(1'b0));
  FDRE \or_ln134_97_reg_29414_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_97_reg_29414[4]),
        .R(1'b0));
  FDRE \or_ln134_97_reg_29414_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_97_reg_29414[5]),
        .R(1'b0));
  FDRE \or_ln134_97_reg_29414_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_97_reg_29414[6]),
        .R(1'b0));
  FDRE \or_ln134_97_reg_29414_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_97_reg_29414[7]),
        .R(1'b0));
  FDRE \or_ln134_98_reg_29419_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q4[7]),
        .Q(or_ln134_98_reg_29419[1]),
        .R(1'b0));
  FDRE \or_ln134_98_reg_29419_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_286),
        .Q(or_ln134_98_reg_29419[2]),
        .R(1'b0));
  FDRE \or_ln134_98_reg_29419_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_285),
        .Q(or_ln134_98_reg_29419[3]),
        .R(1'b0));
  FDRE \or_ln134_98_reg_29419_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_98_reg_29419[4]),
        .R(1'b0));
  FDRE \or_ln134_98_reg_29419_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_98_reg_29419[5]),
        .R(1'b0));
  FDRE \or_ln134_98_reg_29419_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_98_reg_29419[6]),
        .R(1'b0));
  FDRE \or_ln134_98_reg_29419_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q4[5]),
        .Q(or_ln134_98_reg_29419[7]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_27552_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3428_p3[0]),
        .Q(or_ln134_9_reg_27552[0]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_27552_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3428_p3[1]),
        .Q(or_ln134_9_reg_27552[1]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_27552_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3428_p3[2]),
        .Q(or_ln134_9_reg_27552[2]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_27552_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3428_p3[3]),
        .Q(or_ln134_9_reg_27552[3]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_27552_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3428_p3[4]),
        .Q(or_ln134_9_reg_27552[4]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_27552_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3428_p3[5]),
        .Q(or_ln134_9_reg_27552[5]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_27552_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3428_p3[6]),
        .Q(or_ln134_9_reg_27552[6]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_27552_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_9_fu_3428_p3[7]),
        .Q(or_ln134_9_reg_27552[7]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_27557_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3434_p3[0]),
        .Q(or_ln134_s_reg_27557[0]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_27557_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3434_p3[1]),
        .Q(or_ln134_s_reg_27557[1]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_27557_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3434_p3[2]),
        .Q(or_ln134_s_reg_27557[2]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_27557_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3434_p3[3]),
        .Q(or_ln134_s_reg_27557[3]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_27557_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3434_p3[4]),
        .Q(or_ln134_s_reg_27557[4]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_27557_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3434_p3[5]),
        .Q(or_ln134_s_reg_27557[5]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_27557_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3434_p3[6]),
        .Q(or_ln134_s_reg_27557[6]),
        .R(1'b0));
  FDRE \or_ln134_s_reg_27557_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_s_fu_3434_p3[7]),
        .Q(or_ln134_s_reg_27557[7]),
        .R(1'b0));
  FDRE \or_ln_reg_27483_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_27251[7]),
        .Q(or_ln_reg_27483[0]),
        .R(1'b0));
  FDRE \or_ln_reg_27483_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_27251[0]),
        .Q(or_ln_reg_27483[1]),
        .R(1'b0));
  FDRE \or_ln_reg_27483_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3184_p3[2]),
        .Q(or_ln_reg_27483[2]),
        .R(1'b0));
  FDRE \or_ln_reg_27483_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3184_p3[3]),
        .Q(or_ln_reg_27483[3]),
        .R(1'b0));
  FDRE \or_ln_reg_27483_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln_fu_3184_p3[4]),
        .Q(or_ln_reg_27483[4]),
        .R(1'b0));
  FDRE \or_ln_reg_27483_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_27251[4]),
        .Q(or_ln_reg_27483[5]),
        .R(1'b0));
  FDRE \or_ln_reg_27483_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_27251[5]),
        .Q(or_ln_reg_27483[6]),
        .R(1'b0));
  FDRE \or_ln_reg_27483_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_s_reg_27251[6]),
        .Q(or_ln_reg_27483[7]),
        .R(1'b0));
  FDRE \pt_load_10_reg_27359_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[0]),
        .Q(pt_load_10_reg_27359[0]),
        .R(1'b0));
  FDRE \pt_load_10_reg_27359_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[1]),
        .Q(pt_load_10_reg_27359[1]),
        .R(1'b0));
  FDRE \pt_load_10_reg_27359_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[2]),
        .Q(pt_load_10_reg_27359[2]),
        .R(1'b0));
  FDRE \pt_load_10_reg_27359_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[3]),
        .Q(pt_load_10_reg_27359[3]),
        .R(1'b0));
  FDRE \pt_load_10_reg_27359_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[4]),
        .Q(pt_load_10_reg_27359[4]),
        .R(1'b0));
  FDRE \pt_load_10_reg_27359_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[5]),
        .Q(pt_load_10_reg_27359[5]),
        .R(1'b0));
  FDRE \pt_load_10_reg_27359_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[6]),
        .Q(pt_load_10_reg_27359[6]),
        .R(1'b0));
  FDRE \pt_load_10_reg_27359_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce015),
        .D(pt_q0[7]),
        .Q(pt_load_10_reg_27359[7]),
        .R(1'b0));
  FDRE \pt_load_11_reg_27395_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce01536_out),
        .D(pt_q0[0]),
        .Q(pt_load_11_reg_27395[0]),
        .R(1'b0));
  FDRE \pt_load_11_reg_27395_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce01536_out),
        .D(pt_q0[1]),
        .Q(pt_load_11_reg_27395[1]),
        .R(1'b0));
  FDRE \pt_load_11_reg_27395_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce01536_out),
        .D(pt_q0[2]),
        .Q(pt_load_11_reg_27395[2]),
        .R(1'b0));
  FDRE \pt_load_11_reg_27395_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce01536_out),
        .D(pt_q0[3]),
        .Q(pt_load_11_reg_27395[3]),
        .R(1'b0));
  FDRE \pt_load_11_reg_27395_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce01536_out),
        .D(pt_q0[4]),
        .Q(pt_load_11_reg_27395[4]),
        .R(1'b0));
  FDRE \pt_load_11_reg_27395_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce01536_out),
        .D(pt_q0[5]),
        .Q(pt_load_11_reg_27395[5]),
        .R(1'b0));
  FDRE \pt_load_11_reg_27395_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce01536_out),
        .D(pt_q0[6]),
        .Q(pt_load_11_reg_27395[6]),
        .R(1'b0));
  FDRE \pt_load_11_reg_27395_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce01536_out),
        .D(pt_q0[7]),
        .Q(pt_load_11_reg_27395[7]),
        .R(1'b0));
  FDRE \pt_load_1_reg_27205_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[0]),
        .Q(pt_load_1_reg_27205[0]),
        .R(1'b0));
  FDRE \pt_load_1_reg_27205_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[1]),
        .Q(pt_load_1_reg_27205[1]),
        .R(1'b0));
  FDRE \pt_load_1_reg_27205_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[2]),
        .Q(pt_load_1_reg_27205[2]),
        .R(1'b0));
  FDRE \pt_load_1_reg_27205_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[3]),
        .Q(pt_load_1_reg_27205[3]),
        .R(1'b0));
  FDRE \pt_load_1_reg_27205_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[4]),
        .Q(pt_load_1_reg_27205[4]),
        .R(1'b0));
  FDRE \pt_load_1_reg_27205_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[5]),
        .Q(pt_load_1_reg_27205[5]),
        .R(1'b0));
  FDRE \pt_load_1_reg_27205_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[6]),
        .Q(pt_load_1_reg_27205[6]),
        .R(1'b0));
  FDRE \pt_load_1_reg_27205_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce01),
        .D(pt_q0[7]),
        .Q(pt_load_1_reg_27205[7]),
        .R(1'b0));
  FDRE \pt_load_2_reg_27236_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[0]),
        .Q(pt_load_2_reg_27236[0]),
        .R(1'b0));
  FDRE \pt_load_2_reg_27236_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[1]),
        .Q(pt_load_2_reg_27236[1]),
        .R(1'b0));
  FDRE \pt_load_2_reg_27236_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[2]),
        .Q(pt_load_2_reg_27236[2]),
        .R(1'b0));
  FDRE \pt_load_2_reg_27236_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[3]),
        .Q(pt_load_2_reg_27236[3]),
        .R(1'b0));
  FDRE \pt_load_2_reg_27236_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[4]),
        .Q(pt_load_2_reg_27236[4]),
        .R(1'b0));
  FDRE \pt_load_2_reg_27236_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[5]),
        .Q(pt_load_2_reg_27236[5]),
        .R(1'b0));
  FDRE \pt_load_2_reg_27236_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[6]),
        .Q(pt_load_2_reg_27236[6]),
        .R(1'b0));
  FDRE \pt_load_2_reg_27236_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce04),
        .D(pt_q0[7]),
        .Q(pt_load_2_reg_27236[7]),
        .R(1'b0));
  FDRE \pt_load_3_reg_27267_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[0]),
        .Q(pt_load_3_reg_27267[0]),
        .R(1'b0));
  FDRE \pt_load_3_reg_27267_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[1]),
        .Q(pt_load_3_reg_27267[1]),
        .R(1'b0));
  FDRE \pt_load_3_reg_27267_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[2]),
        .Q(pt_load_3_reg_27267[2]),
        .R(1'b0));
  FDRE \pt_load_3_reg_27267_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[3]),
        .Q(pt_load_3_reg_27267[3]),
        .R(1'b0));
  FDRE \pt_load_3_reg_27267_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[4]),
        .Q(pt_load_3_reg_27267[4]),
        .R(1'b0));
  FDRE \pt_load_3_reg_27267_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[5]),
        .Q(pt_load_3_reg_27267[5]),
        .R(1'b0));
  FDRE \pt_load_3_reg_27267_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[6]),
        .Q(pt_load_3_reg_27267[6]),
        .R(1'b0));
  FDRE \pt_load_3_reg_27267_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce010),
        .D(pt_q0[7]),
        .Q(pt_load_3_reg_27267[7]),
        .R(1'b0));
  FDRE \pt_load_8_reg_27298_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[0]),
        .Q(pt_load_8_reg_27298[0]),
        .R(1'b0));
  FDRE \pt_load_8_reg_27298_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[1]),
        .Q(pt_load_8_reg_27298[1]),
        .R(1'b0));
  FDRE \pt_load_8_reg_27298_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[2]),
        .Q(pt_load_8_reg_27298[2]),
        .R(1'b0));
  FDRE \pt_load_8_reg_27298_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[3]),
        .Q(pt_load_8_reg_27298[3]),
        .R(1'b0));
  FDRE \pt_load_8_reg_27298_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[4]),
        .Q(pt_load_8_reg_27298[4]),
        .R(1'b0));
  FDRE \pt_load_8_reg_27298_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[5]),
        .Q(pt_load_8_reg_27298[5]),
        .R(1'b0));
  FDRE \pt_load_8_reg_27298_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[6]),
        .Q(pt_load_8_reg_27298[6]),
        .R(1'b0));
  FDRE \pt_load_8_reg_27298_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce012),
        .D(pt_q0[7]),
        .Q(pt_load_8_reg_27298[7]),
        .R(1'b0));
  FDRE \pt_load_9_reg_27329_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[0]),
        .Q(pt_load_9_reg_27329[0]),
        .R(1'b0));
  FDRE \pt_load_9_reg_27329_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[1]),
        .Q(pt_load_9_reg_27329[1]),
        .R(1'b0));
  FDRE \pt_load_9_reg_27329_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[2]),
        .Q(pt_load_9_reg_27329[2]),
        .R(1'b0));
  FDRE \pt_load_9_reg_27329_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[3]),
        .Q(pt_load_9_reg_27329[3]),
        .R(1'b0));
  FDRE \pt_load_9_reg_27329_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[4]),
        .Q(pt_load_9_reg_27329[4]),
        .R(1'b0));
  FDRE \pt_load_9_reg_27329_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[5]),
        .Q(pt_load_9_reg_27329[5]),
        .R(1'b0));
  FDRE \pt_load_9_reg_27329_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[6]),
        .Q(pt_load_9_reg_27329[6]),
        .R(1'b0));
  FDRE \pt_load_9_reg_27329_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce014),
        .D(pt_q0[7]),
        .Q(pt_load_9_reg_27329[7]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_27190[0]),
        .Q(pt_load_reg_27190_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_27190[1]),
        .Q(pt_load_reg_27190_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_27190[2]),
        .Q(pt_load_reg_27190_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_27190[3]),
        .Q(pt_load_reg_27190_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_27190[4]),
        .Q(pt_load_reg_27190_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_27190[5]),
        .Q(pt_load_reg_27190_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_27190[6]),
        .Q(pt_load_reg_27190_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(pt_load_reg_27190[7]),
        .Q(pt_load_reg_27190_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_reg[0] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[0]),
        .Q(pt_load_reg_27190[0]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_reg[1] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[1]),
        .Q(pt_load_reg_27190[1]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_reg[2] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[2]),
        .Q(pt_load_reg_27190[2]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_reg[3] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[3]),
        .Q(pt_load_reg_27190[3]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_reg[4] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[4]),
        .Q(pt_load_reg_27190[4]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_reg[5] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[5]),
        .Q(pt_load_reg_27190[5]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_reg[6] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[6]),
        .Q(pt_load_reg_27190[6]),
        .R(1'b0));
  FDRE \pt_load_reg_27190_reg[7] 
       (.C(ap_clk),
        .CE(pt_ce011),
        .D(pt_q0[7]),
        .Q(pt_load_reg_27190[7]),
        .R(1'b0));
  FDRE \reg_2100_reg[0] 
       (.C(ap_clk),
        .CE(reg_21000),
        .D(clefia_s0_q5[0]),
        .Q(reg_2100[0]),
        .R(1'b0));
  FDRE \reg_2100_reg[1] 
       (.C(ap_clk),
        .CE(reg_21000),
        .D(clefia_s0_q5[1]),
        .Q(reg_2100[1]),
        .R(1'b0));
  FDRE \reg_2100_reg[2] 
       (.C(ap_clk),
        .CE(reg_21000),
        .D(clefia_s0_q5[2]),
        .Q(reg_2100[2]),
        .R(1'b0));
  FDRE \reg_2100_reg[3] 
       (.C(ap_clk),
        .CE(reg_21000),
        .D(clefia_s0_q5[3]),
        .Q(reg_2100[3]),
        .R(1'b0));
  FDRE \reg_2100_reg[4] 
       (.C(ap_clk),
        .CE(reg_21000),
        .D(clefia_s0_q5[4]),
        .Q(reg_2100[4]),
        .R(1'b0));
  FDRE \reg_2100_reg[5] 
       (.C(ap_clk),
        .CE(reg_21000),
        .D(clefia_s0_q5[5]),
        .Q(reg_2100[5]),
        .R(1'b0));
  FDRE \reg_2100_reg[6] 
       (.C(ap_clk),
        .CE(reg_21000),
        .D(clefia_s0_q5[6]),
        .Q(reg_2100[6]),
        .R(1'b0));
  FDRE \reg_2100_reg[7] 
       (.C(ap_clk),
        .CE(reg_21000),
        .D(clefia_s0_q5[7]),
        .Q(reg_2100[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2104[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_enable_reg_pp0_iter2),
        .O(reg_210431_out));
  FDRE \reg_2104_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_110),
        .D(clefia_s1_U_n_56),
        .Q(reg_2104[0]),
        .R(1'b0));
  FDRE \reg_2104_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_110),
        .D(clefia_s1_U_n_55),
        .Q(reg_2104[1]),
        .R(1'b0));
  FDRE \reg_2104_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_110),
        .D(clefia_s1_U_n_54),
        .Q(reg_2104[2]),
        .R(1'b0));
  FDRE \reg_2104_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_110),
        .D(clefia_s1_U_n_53),
        .Q(reg_2104[3]),
        .R(1'b0));
  FDRE \reg_2104_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_110),
        .D(clefia_s1_U_n_52),
        .Q(reg_2104[4]),
        .R(1'b0));
  FDRE \reg_2104_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_110),
        .D(clefia_s1_U_n_51),
        .Q(reg_2104[5]),
        .R(1'b0));
  FDRE \reg_2104_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_110),
        .D(clefia_s1_U_n_50),
        .Q(reg_2104[6]),
        .R(1'b0));
  FDRE \reg_2104_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_110),
        .D(clefia_s1_U_n_49),
        .Q(reg_2104[7]),
        .R(1'b0));
  FDRE \reg_2110_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_120),
        .D(clefia_s0_U_n_66),
        .Q(reg_2110[0]),
        .R(1'b0));
  FDRE \reg_2110_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_120),
        .D(clefia_s0_U_n_65),
        .Q(reg_2110[1]),
        .R(1'b0));
  FDRE \reg_2110_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_120),
        .D(clefia_s0_U_n_64),
        .Q(reg_2110[2]),
        .R(1'b0));
  FDRE \reg_2110_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_120),
        .D(clefia_s0_U_n_63),
        .Q(reg_2110[3]),
        .R(1'b0));
  FDRE \reg_2110_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_120),
        .D(clefia_s0_U_n_62),
        .Q(reg_2110[4]),
        .R(1'b0));
  FDRE \reg_2110_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_120),
        .D(clefia_s0_U_n_61),
        .Q(reg_2110[5]),
        .R(1'b0));
  FDRE \reg_2110_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_120),
        .D(clefia_s0_U_n_60),
        .Q(reg_2110[6]),
        .R(1'b0));
  FDRE \reg_2110_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_120),
        .D(clefia_s0_U_n_59),
        .Q(reg_2110[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \reg_2116[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage15),
        .O(reg_2116119_out));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFF88F888)) 
    \reg_2116[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage12),
        .O(reg_2116117_out));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2116[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(reg_2116118_out));
  FDRE \reg_2116_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_118),
        .D(clefia_s1_U_n_64),
        .Q(reg_2116[0]),
        .R(1'b0));
  FDRE \reg_2116_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_118),
        .D(clefia_s1_U_n_63),
        .Q(reg_2116[1]),
        .R(1'b0));
  FDRE \reg_2116_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_118),
        .D(clefia_s1_U_n_62),
        .Q(reg_2116[2]),
        .R(1'b0));
  FDRE \reg_2116_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_118),
        .D(clefia_s1_U_n_61),
        .Q(reg_2116[3]),
        .R(1'b0));
  FDRE \reg_2116_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_118),
        .D(clefia_s1_U_n_60),
        .Q(reg_2116[4]),
        .R(1'b0));
  FDRE \reg_2116_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_118),
        .D(clefia_s1_U_n_59),
        .Q(reg_2116[5]),
        .R(1'b0));
  FDRE \reg_2116_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_118),
        .D(clefia_s1_U_n_58),
        .Q(reg_2116[6]),
        .R(1'b0));
  FDRE \reg_2116_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_118),
        .D(clefia_s1_U_n_57),
        .Q(reg_2116[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2123[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(reg_2123116_out));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_2123[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(reg_21231));
  FDRE \reg_2123_reg[0] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_117),
        .D(clefia_s1_U_n_72),
        .Q(reg_2123[0]),
        .R(1'b0));
  FDRE \reg_2123_reg[1] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_117),
        .D(clefia_s1_U_n_71),
        .Q(reg_2123[1]),
        .R(1'b0));
  FDRE \reg_2123_reg[2] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_117),
        .D(clefia_s1_U_n_70),
        .Q(reg_2123[2]),
        .R(1'b0));
  FDRE \reg_2123_reg[3] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_117),
        .D(clefia_s1_U_n_69),
        .Q(reg_2123[3]),
        .R(1'b0));
  FDRE \reg_2123_reg[4] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_117),
        .D(clefia_s1_U_n_68),
        .Q(reg_2123[4]),
        .R(1'b0));
  FDRE \reg_2123_reg[5] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_117),
        .D(clefia_s1_U_n_67),
        .Q(reg_2123[5]),
        .R(1'b0));
  FDRE \reg_2123_reg[6] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_117),
        .D(clefia_s1_U_n_66),
        .Q(reg_2123[6]),
        .R(1'b0));
  FDRE \reg_2123_reg[7] 
       (.C(ap_clk),
        .CE(control_s_axi_U_n_117),
        .D(clefia_s1_U_n_65),
        .Q(reg_2123[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \reg_2130[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(p_21_in),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .O(reg_2110122_out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2130[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage5),
        .O(reg_21301));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_2130[7]_i_6 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(p_21_in));
  FDRE \reg_2130_reg[0] 
       (.C(ap_clk),
        .CE(reg_2130),
        .D(clefia_s0_U_n_58),
        .Q(\reg_2130_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2130_reg[1] 
       (.C(ap_clk),
        .CE(reg_2130),
        .D(clefia_s0_U_n_57),
        .Q(\reg_2130_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2130_reg[2] 
       (.C(ap_clk),
        .CE(reg_2130),
        .D(clefia_s0_U_n_56),
        .Q(\reg_2130_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2130_reg[3] 
       (.C(ap_clk),
        .CE(reg_2130),
        .D(clefia_s0_U_n_55),
        .Q(\reg_2130_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2130_reg[4] 
       (.C(ap_clk),
        .CE(reg_2130),
        .D(clefia_s0_U_n_54),
        .Q(\reg_2130_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2130_reg[5] 
       (.C(ap_clk),
        .CE(reg_2130),
        .D(clefia_s0_U_n_53),
        .Q(\reg_2130_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2130_reg[6] 
       (.C(ap_clk),
        .CE(reg_2130),
        .D(clefia_s0_U_n_52),
        .Q(\reg_2130_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2130_reg[7] 
       (.C(ap_clk),
        .CE(reg_2130),
        .D(clefia_s0_U_n_51),
        .Q(\reg_2130_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    \reg_2138[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(reg_2123115_out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \reg_2138[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage6),
        .O(reg_2138112_out));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2138[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage7),
        .O(reg_21381));
  FDRE \reg_2138_reg[0] 
       (.C(ap_clk),
        .CE(reg_2138),
        .D(clefia_s1_U_n_137),
        .Q(\reg_2138_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2138_reg[1] 
       (.C(ap_clk),
        .CE(reg_2138),
        .D(clefia_s1_U_n_136),
        .Q(\reg_2138_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2138_reg[2] 
       (.C(ap_clk),
        .CE(reg_2138),
        .D(clefia_s1_U_n_135),
        .Q(\reg_2138_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2138_reg[3] 
       (.C(ap_clk),
        .CE(reg_2138),
        .D(clefia_s1_U_n_134),
        .Q(\reg_2138_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2138_reg[4] 
       (.C(ap_clk),
        .CE(reg_2138),
        .D(clefia_s1_U_n_133),
        .Q(\reg_2138_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2138_reg[5] 
       (.C(ap_clk),
        .CE(reg_2138),
        .D(clefia_s1_U_n_132),
        .Q(\reg_2138_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2138_reg[6] 
       (.C(ap_clk),
        .CE(reg_2138),
        .D(clefia_s1_U_n_131),
        .Q(\reg_2138_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2138_reg[7] 
       (.C(ap_clk),
        .CE(reg_2138),
        .D(clefia_s1_U_n_130),
        .Q(\reg_2138_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCCFFCCFFCCFECC)) 
    \reg_2146[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(reg_21461),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage11),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\reg_2146[7]_i_5_n_0 ));
  FDRE \reg_2146_reg[0] 
       (.C(ap_clk),
        .CE(reg_2146),
        .D(clefia_s0_U_n_85),
        .Q(\reg_2146_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2146_reg[1] 
       (.C(ap_clk),
        .CE(reg_2146),
        .D(clefia_s0_U_n_84),
        .Q(\reg_2146_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2146_reg[2] 
       (.C(ap_clk),
        .CE(reg_2146),
        .D(clefia_s0_U_n_83),
        .Q(\reg_2146_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2146_reg[3] 
       (.C(ap_clk),
        .CE(reg_2146),
        .D(clefia_s0_U_n_82),
        .Q(\reg_2146_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2146_reg[4] 
       (.C(ap_clk),
        .CE(reg_2146),
        .D(clefia_s0_U_n_81),
        .Q(\reg_2146_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2146_reg[5] 
       (.C(ap_clk),
        .CE(reg_2146),
        .D(clefia_s0_U_n_80),
        .Q(\reg_2146_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2146_reg[6] 
       (.C(ap_clk),
        .CE(reg_2146),
        .D(clefia_s0_U_n_79),
        .Q(\reg_2146_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2146_reg[7] 
       (.C(ap_clk),
        .CE(reg_2146),
        .D(clefia_s0_U_n_78),
        .Q(\reg_2146_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \reg_2155[7]_i_1 
       (.I0(reg_2146111_out),
        .I1(reg_215518_out),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(reg_21551),
        .I5(reg_21461),
        .O(\reg_2155[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    \reg_2155[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage9),
        .O(reg_2146111_out));
  LUT6 #(
    .INIT(64'hFFFFCCC8CCC8CCC8)) 
    \reg_2155[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage13),
        .O(reg_215518_out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2155[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage6),
        .O(reg_21551));
  LUT6 #(
    .INIT(64'hFFFFFAAAFEEEFAAA)) 
    \reg_2155[7]_i_6 
       (.I0(reg_21105),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(reg_21461));
  FDRE \reg_2155_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2155[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_93),
        .Q(reg_2155[0]),
        .R(1'b0));
  FDRE \reg_2155_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2155[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_92),
        .Q(reg_2155[1]),
        .R(1'b0));
  FDRE \reg_2155_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2155[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_91),
        .Q(reg_2155[2]),
        .R(1'b0));
  FDRE \reg_2155_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2155[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_90),
        .Q(reg_2155[3]),
        .R(1'b0));
  FDRE \reg_2155_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2155[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_89),
        .Q(reg_2155[4]),
        .R(1'b0));
  FDRE \reg_2155_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2155[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_88),
        .Q(reg_2155[5]),
        .R(1'b0));
  FDRE \reg_2155_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2155[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_87),
        .Q(reg_2155[6]),
        .R(1'b0));
  FDRE \reg_2155_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2155[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_86),
        .Q(reg_2155[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \reg_2163[7]_i_1 
       (.I0(reg_2146111_out),
        .I1(reg_21551),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(reg_215518_out),
        .O(\reg_2163[7]_i_1_n_0 ));
  FDRE \reg_2163_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2163[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_101),
        .Q(\reg_2163_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2163_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2163[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_100),
        .Q(\reg_2163_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2163_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2163[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_99),
        .Q(\reg_2163_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2163_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2163[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_98),
        .Q(\reg_2163_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2163_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2163[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_97),
        .Q(\reg_2163_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2163_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2163[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_96),
        .Q(\reg_2163_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2163_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2163[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_95),
        .Q(\reg_2163_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2163_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2163[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_94),
        .Q(\reg_2163_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_2170[7]_i_1 
       (.I0(reg_21105),
        .I1(reg_21162),
        .I2(reg_217016_out),
        .I3(p_4_in),
        .I4(reg_21161),
        .I5(reg_217017_out),
        .O(reg_2170));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2170[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter3),
        .O(reg_21105));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2170[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_enable_reg_pp0_iter1),
        .O(reg_21162));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_2170[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage6),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2170[7]_i_6 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter1),
        .O(reg_21161));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \reg_2170[7]_i_7 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .O(reg_217017_out));
  FDRE \reg_2170_reg[0] 
       (.C(ap_clk),
        .CE(reg_2170),
        .D(clefia_s1_U_n_113),
        .Q(\reg_2170_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_2170_reg[1] 
       (.C(ap_clk),
        .CE(reg_2170),
        .D(clefia_s1_U_n_112),
        .Q(\reg_2170_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_2170_reg[2] 
       (.C(ap_clk),
        .CE(reg_2170),
        .D(clefia_s1_U_n_111),
        .Q(\reg_2170_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_2170_reg[3] 
       (.C(ap_clk),
        .CE(reg_2170),
        .D(clefia_s1_U_n_110),
        .Q(\reg_2170_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_2170_reg[4] 
       (.C(ap_clk),
        .CE(reg_2170),
        .D(clefia_s1_U_n_109),
        .Q(\reg_2170_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_2170_reg[5] 
       (.C(ap_clk),
        .CE(reg_2170),
        .D(clefia_s1_U_n_108),
        .Q(\reg_2170_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_2170_reg[6] 
       (.C(ap_clk),
        .CE(reg_2170),
        .D(clefia_s1_U_n_107),
        .Q(\reg_2170_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_2170_reg[7] 
       (.C(ap_clk),
        .CE(reg_2170),
        .D(clefia_s1_U_n_106),
        .Q(\reg_2170_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_2178[7]_i_1 
       (.I0(reg_21105),
        .I1(reg_217016_out),
        .I2(clefia_s1_address312_out),
        .I3(reg_21163),
        .I4(reg_21302),
        .I5(reg_21162),
        .O(\reg_2178[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2178[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_enable_reg_pp0_iter2),
        .O(reg_21163));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2178[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_enable_reg_pp0_iter1),
        .O(reg_21302));
  FDRE \reg_2178_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2178[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_121),
        .Q(reg_2178[0]),
        .R(1'b0));
  FDRE \reg_2178_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2178[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_120),
        .Q(reg_2178[1]),
        .R(1'b0));
  FDRE \reg_2178_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2178[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_119),
        .Q(reg_2178[2]),
        .R(1'b0));
  FDRE \reg_2178_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2178[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_118),
        .Q(reg_2178[3]),
        .R(1'b0));
  FDRE \reg_2178_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2178[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_117),
        .Q(reg_2178[4]),
        .R(1'b0));
  FDRE \reg_2178_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2178[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_116),
        .Q(reg_2178[5]),
        .R(1'b0));
  FDRE \reg_2178_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2178[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_115),
        .Q(reg_2178[6]),
        .R(1'b0));
  FDRE \reg_2178_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2178[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_114),
        .Q(reg_2178[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFECC)) 
    \reg_2185[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ct_address0124_out),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(clefia_s1_address312_out),
        .I5(reg_217016_out),
        .O(\reg_2185[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFAEA)) 
    \reg_2185[7]_i_4 
       (.I0(reg_2146111_out),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage8),
        .O(reg_217016_out));
  FDRE \reg_2185_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2185[7]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(reg_2185[0]),
        .R(1'b0));
  FDRE \reg_2185_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2185[7]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(reg_2185[1]),
        .R(1'b0));
  FDRE \reg_2185_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2185[7]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(reg_2185[2]),
        .R(1'b0));
  FDRE \reg_2185_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2185[7]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(reg_2185[3]),
        .R(1'b0));
  FDRE \reg_2185_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2185[7]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(reg_2185[4]),
        .R(1'b0));
  FDRE \reg_2185_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2185[7]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(reg_2185[5]),
        .R(1'b0));
  FDRE \reg_2185_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2185[7]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(reg_2185[6]),
        .R(1'b0));
  FDRE \reg_2185_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2185[7]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(reg_2185[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFF00FF00)) 
    \reg_2191[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(reg_215518_out),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\reg_2191[7]_i_1_n_0 ));
  FDRE \reg_2191_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2191[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_109),
        .Q(reg_2191[0]),
        .R(1'b0));
  FDRE \reg_2191_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2191[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_108),
        .Q(reg_2191[1]),
        .R(1'b0));
  FDRE \reg_2191_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2191[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_107),
        .Q(reg_2191[2]),
        .R(1'b0));
  FDRE \reg_2191_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2191[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_106),
        .Q(reg_2191[3]),
        .R(1'b0));
  FDRE \reg_2191_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2191[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_105),
        .Q(reg_2191[4]),
        .R(1'b0));
  FDRE \reg_2191_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2191[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_104),
        .Q(reg_2191[5]),
        .R(1'b0));
  FDRE \reg_2191_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2191[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_103),
        .Q(reg_2191[6]),
        .R(1'b0));
  FDRE \reg_2191_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2191[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_102),
        .Q(reg_2191[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_2197[7]_i_1 
       (.I0(reg_21971),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage9),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\reg_2197[7]_i_4_n_0 ),
        .O(\reg_2197[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \reg_2197[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage12),
        .O(reg_21971));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \reg_2197[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage10),
        .O(\reg_2197[7]_i_4_n_0 ));
  FDRE \reg_2197_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2197[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_80),
        .Q(reg_2197[0]),
        .R(1'b0));
  FDRE \reg_2197_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2197[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_79),
        .Q(reg_2197[1]),
        .R(1'b0));
  FDRE \reg_2197_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2197[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_78),
        .Q(reg_2197[2]),
        .R(1'b0));
  FDRE \reg_2197_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2197[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_77),
        .Q(reg_2197[3]),
        .R(1'b0));
  FDRE \reg_2197_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2197[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_76),
        .Q(reg_2197[4]),
        .R(1'b0));
  FDRE \reg_2197_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2197[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_75),
        .Q(reg_2197[5]),
        .R(1'b0));
  FDRE \reg_2197_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2197[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_74),
        .Q(reg_2197[6]),
        .R(1'b0));
  FDRE \reg_2197_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2197[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_73),
        .Q(reg_2197[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEEEEEEFFEAEAEA)) 
    \reg_2202[7]_i_1 
       (.I0(reg_22021),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage10),
        .O(\reg_2202[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \reg_2202[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(reg_22021));
  FDRE \reg_2202_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2202[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_120),
        .Q(reg_2202[0]),
        .R(1'b0));
  FDRE \reg_2202_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2202[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_119),
        .Q(reg_2202[1]),
        .R(1'b0));
  FDRE \reg_2202_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2202[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_118),
        .Q(reg_2202[2]),
        .R(1'b0));
  FDRE \reg_2202_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2202[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_117),
        .Q(reg_2202[3]),
        .R(1'b0));
  FDRE \reg_2202_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2202[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_116),
        .Q(reg_2202[4]),
        .R(1'b0));
  FDRE \reg_2202_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2202[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_115),
        .Q(reg_2202[5]),
        .R(1'b0));
  FDRE \reg_2202_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2202[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_114),
        .Q(reg_2202[6]),
        .R(1'b0));
  FDRE \reg_2202_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2202[7]_i_1_n_0 ),
        .D(clefia_s0_U_n_113),
        .Q(reg_2202[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF0E0)) 
    \reg_2207[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(reg_22070));
  FDRE \reg_2207_reg[0] 
       (.C(ap_clk),
        .CE(reg_22070),
        .D(clefia_s0_q0[0]),
        .Q(reg_2207[0]),
        .R(1'b0));
  FDRE \reg_2207_reg[1] 
       (.C(ap_clk),
        .CE(reg_22070),
        .D(clefia_s0_q0[1]),
        .Q(reg_2207[1]),
        .R(1'b0));
  FDRE \reg_2207_reg[2] 
       (.C(ap_clk),
        .CE(reg_22070),
        .D(clefia_s0_q0[2]),
        .Q(reg_2207[2]),
        .R(1'b0));
  FDRE \reg_2207_reg[3] 
       (.C(ap_clk),
        .CE(reg_22070),
        .D(clefia_s0_q0[3]),
        .Q(reg_2207[3]),
        .R(1'b0));
  FDRE \reg_2207_reg[4] 
       (.C(ap_clk),
        .CE(reg_22070),
        .D(clefia_s0_q0[4]),
        .Q(reg_2207[4]),
        .R(1'b0));
  FDRE \reg_2207_reg[5] 
       (.C(ap_clk),
        .CE(reg_22070),
        .D(clefia_s0_q0[5]),
        .Q(reg_2207[5]),
        .R(1'b0));
  FDRE \reg_2207_reg[6] 
       (.C(ap_clk),
        .CE(reg_22070),
        .D(clefia_s0_q0[6]),
        .Q(reg_2207[6]),
        .R(1'b0));
  FDRE \reg_2207_reg[7] 
       (.C(ap_clk),
        .CE(reg_22070),
        .D(clefia_s0_q0[7]),
        .Q(reg_2207[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE00)) 
    \reg_2211[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\reg_2211[7]_i_1_n_0 ));
  FDRE \reg_2211_reg[0] 
       (.C(ap_clk),
        .CE(\reg_2211[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_521),
        .Q(reg_2211[0]),
        .R(1'b0));
  FDRE \reg_2211_reg[1] 
       (.C(ap_clk),
        .CE(\reg_2211[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_520),
        .Q(reg_2211[1]),
        .R(1'b0));
  FDRE \reg_2211_reg[2] 
       (.C(ap_clk),
        .CE(\reg_2211[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_519),
        .Q(reg_2211[2]),
        .R(1'b0));
  FDRE \reg_2211_reg[3] 
       (.C(ap_clk),
        .CE(\reg_2211[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_518),
        .Q(reg_2211[3]),
        .R(1'b0));
  FDRE \reg_2211_reg[4] 
       (.C(ap_clk),
        .CE(\reg_2211[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_517),
        .Q(reg_2211[4]),
        .R(1'b0));
  FDRE \reg_2211_reg[5] 
       (.C(ap_clk),
        .CE(\reg_2211[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_516),
        .Q(reg_2211[5]),
        .R(1'b0));
  FDRE \reg_2211_reg[6] 
       (.C(ap_clk),
        .CE(\reg_2211[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_515),
        .Q(reg_2211[6]),
        .R(1'b0));
  FDRE \reg_2211_reg[7] 
       (.C(ap_clk),
        .CE(\reg_2211[7]_i_1_n_0 ),
        .D(clefia_s1_U_n_514),
        .Q(reg_2211[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_27231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[6]),
        .Q(or_ln134_6_fu_3178_p3[0]),
        .R(1'b0));
  FDRE \tmp_155_reg_28118_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_29_fu_7492_p3[0]),
        .R(1'b0));
  FDRE \tmp_165_reg_27962_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_31_fu_6524_p3[0]),
        .R(1'b0));
  FDRE \tmp_173_reg_27994_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg[6]),
        .Q(or_ln134_33_fu_6536_p3[0]),
        .R(1'b0));
  FDRE \tmp_199_reg_28316_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_38_fu_8630_p3[0]),
        .R(1'b0));
  FDRE \tmp_209_reg_28166_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q0[6]),
        .Q(or_ln134_40_fu_7662_p3[0]),
        .R(1'b0));
  FDRE \tmp_215_reg_28192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[6]),
        .Q(or_ln134_42_fu_7674_p3[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_27379_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q5[5]),
        .Q(or_ln134_9_fu_3428_p3[0]),
        .R(1'b0));
  FDRE \tmp_235_reg_28494_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q5[5]),
        .Q(or_ln134_45_fu_9756_p3[0]),
        .R(1'b0));
  FDRE \tmp_249_reg_28354_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[6]),
        .Q(or_ln134_48_fu_8794_p3[0]),
        .R(1'b0));
  FDRE \tmp_255_reg_28380_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[6]),
        .Q(or_ln134_50_fu_8806_p3[0]),
        .R(1'b0));
  FDRE \tmp_261_reg_28644_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[5]),
        .Q(or_ln134_51_fu_10876_p3[0]),
        .R(1'b0));
  FDRE \tmp_289_reg_28542_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[6]),
        .Q(or_ln134_56_fu_9926_p3[0]),
        .R(1'b0));
  FDRE \tmp_295_reg_28568_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_58_fu_9938_p3[0]),
        .R(1'b0));
  FDRE \tmp_29_reg_27446_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q5[5]),
        .Q(or_ln134_s_fu_3434_p3[0]),
        .R(1'b0));
  FDRE \tmp_319_reg_28880_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[5]),
        .Q(or_ln134_62_fu_12026_p3[0]),
        .R(1'b0));
  FDRE \tmp_325_reg_28714_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg[6]),
        .Q(or_ln134_63_fu_11052_p3[0]),
        .R(1'b0));
  FDRE \tmp_333_reg_28746_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_65_fu_11064_p3[0]),
        .R(1'b0));
  FDRE \tmp_355_reg_29054_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_69_fu_13075_p3[0]),
        .R(1'b0));
  FDRE \tmp_365_reg_28902_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q0[6]),
        .Q(or_ln134_71_fu_12184_p3[0]),
        .R(1'b0));
  FDRE \tmp_395_reg_29215_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[5]),
        .Q(or_ln134_77_fu_13979_p3[0]),
        .R(1'b0));
  FDRE \tmp_39_reg_27415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[5]),
        .Q(or_ln134_3_fu_3561_p3[0]),
        .R(1'b0));
  FDRE \tmp_413_reg_29107_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[6]),
        .Q(or_ln134_81_fu_13329_p3[0]),
        .R(1'b0));
  FDRE \tmp_429_reg_29377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_84_fu_15579_p3[0]),
        .R(1'b0));
  FDRE \tmp_469_reg_29519_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_92_fu_16557_p3[0]),
        .R(1'b0));
  FDRE \tmp_509_reg_29707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_100_fu_17689_p3[0]),
        .R(1'b0));
  FDRE \tmp_519_reg_29733_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_102_fu_17701_p3[0]),
        .R(1'b0));
  FDRE \tmp_533_reg_29599_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg[6]),
        .Q(or_ln134_105_fu_16739_p3[0]),
        .R(1'b0));
  FDRE \tmp_549_reg_29895_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_108_fu_18821_p3[0]),
        .R(1'b0));
  FDRE \tmp_55_reg_27542_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[6]),
        .Q(or_ln134_10_fu_3692_p3[0]),
        .R(1'b0));
  FDRE \tmp_573_reg_29787_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg[6]),
        .Q(or_ln134_113_fu_17871_p3[0]),
        .R(1'b0));
  FDRE \tmp_581_reg_30061_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q4[5]),
        .Q(or_ln134_115_fu_19947_p3[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_27293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[6]),
        .Q(or_ln134_2_fu_2967_p3[0]),
        .R(1'b0));
  FDRE \tmp_613_reg_29975_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg[6]),
        .Q(or_ln134_121_fu_19003_p3[0]),
        .R(1'b0));
  FDRE \tmp_621_reg_30249_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_123_fu_21079_p3[0]),
        .R(1'b0));
  FDRE \tmp_645_reg_30131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_127_fu_20123_p3[0]),
        .R(1'b0));
  FDRE \tmp_653_reg_30163_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg[6]),
        .Q(or_ln134_129_fu_20135_p3[0]),
        .R(1'b0));
  FDRE \tmp_661_reg_30437_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_131_fu_22211_p3[0]),
        .R(1'b0));
  FDRE \tmp_685_reg_30319_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[6]),
        .Q(or_ln134_135_fu_21255_p3[0]),
        .R(1'b0));
  FDRE \tmp_693_reg_30351_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q1[6]),
        .Q(or_ln134_137_fu_21267_p3[0]),
        .R(1'b0));
  FDRE \tmp_715_reg_30659_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[5]),
        .Q(or_ln134_141_fu_23268_p3[0]),
        .R(1'b0));
  FDRE \tmp_725_reg_30507_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[6]),
        .Q(or_ln134_143_fu_22387_p3[0]),
        .R(1'b0));
  FDRE \tmp_755_reg_30816_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[5]),
        .Q(or_ln134_149_fu_24138_p3[0]),
        .R(1'b0));
  FDRE \tmp_789_reg_30969_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_156_fu_25038_p3[0]),
        .R(1'b0));
  FDRE \tmp_861_reg_31266_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_171_fu_27052_p3[0]),
        .R(1'b0));
  FDRE \tmp_875_reg_31276_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_173_fu_27064_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln134_102_reg_28145_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_39_fu_7656_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_102_reg_28145_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_116_fu_13691_p3[2]),
        .Q(or_ln134_39_fu_7656_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_102_reg_28145_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_116_fu_13691_p3[3]),
        .Q(or_ln134_39_fu_7656_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_102_reg_28145_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_39_fu_7656_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_102_reg_28145_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_39_fu_7656_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_102_reg_28145_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_39_fu_7656_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_102_reg_28145_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_39_fu_7656_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_28161_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_40_fu_7662_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_28161_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_119_fu_13885_p3[2]),
        .Q(or_ln134_40_fu_7662_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_28161_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_119_fu_13885_p3[3]),
        .Q(or_ln134_40_fu_7662_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_28161_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_40_fu_7662_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_28161_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_40_fu_7662_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_28161_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_40_fu_7662_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_104_reg_28161_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_40_fu_7662_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_106_reg_28177_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_104_fu_12589_p3[2]),
        .Q(or_ln134_41_fu_7668_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_106_reg_28177_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_104_fu_12589_p3[3]),
        .Q(or_ln134_41_fu_7668_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_106_reg_28177_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_41_fu_7668_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_28187_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[7]),
        .Q(or_ln134_42_fu_7674_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_28187_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_118_fu_13809_p3[2]),
        .Q(or_ln134_42_fu_7674_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_28187_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_118_fu_13809_p3[3]),
        .Q(or_ln134_42_fu_7674_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_28187_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_42_fu_7674_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_28187_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(or_ln134_42_fu_7674_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_28187_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[4]),
        .Q(or_ln134_42_fu_7674_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_107_reg_28187_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[5]),
        .Q(or_ln134_42_fu_7674_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_27374_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q5[6]),
        .Q(or_ln134_9_fu_3428_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_27374_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_364),
        .Q(or_ln134_9_fu_3428_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_27374_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_9_fu_3428_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_27374_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_362),
        .Q(or_ln134_9_fu_3428_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_27374_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_4_fu_2791_p3[4]),
        .Q(or_ln134_9_fu_3428_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_27374_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_360),
        .Q(or_ln134_9_fu_3428_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_10_reg_27374_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_9_fu_3428_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_28451_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_364),
        .Q(or_ln134_43_fu_9744_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_28451_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_43_fu_9744_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_28451_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_362),
        .Q(or_ln134_43_fu_9744_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_110_reg_28451_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_4_fu_2791_p3[4]),
        .Q(or_ln134_43_fu_9744_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_28473_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(or_ln134_12_fu_4907_p3[2]),
        .Q(or_ln134_44_fu_9750_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_28473_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(or_ln134_12_fu_4907_p3[3]),
        .Q(or_ln134_44_fu_9750_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_28473_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(or_ln134_12_fu_4907_p3[4]),
        .Q(or_ln134_44_fu_9750_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_114_reg_28473_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_299),
        .Q(or_ln134_44_fu_9750_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_28489_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q5[6]),
        .Q(or_ln134_45_fu_9756_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_28489_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_45_fu_9756_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_28489_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_470),
        .Q(or_ln134_45_fu_9756_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_28489_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_469),
        .Q(or_ln134_45_fu_9756_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_28489_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_45_fu_9756_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_28489_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_48),
        .Q(or_ln134_45_fu_9756_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_117_reg_28489_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_45_fu_9756_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_28499_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_284),
        .Q(or_ln134_46_fu_9762_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_28499_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_283),
        .Q(or_ln134_46_fu_9762_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_28499_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_46_fu_9762_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_28499_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_46_fu_9762_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_28499_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_46_fu_9762_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_119_reg_28499_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_46_fu_9762_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_28333_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_47_fu_8788_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_28333_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_47_fu_8788_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_122_reg_28333_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_47_fu_8788_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_28349_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[7]),
        .Q(or_ln134_48_fu_8794_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_28349_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_118_fu_13809_p3[2]),
        .Q(or_ln134_48_fu_8794_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_28349_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_118_fu_13809_p3[3]),
        .Q(or_ln134_48_fu_8794_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_28349_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_48_fu_8794_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_28349_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(or_ln134_48_fu_8794_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_28349_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[4]),
        .Q(or_ln134_48_fu_8794_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_124_reg_28349_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[5]),
        .Q(or_ln134_48_fu_8794_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_28365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[7]),
        .Q(or_ln134_49_fu_8800_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_28365_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_49_fu_8800_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_28365_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_49_fu_8800_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_28365_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_49_fu_8800_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_28365_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_49_fu_8800_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_28365_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_49_fu_8800_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_126_reg_28365_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_49_fu_8800_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_28375_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[7]),
        .Q(or_ln134_50_fu_8806_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_28375_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_425),
        .Q(or_ln134_50_fu_8806_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_28375_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_424),
        .Q(or_ln134_50_fu_8806_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_28375_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_50_fu_8806_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_28375_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(or_ln134_50_fu_8806_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_28375_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_50_fu_8806_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_127_reg_28375_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[5]),
        .Q(or_ln134_50_fu_8806_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_28639_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[6]),
        .Q(or_ln134_51_fu_10876_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_28639_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_364),
        .Q(or_ln134_51_fu_10876_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_28639_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_51_fu_10876_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_28639_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_362),
        .Q(or_ln134_51_fu_10876_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_28639_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_4_fu_2791_p3[4]),
        .Q(or_ln134_51_fu_10876_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_28639_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_360),
        .Q(or_ln134_51_fu_10876_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_130_reg_28639_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_51_fu_10876_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_28661_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(or_ln134_12_fu_4907_p3[2]),
        .Q(or_ln134_52_fu_10882_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_28661_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(or_ln134_12_fu_4907_p3[3]),
        .Q(or_ln134_52_fu_10882_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_28661_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(or_ln134_12_fu_4907_p3[4]),
        .Q(or_ln134_52_fu_10882_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_28661_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_299),
        .Q(or_ln134_52_fu_10882_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_28661_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_281),
        .Q(or_ln134_52_fu_10882_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_134_reg_28661_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_52_fu_10882_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_28677_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_284),
        .Q(or_ln134_53_fu_10888_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_28677_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_283),
        .Q(or_ln134_53_fu_10888_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_28677_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_53_fu_10888_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_137_reg_28677_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_53_fu_10888_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_28687_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_54_fu_10894_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_28687_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_54_fu_10894_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_28687_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_54_fu_10894_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_139_reg_28687_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_54_fu_10894_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_142_reg_28521_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg[7]),
        .Q(or_ln134_55_fu_9920_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_142_reg_28521_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_55_fu_9920_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_142_reg_28521_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_55_fu_9920_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_142_reg_28521_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_55_fu_9920_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_142_reg_28521_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_55_fu_9920_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_142_reg_28521_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg[4]),
        .Q(or_ln134_55_fu_9920_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_142_reg_28521_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg[5]),
        .Q(or_ln134_55_fu_9920_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_28537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[7]),
        .Q(or_ln134_56_fu_9926_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_28537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_425),
        .Q(or_ln134_56_fu_9926_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_28537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_424),
        .Q(or_ln134_56_fu_9926_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_28537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_56_fu_9926_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_28537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(or_ln134_56_fu_9926_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_28537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_56_fu_9926_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_144_reg_28537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[5]),
        .Q(or_ln134_56_fu_9926_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_146_reg_28553_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_57_fu_9932_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_146_reg_28553_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_57_fu_9932_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_146_reg_28553_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_57_fu_9932_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_28563_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[7]),
        .Q(or_ln134_58_fu_9938_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_28563_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_336),
        .Q(or_ln134_58_fu_9938_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_28563_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_335),
        .Q(or_ln134_58_fu_9938_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_28563_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_58_fu_9938_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_28563_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_327),
        .Q(or_ln134_58_fu_9938_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_28563_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_58_fu_9938_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_147_reg_28563_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_58_fu_9938_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_27441_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q5[6]),
        .Q(or_ln134_s_fu_3434_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_27441_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_364),
        .Q(or_ln134_s_fu_3434_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_27441_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_s_fu_3434_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_27441_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_362),
        .Q(or_ln134_s_fu_3434_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_27441_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_4_fu_2791_p3[4]),
        .Q(or_ln134_s_fu_3434_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_27441_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_360),
        .Q(or_ln134_s_fu_3434_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_14_reg_27441_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_s_fu_3434_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_28827_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_344),
        .Q(or_ln134_59_fu_12008_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_28827_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_343),
        .Q(or_ln134_59_fu_12008_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_28827_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_342),
        .Q(or_ln134_59_fu_12008_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_150_reg_28827_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_59_fu_12008_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_28849_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_265),
        .Q(or_ln134_60_fu_12014_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_28849_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_60_fu_12014_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_28849_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_60_fu_12014_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_28849_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_60_fu_12014_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_28849_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_60_fu_12014_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_154_reg_28849_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg[4]),
        .Q(or_ln134_60_fu_12014_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_28865_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_61_fu_12020_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_28865_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_61_fu_12020_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_28865_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_61_fu_12020_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_28865_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_61_fu_12020_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_28865_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_327),
        .Q(or_ln134_61_fu_12020_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_157_reg_28865_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_61_fu_12020_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_28875_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[6]),
        .Q(or_ln134_62_fu_12026_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_28875_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_428),
        .Q(or_ln134_62_fu_12026_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_28875_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_427),
        .Q(or_ln134_62_fu_12026_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_28875_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_426),
        .Q(or_ln134_62_fu_12026_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_28875_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_62_fu_12026_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_28875_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(or_ln134_62_fu_12026_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_159_reg_28875_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_62_fu_12026_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_28709_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg[7]),
        .Q(or_ln134_63_fu_11052_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_28709_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_63_fu_11052_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_28709_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_63_fu_11052_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_28709_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_63_fu_11052_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_28709_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_63_fu_11052_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_28709_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg[4]),
        .Q(or_ln134_63_fu_11052_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_162_reg_28709_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg[5]),
        .Q(or_ln134_63_fu_11052_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_28725_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[7]),
        .Q(or_ln134_64_fu_11058_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_28725_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_118_fu_13809_p3[2]),
        .Q(or_ln134_64_fu_11058_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_28725_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_118_fu_13809_p3[3]),
        .Q(or_ln134_64_fu_11058_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_28725_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_64_fu_11058_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_28725_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(or_ln134_64_fu_11058_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_28725_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[4]),
        .Q(or_ln134_64_fu_11058_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_164_reg_28725_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[5]),
        .Q(or_ln134_64_fu_11058_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_28741_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[7]),
        .Q(or_ln134_65_fu_11064_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_28741_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_346),
        .Q(or_ln134_65_fu_11064_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_28741_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_345),
        .Q(or_ln134_65_fu_11064_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_28741_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_65_fu_11064_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_28741_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_65_fu_11064_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_28741_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_65_fu_11064_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_166_reg_28741_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[5]),
        .Q(or_ln134_65_fu_11064_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_28751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_425),
        .Q(or_ln134_66_fu_11070_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_28751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_424),
        .Q(or_ln134_66_fu_11070_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_167_reg_28751_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_66_fu_11070_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_29011_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_265),
        .Q(or_ln134_67_fu_13063_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_29011_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_67_fu_13063_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_29011_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_67_fu_13063_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_170_reg_29011_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_67_fu_13063_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_29033_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_488),
        .Q(or_ln134_68_fu_13069_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_29033_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_68_fu_13069_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_29033_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_68_fu_13069_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_174_reg_29033_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_68_fu_13069_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_29049_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_69_fu_13075_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_29049_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_69_fu_13075_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_29049_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_69_fu_13075_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_29049_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_69_fu_13075_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_29049_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_69_fu_13075_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_29049_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_327),
        .Q(or_ln134_69_fu_13075_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_177_reg_29049_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_69_fu_13075_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_29059_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_428),
        .Q(or_ln134_70_fu_13081_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_29059_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_427),
        .Q(or_ln134_70_fu_13081_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_29059_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_426),
        .Q(or_ln134_70_fu_13081_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_29059_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_70_fu_13081_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_29059_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(or_ln134_70_fu_13081_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_179_reg_29059_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_70_fu_13081_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_27349_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_284),
        .Q(or_ln134_1_fu_3555_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_27349_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_283),
        .Q(or_ln134_1_fu_3555_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_27349_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_1_fu_3555_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_27349_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_1_fu_3555_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_27349_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_1_fu_3555_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_27349_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_1_fu_3555_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_28897_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_71_fu_12184_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_28897_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_116_fu_13691_p3[2]),
        .Q(or_ln134_71_fu_12184_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_28897_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_116_fu_13691_p3[3]),
        .Q(or_ln134_71_fu_12184_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_28897_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_71_fu_12184_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_28897_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_71_fu_12184_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_28897_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_71_fu_12184_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_182_reg_28897_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_71_fu_12184_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_184_reg_28913_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_72_fu_12190_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_184_reg_28913_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_119_fu_13885_p3[2]),
        .Q(or_ln134_72_fu_12190_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_184_reg_28913_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_119_fu_13885_p3[3]),
        .Q(or_ln134_72_fu_12190_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_184_reg_28913_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_72_fu_12190_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_184_reg_28913_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_72_fu_12190_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_184_reg_28913_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_72_fu_12190_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_184_reg_28913_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_72_fu_12190_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_28929_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q1[7]),
        .Q(or_ln134_73_fu_12196_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_28929_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_104_fu_12589_p3[2]),
        .Q(or_ln134_73_fu_12196_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_28929_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_104_fu_12589_p3[3]),
        .Q(or_ln134_73_fu_12196_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_28929_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_73_fu_12196_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_28929_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_73_fu_12196_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_28929_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_73_fu_12196_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_186_reg_28929_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_73_fu_12196_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_187_reg_28939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_118_fu_13809_p3[2]),
        .Q(or_ln134_74_fu_12202_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_187_reg_28939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_118_fu_13809_p3[3]),
        .Q(or_ln134_74_fu_12202_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_187_reg_28939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_74_fu_12202_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_29172_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_488),
        .Q(or_ln134_75_fu_13967_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_29172_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_75_fu_13967_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_29172_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_75_fu_13967_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_29172_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_75_fu_13967_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_29172_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_75_fu_13967_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_190_reg_29172_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_75_fu_13967_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_29194_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_405),
        .Q(or_ln134_76_fu_13973_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_29194_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_404),
        .Q(or_ln134_76_fu_13973_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_29194_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_403),
        .Q(or_ln134_76_fu_13973_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_194_reg_29194_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_76_fu_13973_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_29210_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[6]),
        .Q(or_ln134_77_fu_13979_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_29210_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_511),
        .Q(or_ln134_77_fu_13979_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_29210_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_510),
        .Q(or_ln134_77_fu_13979_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_29210_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_509),
        .Q(or_ln134_77_fu_13979_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_29210_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_77_fu_13979_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_29210_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(or_ln134_77_fu_13979_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_197_reg_29210_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[4]),
        .Q(or_ln134_77_fu_13979_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_29220_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_410),
        .Q(or_ln134_78_fu_13985_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_29220_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_409),
        .Q(or_ln134_78_fu_13985_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_29220_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_408),
        .Q(or_ln134_78_fu_13985_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_29220_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_78_fu_13985_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_29220_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_78_fu_13985_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_199_reg_29220_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_78_fu_13985_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_27410_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[6]),
        .Q(or_ln134_3_fu_3561_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_27410_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_3_fu_3561_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_27410_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_470),
        .Q(or_ln134_3_fu_3561_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_27410_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_469),
        .Q(or_ln134_3_fu_3561_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_27410_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_3_fu_3561_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_27410_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_48),
        .Q(or_ln134_3_fu_3561_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_19_reg_27410_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_3_fu_3561_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_29086_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_119_fu_13885_p3[2]),
        .Q(or_ln134_80_fu_13323_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_29086_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_119_fu_13885_p3[3]),
        .Q(or_ln134_80_fu_13323_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_204_reg_29086_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_80_fu_13323_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_29102_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_81_fu_13329_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_29102_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_116_fu_13691_p3[2]),
        .Q(or_ln134_81_fu_13329_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_29102_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_116_fu_13691_p3[3]),
        .Q(or_ln134_81_fu_13329_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_29102_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_81_fu_13329_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_29102_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_81_fu_13329_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_29102_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_81_fu_13329_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_206_reg_29102_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_81_fu_13329_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_29112_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[7]),
        .Q(or_ln134_82_fu_13335_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_29112_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_118_fu_13809_p3[2]),
        .Q(or_ln134_82_fu_13335_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_29112_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_118_fu_13809_p3[3]),
        .Q(or_ln134_82_fu_13335_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_29112_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_82_fu_13335_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_29112_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(or_ln134_82_fu_13335_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_29112_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[4]),
        .Q(or_ln134_82_fu_13335_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_207_reg_29112_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[5]),
        .Q(or_ln134_82_fu_13335_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_29305_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_405),
        .Q(or_ln134_83_fu_15573_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_29305_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_404),
        .Q(or_ln134_83_fu_15573_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_29305_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_403),
        .Q(or_ln134_83_fu_15573_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_29305_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_83_fu_15573_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_29305_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_83_fu_15573_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_210_reg_29305_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_83_fu_15573_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_29372_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_84_fu_15579_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_29372_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(or_ln134_12_fu_4907_p3[2]),
        .Q(or_ln134_84_fu_15579_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_29372_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(or_ln134_12_fu_4907_p3[3]),
        .Q(or_ln134_84_fu_15579_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_29372_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(or_ln134_12_fu_4907_p3[4]),
        .Q(or_ln134_84_fu_15579_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_29372_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_299),
        .Q(or_ln134_84_fu_15579_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_29372_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_281),
        .Q(or_ln134_84_fu_15579_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_214_reg_29372_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_84_fu_15579_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_29327_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_511),
        .Q(or_ln134_85_fu_15110_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_29327_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_510),
        .Q(or_ln134_85_fu_15110_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_29327_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_509),
        .Q(or_ln134_85_fu_15110_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_217_reg_29327_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_85_fu_15110_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_29337_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_410),
        .Q(or_ln134_86_fu_15116_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_29337_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_409),
        .Q(or_ln134_86_fu_15116_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_29337_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_408),
        .Q(or_ln134_86_fu_15116_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_219_reg_29337_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_86_fu_15116_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_27579_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q5[7]),
        .Q(or_ln134_5_fu_3596_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_27579_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_4_fu_2791_p3[2]),
        .Q(or_ln134_5_fu_3596_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_27579_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_4_fu_2791_p3[3]),
        .Q(or_ln134_5_fu_3596_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_27579_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_4_fu_2791_p3[4]),
        .Q(or_ln134_5_fu_3596_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_27579_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_360),
        .Q(or_ln134_5_fu_3596_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_27579_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_5_fu_3596_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_27579_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q5[5]),
        .Q(or_ln134_5_fu_3596_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_29492_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(or_ln134_12_fu_4907_p3[2]),
        .Q(or_ln134_91_fu_16551_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_29492_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(or_ln134_12_fu_4907_p3[3]),
        .Q(or_ln134_91_fu_16551_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_29492_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(or_ln134_12_fu_4907_p3[4]),
        .Q(or_ln134_91_fu_16551_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_29492_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_299),
        .Q(or_ln134_91_fu_16551_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_29492_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_281),
        .Q(or_ln134_91_fu_16551_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_230_reg_29492_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_91_fu_16551_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_29514_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_92_fu_16557_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_29514_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_344),
        .Q(or_ln134_92_fu_16557_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_29514_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_343),
        .Q(or_ln134_92_fu_16557_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_29514_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_342),
        .Q(or_ln134_92_fu_16557_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_29514_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_92_fu_16557_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_29514_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_92_fu_16557_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_234_reg_29514_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_92_fu_16557_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_29530_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_93_fu_16563_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_29530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_470),
        .Q(or_ln134_93_fu_16563_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_29530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_469),
        .Q(or_ln134_93_fu_16563_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_237_reg_29530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_93_fu_16563_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_29540_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_284),
        .Q(or_ln134_94_fu_16569_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_29540_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_283),
        .Q(or_ln134_94_fu_16569_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_29540_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_94_fu_16569_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_29540_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_94_fu_16569_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_29540_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_94_fu_16569_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_239_reg_29540_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_94_fu_16569_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_29680_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_12_fu_4907_p3[2]),
        .Q(or_ln134_99_fu_17683_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_29680_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_12_fu_4907_p3[3]),
        .Q(or_ln134_99_fu_17683_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_29680_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(or_ln134_12_fu_4907_p3[4]),
        .Q(or_ln134_99_fu_17683_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_29680_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_299),
        .Q(or_ln134_99_fu_17683_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_29680_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_281),
        .Q(or_ln134_99_fu_17683_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_250_reg_29680_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_99_fu_17683_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_29702_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_100_fu_17689_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_29702_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_344),
        .Q(or_ln134_100_fu_17689_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_29702_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_343),
        .Q(or_ln134_100_fu_17689_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_29702_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_342),
        .Q(or_ln134_100_fu_17689_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_29702_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_100_fu_17689_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_29702_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_100_fu_17689_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_254_reg_29702_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_100_fu_17689_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_29718_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_284),
        .Q(or_ln134_101_fu_17695_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_29718_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_283),
        .Q(or_ln134_101_fu_17695_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_29718_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_101_fu_17695_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_257_reg_29718_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_101_fu_17695_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_29728_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_102_fu_17701_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_29728_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_102_fu_17701_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_29728_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_102_fu_17701_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_29728_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_102_fu_17701_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_29728_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_102_fu_17701_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_29728_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_327),
        .Q(or_ln134_102_fu_17701_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_259_reg_29728_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_102_fu_17701_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_262_reg_29562_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[7]),
        .Q(or_ln134_103_fu_16727_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_262_reg_29562_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_104_fu_12589_p3[2]),
        .Q(or_ln134_103_fu_16727_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_262_reg_29562_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_104_fu_12589_p3[3]),
        .Q(or_ln134_103_fu_16727_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_262_reg_29562_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_103_fu_16727_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_262_reg_29562_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_103_fu_16727_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_262_reg_29562_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_103_fu_16727_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_262_reg_29562_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_103_fu_16727_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_264_reg_29578_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_425),
        .Q(or_ln134_104_fu_16733_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_264_reg_29578_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_424),
        .Q(or_ln134_104_fu_16733_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_264_reg_29578_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_104_fu_16733_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_266_reg_29594_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg[7]),
        .Q(or_ln134_105_fu_16739_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_266_reg_29594_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_105_fu_16739_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_266_reg_29594_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_105_fu_16739_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_266_reg_29594_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_105_fu_16739_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_266_reg_29594_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_105_fu_16739_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_266_reg_29594_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg[4]),
        .Q(or_ln134_105_fu_16739_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_266_reg_29594_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg[5]),
        .Q(or_ln134_105_fu_16739_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_267_reg_29604_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q3[7]),
        .Q(or_ln134_106_fu_16745_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_267_reg_29604_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_336),
        .Q(or_ln134_106_fu_16745_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_267_reg_29604_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_335),
        .Q(or_ln134_106_fu_16745_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_267_reg_29604_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_106_fu_16745_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_267_reg_29604_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_327),
        .Q(or_ln134_106_fu_16745_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_267_reg_29604_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_106_fu_16745_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_267_reg_29604_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_106_fu_16745_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_27505_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_4_fu_2791_p3[2]),
        .Q(or_ln134_8_fu_3686_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_27505_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_4_fu_2791_p3[3]),
        .Q(or_ln134_8_fu_3686_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_26_reg_27505_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_4_fu_2791_p3[4]),
        .Q(or_ln134_8_fu_3686_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_29868_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_12_fu_4907_p3[2]),
        .Q(or_ln134_107_fu_18815_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_29868_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_12_fu_4907_p3[3]),
        .Q(or_ln134_107_fu_18815_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_29868_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(or_ln134_12_fu_4907_p3[4]),
        .Q(or_ln134_107_fu_18815_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_29868_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_299),
        .Q(or_ln134_107_fu_18815_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_29868_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_281),
        .Q(or_ln134_107_fu_18815_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_270_reg_29868_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_107_fu_18815_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_29890_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_108_fu_18821_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_29890_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_344),
        .Q(or_ln134_108_fu_18821_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_29890_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_343),
        .Q(or_ln134_108_fu_18821_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_29890_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_342),
        .Q(or_ln134_108_fu_18821_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_29890_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_108_fu_18821_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_29890_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_108_fu_18821_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_274_reg_29890_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_108_fu_18821_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_29906_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_471),
        .Q(or_ln134_109_fu_18827_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_29906_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_470),
        .Q(or_ln134_109_fu_18827_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_29906_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_469),
        .Q(or_ln134_109_fu_18827_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_277_reg_29906_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_109_fu_18827_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_29916_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_284),
        .Q(or_ln134_110_fu_18833_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_29916_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_283),
        .Q(or_ln134_110_fu_18833_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_29916_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_110_fu_18833_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_29916_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_110_fu_18833_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_29916_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_110_fu_18833_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_279_reg_29916_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_110_fu_18833_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_27537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[7]),
        .Q(or_ln134_10_fu_3692_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_27537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_473),
        .Q(or_ln134_10_fu_3692_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_27537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_472),
        .Q(or_ln134_10_fu_3692_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_27537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_10_fu_3692_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_27537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_48),
        .Q(or_ln134_10_fu_3692_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_27537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_10_fu_3692_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_27_reg_27537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[5]),
        .Q(or_ln134_10_fu_3692_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_282_reg_29750_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_104_fu_12589_p3[2]),
        .Q(or_ln134_111_fu_17859_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_282_reg_29750_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_104_fu_12589_p3[3]),
        .Q(or_ln134_111_fu_17859_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_282_reg_29750_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_111_fu_17859_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_284_reg_29766_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_118_fu_13809_p3[2]),
        .Q(or_ln134_112_fu_17865_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_284_reg_29766_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_118_fu_13809_p3[3]),
        .Q(or_ln134_112_fu_17865_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_284_reg_29766_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_112_fu_17865_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_286_reg_29782_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg[7]),
        .Q(or_ln134_113_fu_17871_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_286_reg_29782_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_113_fu_17871_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_286_reg_29782_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_113_fu_17871_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_286_reg_29782_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_113_fu_17871_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_286_reg_29782_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_113_fu_17871_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_286_reg_29782_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg[4]),
        .Q(or_ln134_113_fu_17871_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_286_reg_29782_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg[5]),
        .Q(or_ln134_113_fu_17871_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_287_reg_29792_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[7]),
        .Q(or_ln134_114_fu_17877_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_287_reg_29792_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_425),
        .Q(or_ln134_114_fu_17877_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_287_reg_29792_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_424),
        .Q(or_ln134_114_fu_17877_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_287_reg_29792_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_114_fu_17877_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_287_reg_29792_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(or_ln134_114_fu_17877_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_287_reg_29792_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_114_fu_17877_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_287_reg_29792_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[5]),
        .Q(or_ln134_114_fu_17877_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_30056_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q4[6]),
        .Q(or_ln134_115_fu_19947_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_30056_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_12_fu_4907_p3[2]),
        .Q(or_ln134_115_fu_19947_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_30056_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_12_fu_4907_p3[3]),
        .Q(or_ln134_115_fu_19947_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_30056_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(or_ln134_12_fu_4907_p3[4]),
        .Q(or_ln134_115_fu_19947_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_30056_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_299),
        .Q(or_ln134_115_fu_19947_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_30056_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_281),
        .Q(or_ln134_115_fu_19947_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_290_reg_30056_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q4[4]),
        .Q(or_ln134_115_fu_19947_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_30078_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_344),
        .Q(or_ln134_116_fu_19953_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_30078_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_343),
        .Q(or_ln134_116_fu_19953_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_30078_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_342),
        .Q(or_ln134_116_fu_19953_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_30078_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_116_fu_19953_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_30078_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_116_fu_19953_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_294_reg_30078_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_116_fu_19953_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_30094_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_284),
        .Q(or_ln134_117_fu_19959_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_30094_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_283),
        .Q(or_ln134_117_fu_19959_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_30094_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_117_fu_19959_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_297_reg_30094_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_117_fu_19959_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_30104_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_118_fu_19965_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_30104_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_118_fu_19965_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_30104_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_118_fu_19965_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_299_reg_30104_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_118_fu_19965_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_27288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[7]),
        .Q(or_ln134_2_fu_2967_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_27288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_2791_p3[2]),
        .Q(or_ln134_2_fu_2967_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_27288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_2791_p3[3]),
        .Q(or_ln134_2_fu_2967_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_27288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_4_fu_2791_p3[4]),
        .Q(or_ln134_2_fu_2967_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_27288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_360),
        .Q(or_ln134_2_fu_2967_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_27288_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_2_fu_2967_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_27288_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[5]),
        .Q(or_ln134_2_fu_2967_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_302_reg_29938_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[7]),
        .Q(or_ln134_119_fu_18991_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_302_reg_29938_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_104_fu_12589_p3[2]),
        .Q(or_ln134_119_fu_18991_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_302_reg_29938_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_104_fu_12589_p3[3]),
        .Q(or_ln134_119_fu_18991_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_302_reg_29938_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_119_fu_18991_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_302_reg_29938_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_119_fu_18991_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_302_reg_29938_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_119_fu_18991_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_302_reg_29938_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_119_fu_18991_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_304_reg_29954_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_425),
        .Q(or_ln134_120_fu_18997_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_304_reg_29954_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_424),
        .Q(or_ln134_120_fu_18997_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_304_reg_29954_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_120_fu_18997_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_306_reg_29970_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg[7]),
        .Q(or_ln134_121_fu_19003_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_306_reg_29970_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_121_fu_19003_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_306_reg_29970_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_121_fu_19003_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_306_reg_29970_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_121_fu_19003_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_306_reg_29970_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_121_fu_19003_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_306_reg_29970_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg[4]),
        .Q(or_ln134_121_fu_19003_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_306_reg_29970_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg[5]),
        .Q(or_ln134_121_fu_19003_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_307_reg_29980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q3[7]),
        .Q(or_ln134_122_fu_19009_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_307_reg_29980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_336),
        .Q(or_ln134_122_fu_19009_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_307_reg_29980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_335),
        .Q(or_ln134_122_fu_19009_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_307_reg_29980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_122_fu_19009_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_307_reg_29980_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_327),
        .Q(or_ln134_122_fu_19009_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_307_reg_29980_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_122_fu_19009_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_307_reg_29980_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q3[5]),
        .Q(or_ln134_122_fu_19009_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_27707_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_364),
        .Q(or_ln134_11_fu_5378_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_27707_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_11_fu_5378_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_27707_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_362),
        .Q(or_ln134_11_fu_5378_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_27707_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_4_fu_2791_p3[4]),
        .Q(or_ln134_11_fu_5378_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_27707_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_360),
        .Q(or_ln134_11_fu_5378_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_30_reg_27707_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_11_fu_5378_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_30244_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_123_fu_21079_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_30244_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_344),
        .Q(or_ln134_123_fu_21079_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_30244_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_343),
        .Q(or_ln134_123_fu_21079_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_30244_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_342),
        .Q(or_ln134_123_fu_21079_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_30244_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_123_fu_21079_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_30244_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_123_fu_21079_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_310_reg_30244_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_123_fu_21079_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_30266_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_265),
        .Q(or_ln134_124_fu_21085_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_30266_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_124_fu_21085_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_30266_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_124_fu_21085_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_30266_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_124_fu_21085_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_30266_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_124_fu_21085_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_314_reg_30266_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg[4]),
        .Q(or_ln134_124_fu_21085_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_30282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_125_fu_21091_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_30282_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_125_fu_21091_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_30282_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_125_fu_21091_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_317_reg_30282_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_125_fu_21091_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_30292_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_428),
        .Q(or_ln134_126_fu_21097_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_30292_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_427),
        .Q(or_ln134_126_fu_21097_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_30292_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_426),
        .Q(or_ln134_126_fu_21097_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_319_reg_30292_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_126_fu_21097_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_30126_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[7]),
        .Q(or_ln134_127_fu_20123_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_30126_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_104_fu_12589_p3[2]),
        .Q(or_ln134_127_fu_20123_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_30126_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_104_fu_12589_p3[3]),
        .Q(or_ln134_127_fu_20123_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_30126_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_127_fu_20123_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_30126_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_127_fu_20123_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_30126_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_127_fu_20123_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_322_reg_30126_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_127_fu_20123_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_30142_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[7]),
        .Q(or_ln134_128_fu_20129_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_30142_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_118_fu_13809_p3[2]),
        .Q(or_ln134_128_fu_20129_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_30142_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_118_fu_13809_p3[3]),
        .Q(or_ln134_128_fu_20129_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_30142_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_128_fu_20129_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_30142_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(or_ln134_128_fu_20129_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_30142_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[4]),
        .Q(or_ln134_128_fu_20129_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_324_reg_30142_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[5]),
        .Q(or_ln134_128_fu_20129_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_30158_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg[7]),
        .Q(or_ln134_129_fu_20135_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_30158_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_129_fu_20135_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_30158_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_129_fu_20135_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_30158_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_129_fu_20135_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_30158_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_129_fu_20135_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_30158_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg[4]),
        .Q(or_ln134_129_fu_20135_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_326_reg_30158_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg[5]),
        .Q(or_ln134_129_fu_20135_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_327_reg_30168_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_425),
        .Q(or_ln134_130_fu_20141_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_327_reg_30168_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_424),
        .Q(or_ln134_130_fu_20141_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_327_reg_30168_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_130_fu_20141_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_30432_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[6]),
        .Q(or_ln134_131_fu_22211_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_30432_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_344),
        .Q(or_ln134_131_fu_22211_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_30432_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_343),
        .Q(or_ln134_131_fu_22211_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_30432_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_342),
        .Q(or_ln134_131_fu_22211_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_30432_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_131_fu_22211_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_30432_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_332),
        .Q(or_ln134_131_fu_22211_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_330_reg_30432_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[4]),
        .Q(or_ln134_131_fu_22211_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_30454_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_265),
        .Q(or_ln134_132_fu_22217_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_30454_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_132_fu_22217_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_30454_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_132_fu_22217_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_30454_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_132_fu_22217_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_30454_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_132_fu_22217_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_334_reg_30454_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg[4]),
        .Q(or_ln134_132_fu_22217_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_30470_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_133_fu_22223_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_30470_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_133_fu_22223_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_30470_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_133_fu_22223_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_30470_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_133_fu_22223_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_337_reg_30470_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_133_fu_22223_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_30480_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_428),
        .Q(or_ln134_134_fu_22229_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_30480_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_427),
        .Q(or_ln134_134_fu_22229_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_30480_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_426),
        .Q(or_ln134_134_fu_22229_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_339_reg_30480_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_134_fu_22229_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_342_reg_30314_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_135_fu_21255_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_342_reg_30314_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_116_fu_13691_p3[2]),
        .Q(or_ln134_135_fu_21255_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_342_reg_30314_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_116_fu_13691_p3[3]),
        .Q(or_ln134_135_fu_21255_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_342_reg_30314_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_135_fu_21255_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_342_reg_30314_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_135_fu_21255_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_342_reg_30314_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_135_fu_21255_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_342_reg_30314_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_135_fu_21255_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_344_reg_30330_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_136_fu_21261_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_344_reg_30330_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_119_fu_13885_p3[2]),
        .Q(or_ln134_136_fu_21261_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_344_reg_30330_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_119_fu_13885_p3[3]),
        .Q(or_ln134_136_fu_21261_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_344_reg_30330_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_136_fu_21261_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_344_reg_30330_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_136_fu_21261_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_344_reg_30330_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_136_fu_21261_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_344_reg_30330_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_136_fu_21261_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_346_reg_30346_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q1[7]),
        .Q(or_ln134_137_fu_21267_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_346_reg_30346_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_104_fu_12589_p3[2]),
        .Q(or_ln134_137_fu_21267_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_346_reg_30346_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_104_fu_12589_p3[3]),
        .Q(or_ln134_137_fu_21267_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_346_reg_30346_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_137_fu_21267_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_346_reg_30346_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_137_fu_21267_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_346_reg_30346_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_137_fu_21267_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_346_reg_30346_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_137_fu_21267_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_347_reg_30356_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_118_fu_13809_p3[2]),
        .Q(or_ln134_138_fu_21273_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_347_reg_30356_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_118_fu_13809_p3[3]),
        .Q(or_ln134_138_fu_21273_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_347_reg_30356_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_138_fu_21273_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_30616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_344),
        .Q(or_ln134_139_fu_23256_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_30616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_343),
        .Q(or_ln134_139_fu_23256_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_30616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_342),
        .Q(or_ln134_139_fu_23256_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_350_reg_30616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_139_fu_23256_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_30638_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_265),
        .Q(or_ln134_140_fu_23262_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_30638_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_140_fu_23262_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_30638_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_140_fu_23262_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_354_reg_30638_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_140_fu_23262_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_30654_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[6]),
        .Q(or_ln134_141_fu_23268_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_30654_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_428),
        .Q(or_ln134_141_fu_23268_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_30654_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_427),
        .Q(or_ln134_141_fu_23268_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_30654_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_426),
        .Q(or_ln134_141_fu_23268_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_30654_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_141_fu_23268_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_30654_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(or_ln134_141_fu_23268_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_357_reg_30654_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_141_fu_23268_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_30664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_511),
        .Q(or_ln134_142_fu_23274_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_30664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_510),
        .Q(or_ln134_142_fu_23274_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_30664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_509),
        .Q(or_ln134_142_fu_23274_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_30664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_142_fu_23274_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_30664_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(or_ln134_142_fu_23274_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_359_reg_30664_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg[4]),
        .Q(or_ln134_142_fu_23274_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_30502_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_143_fu_22387_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_30502_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_116_fu_13691_p3[2]),
        .Q(or_ln134_143_fu_22387_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_30502_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_116_fu_13691_p3[3]),
        .Q(or_ln134_143_fu_22387_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_30502_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_143_fu_22387_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_30502_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_143_fu_22387_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_30502_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_143_fu_22387_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_362_reg_30502_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_143_fu_22387_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_30518_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_144_fu_22393_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_30518_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_119_fu_13885_p3[2]),
        .Q(or_ln134_144_fu_22393_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_30518_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_119_fu_13885_p3[3]),
        .Q(or_ln134_144_fu_22393_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_30518_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_144_fu_22393_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_30518_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_144_fu_22393_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_30518_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_144_fu_22393_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_364_reg_30518_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_144_fu_22393_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_30534_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[7]),
        .Q(or_ln134_145_fu_22399_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_30534_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_104_fu_12589_p3[2]),
        .Q(or_ln134_145_fu_22399_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_30534_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_104_fu_12589_p3[3]),
        .Q(or_ln134_145_fu_22399_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_30534_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_145_fu_22399_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_30534_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_145_fu_22399_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_30534_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_145_fu_22399_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_366_reg_30534_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_145_fu_22399_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_30544_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_118_fu_13809_p3[2]),
        .Q(or_ln134_146_fu_22405_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_30544_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_118_fu_13809_p3[3]),
        .Q(or_ln134_146_fu_22405_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_367_reg_30544_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_146_fu_22405_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_30773_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_488),
        .Q(or_ln134_147_fu_24126_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_30773_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_147_fu_24126_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_30773_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_147_fu_24126_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_30773_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_147_fu_24126_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_30773_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_147_fu_24126_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_370_reg_30773_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_147_fu_24126_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_30795_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_405),
        .Q(or_ln134_148_fu_24132_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_30795_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_404),
        .Q(or_ln134_148_fu_24132_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_30795_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_403),
        .Q(or_ln134_148_fu_24132_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_374_reg_30795_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_148_fu_24132_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_30811_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[6]),
        .Q(or_ln134_149_fu_24138_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_30811_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_428),
        .Q(or_ln134_149_fu_24138_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_30811_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_427),
        .Q(or_ln134_149_fu_24138_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_30811_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_426),
        .Q(or_ln134_149_fu_24138_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_30811_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_149_fu_24138_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_30811_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(or_ln134_149_fu_24138_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_377_reg_30811_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_149_fu_24138_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_30821_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_511),
        .Q(or_ln134_150_fu_24144_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_30821_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_510),
        .Q(or_ln134_150_fu_24144_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_30821_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_509),
        .Q(or_ln134_150_fu_24144_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_30821_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_150_fu_24144_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_30821_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(or_ln134_150_fu_24144_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_379_reg_30821_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[4]),
        .Q(or_ln134_150_fu_24144_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_27661_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_284),
        .Q(or_ln134_13_fu_4915_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_27661_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_283),
        .Q(or_ln134_13_fu_4915_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_27661_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_13_fu_4915_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_37_reg_27661_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_13_fu_4915_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_382_reg_30686_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_151_fu_23914_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_382_reg_30686_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_116_fu_13691_p3[2]),
        .Q(or_ln134_151_fu_23914_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_382_reg_30686_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_116_fu_13691_p3[3]),
        .Q(or_ln134_151_fu_23914_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_382_reg_30686_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_151_fu_23914_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_382_reg_30686_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_151_fu_23914_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_382_reg_30686_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_151_fu_23914_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_382_reg_30686_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_151_fu_23914_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_30702_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q1[7]),
        .Q(or_ln134_153_fu_24004_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_30702_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_104_fu_12589_p3[2]),
        .Q(or_ln134_153_fu_24004_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_30702_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_104_fu_12589_p3[3]),
        .Q(or_ln134_153_fu_24004_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_30702_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_153_fu_24004_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_30702_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_153_fu_24004_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_30702_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_153_fu_24004_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_386_reg_30702_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_153_fu_24004_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_30712_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_154_fu_24010_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_30712_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_119_fu_13885_p3[2]),
        .Q(or_ln134_154_fu_24010_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_30712_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_119_fu_13885_p3[3]),
        .Q(or_ln134_154_fu_24010_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_30712_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_154_fu_24010_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_30712_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_154_fu_24010_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_30712_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_154_fu_24010_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_387_reg_30712_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_154_fu_24010_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_30907_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_405),
        .Q(or_ln134_155_fu_25032_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_30907_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_404),
        .Q(or_ln134_155_fu_25032_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_30907_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_403),
        .Q(or_ln134_155_fu_25032_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_30907_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_155_fu_25032_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_30907_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_155_fu_25032_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_390_reg_30907_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_155_fu_25032_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_30964_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_488),
        .Q(or_ln134_156_fu_25038_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_30964_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_156_fu_25038_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_30964_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_156_fu_25038_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_30964_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_156_fu_25038_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_30964_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_156_fu_25038_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_394_reg_30964_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_156_fu_25038_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_30929_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_511),
        .Q(or_ln134_157_fu_24793_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_30929_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_510),
        .Q(or_ln134_157_fu_24793_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_30929_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_509),
        .Q(or_ln134_157_fu_24793_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_30929_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_157_fu_24793_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_397_reg_30929_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[4]),
        .Q(or_ln134_157_fu_24793_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_30939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_410),
        .Q(or_ln134_158_fu_24799_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_30939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_409),
        .Q(or_ln134_158_fu_24799_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_30939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_408),
        .Q(or_ln134_158_fu_24799_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_30939_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_158_fu_24799_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_30939_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_158_fu_24799_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_399_reg_30939_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_158_fu_24799_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_27752_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_284),
        .Q(or_ln134_14_fu_4921_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_27752_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_283),
        .Q(or_ln134_14_fu_4921_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_27752_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_14_fu_4921_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_27752_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_14_fu_4921_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_27752_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_14_fu_4921_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_27752_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_14_fu_4921_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_31013_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_161_fu_25265_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_31013_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_116_fu_13691_p3[2]),
        .Q(or_ln134_161_fu_25265_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_31013_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_116_fu_13691_p3[3]),
        .Q(or_ln134_161_fu_25265_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_31013_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_161_fu_25265_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_31013_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_161_fu_25265_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_31013_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_161_fu_25265_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_406_reg_31013_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_161_fu_25265_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_31023_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_162_fu_25271_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_31023_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_119_fu_13885_p3[2]),
        .Q(or_ln134_162_fu_25271_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_31023_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_119_fu_13885_p3[3]),
        .Q(or_ln134_162_fu_25271_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_31023_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_162_fu_25271_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_31023_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_162_fu_25271_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_31023_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_162_fu_25271_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_407_reg_31023_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_162_fu_25271_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_31093_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_488),
        .Q(or_ln134_163_fu_25932_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_31093_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_487),
        .Q(or_ln134_163_fu_25932_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_31093_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_486),
        .Q(or_ln134_163_fu_25932_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_31093_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_163_fu_25932_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_31093_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_163_fu_25932_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_410_reg_31093_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_163_fu_25932_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_31115_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_405),
        .Q(or_ln134_164_fu_25938_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_31115_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_404),
        .Q(or_ln134_164_fu_25938_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_31115_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_403),
        .Q(or_ln134_164_fu_25938_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_31115_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_164_fu_25938_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_31115_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_164_fu_25938_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_414_reg_31115_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_164_fu_25938_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_31131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_511),
        .Q(or_ln134_165_fu_25944_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_31131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_510),
        .Q(or_ln134_165_fu_25944_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_31131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_509),
        .Q(or_ln134_165_fu_25944_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_31131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_165_fu_25944_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_31131_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(or_ln134_165_fu_25944_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_417_reg_31131_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[4]),
        .Q(or_ln134_165_fu_25944_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_31141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_410),
        .Q(or_ln134_166_fu_25950_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_31141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_409),
        .Q(or_ln134_166_fu_25950_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_31141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_408),
        .Q(or_ln134_166_fu_25950_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_31141_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_166_fu_25950_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_31141_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_166_fu_25950_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_419_reg_31141_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_166_fu_25950_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_424_reg_31205_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[7]),
        .Q(or_ln134_168_fu_26408_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_424_reg_31205_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_119_fu_13885_p3[2]),
        .Q(or_ln134_168_fu_26408_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_424_reg_31205_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_119_fu_13885_p3[3]),
        .Q(or_ln134_168_fu_26408_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_424_reg_31205_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_168_fu_26408_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_424_reg_31205_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_168_fu_26408_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_424_reg_31205_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_168_fu_26408_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_424_reg_31205_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[5]),
        .Q(or_ln134_168_fu_26408_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_31221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[7]),
        .Q(or_ln134_169_fu_26414_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_31221_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_116_fu_13691_p3[2]),
        .Q(or_ln134_169_fu_26414_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_31221_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_116_fu_13691_p3[3]),
        .Q(or_ln134_169_fu_26414_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_31221_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_169_fu_26414_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_31221_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_169_fu_26414_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_31221_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_169_fu_26414_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_426_reg_31221_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[5]),
        .Q(or_ln134_169_fu_26414_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_31231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[7]),
        .Q(or_ln134_170_fu_26420_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_31231_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_118_fu_13809_p3[2]),
        .Q(or_ln134_170_fu_26420_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_31231_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_118_fu_13809_p3[3]),
        .Q(or_ln134_170_fu_26420_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_31231_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_118_fu_13809_p3[4]),
        .Q(or_ln134_170_fu_26420_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_31231_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(or_ln134_170_fu_26420_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_31231_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[4]),
        .Q(or_ln134_170_fu_26420_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_427_reg_31231_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[5]),
        .Q(or_ln134_170_fu_26420_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_31261_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[6]),
        .Q(or_ln134_171_fu_27052_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_31261_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_405),
        .Q(or_ln134_171_fu_27052_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_31261_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_404),
        .Q(or_ln134_171_fu_27052_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_31261_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_403),
        .Q(or_ln134_171_fu_27052_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_31261_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_171_fu_27052_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_31261_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_171_fu_27052_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_430_reg_31261_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_171_fu_27052_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_31324_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_405),
        .Q(or_ln134_172_fu_27058_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_31324_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_404),
        .Q(or_ln134_172_fu_27058_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_31324_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_403),
        .Q(or_ln134_172_fu_27058_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_31324_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_116_fu_13691_p3[4]),
        .Q(or_ln134_172_fu_27058_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_31324_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_401),
        .Q(or_ln134_172_fu_27058_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_434_reg_31324_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[4]),
        .Q(or_ln134_172_fu_27058_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_31271_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[6]),
        .Q(or_ln134_173_fu_27064_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_31271_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_410),
        .Q(or_ln134_173_fu_27064_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_31271_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_409),
        .Q(or_ln134_173_fu_27064_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_31271_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_408),
        .Q(or_ln134_173_fu_27064_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_31271_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_173_fu_27064_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_31271_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_173_fu_27064_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_437_reg_31271_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_173_fu_27064_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_31334_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_410),
        .Q(or_ln134_174_fu_27070_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_31334_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_409),
        .Q(or_ln134_174_fu_27070_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_31334_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_408),
        .Q(or_ln134_174_fu_27070_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_31334_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_119_fu_13885_p3[4]),
        .Q(or_ln134_174_fu_27070_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_31334_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_390),
        .Q(or_ln134_174_fu_27070_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_439_reg_31334_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[4]),
        .Q(or_ln134_174_fu_27070_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_27314_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q5[7]),
        .Q(or_ln134_4_fu_2973_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_27314_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_473),
        .Q(or_ln134_4_fu_2973_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_27314_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_472),
        .Q(or_ln134_4_fu_2973_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_27314_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_468),
        .Q(or_ln134_4_fu_2973_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_27314_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_48),
        .Q(or_ln134_4_fu_2973_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_27314_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q5[4]),
        .Q(or_ln134_4_fu_2973_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_4_reg_27314_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q5[5]),
        .Q(or_ln134_4_fu_2973_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_27226_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[7]),
        .Q(or_ln134_6_fu_3178_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_27226_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_2791_p3[2]),
        .Q(or_ln134_6_fu_3178_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_27226_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_2791_p3[3]),
        .Q(or_ln134_6_fu_3178_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_27226_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_4_fu_2791_p3[4]),
        .Q(or_ln134_6_fu_3178_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_27226_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_360),
        .Q(or_ln134_6_fu_3178_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_27226_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[4]),
        .Q(or_ln134_6_fu_3178_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_27226_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[5]),
        .Q(or_ln134_6_fu_3178_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_28075_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_344),
        .Q(or_ln134_27_fu_7480_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_28075_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_343),
        .Q(or_ln134_27_fu_7480_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_28075_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_342),
        .Q(or_ln134_27_fu_7480_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_70_reg_28075_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_341),
        .Q(or_ln134_27_fu_7480_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_28097_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_265),
        .Q(or_ln134_28_fu_7486_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_28097_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_264),
        .Q(or_ln134_28_fu_7486_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_28097_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_263),
        .Q(or_ln134_28_fu_7486_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_74_reg_28097_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_28_fu_7486_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_28113_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_29_fu_7492_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_28113_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_29_fu_7492_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_28113_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_29_fu_7492_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_28113_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_29_fu_7492_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_28113_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_29_fu_7492_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_28113_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_327),
        .Q(or_ln134_29_fu_7492_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_77_reg_28113_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_29_fu_7492_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_28123_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_428),
        .Q(or_ln134_30_fu_7498_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_28123_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_427),
        .Q(or_ln134_30_fu_7498_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_28123_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_426),
        .Q(or_ln134_30_fu_7498_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_28123_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_30_fu_7498_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_28123_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(or_ln134_30_fu_7498_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_79_reg_28123_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_30_fu_7498_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_27257_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_473),
        .Q(or_ln_fu_3184_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_27257_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_472),
        .Q(or_ln_fu_3184_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_7_reg_27257_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_468),
        .Q(or_ln_fu_3184_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_27957_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[7]),
        .Q(or_ln134_31_fu_6524_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_27957_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_104_fu_12589_p3[2]),
        .Q(or_ln134_31_fu_6524_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_27957_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_104_fu_12589_p3[3]),
        .Q(or_ln134_31_fu_6524_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_27957_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_104_fu_12589_p3[4]),
        .Q(or_ln134_31_fu_6524_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_27957_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_458),
        .Q(or_ln134_31_fu_6524_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_27957_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[4]),
        .Q(or_ln134_31_fu_6524_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_82_reg_27957_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[5]),
        .Q(or_ln134_31_fu_6524_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_27973_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[7]),
        .Q(or_ln134_32_fu_6530_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_27973_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_425),
        .Q(or_ln134_32_fu_6530_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_27973_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_424),
        .Q(or_ln134_32_fu_6530_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_27973_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_423),
        .Q(or_ln134_32_fu_6530_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_27973_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(or_ln134_32_fu_6530_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_27973_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[4]),
        .Q(or_ln134_32_fu_6530_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_84_reg_27973_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[5]),
        .Q(or_ln134_32_fu_6530_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_27989_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg[7]),
        .Q(or_ln134_33_fu_6536_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_27989_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_258),
        .Q(or_ln134_33_fu_6536_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_27989_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_257),
        .Q(or_ln134_33_fu_6536_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_27989_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_256),
        .Q(or_ln134_33_fu_6536_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_27989_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_255),
        .Q(or_ln134_33_fu_6536_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_27989_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg[4]),
        .Q(or_ln134_33_fu_6536_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_86_reg_27989_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg[5]),
        .Q(or_ln134_33_fu_6536_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_27999_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_336),
        .Q(or_ln134_34_fu_6542_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_27999_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_335),
        .Q(or_ln134_34_fu_6542_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_87_reg_27999_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_34_fu_6542_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_28263_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_364),
        .Q(or_ln134_35_fu_8612_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_28263_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_363),
        .Q(or_ln134_35_fu_8612_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_28263_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_362),
        .Q(or_ln134_35_fu_8612_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_90_reg_28263_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_4_fu_2791_p3[4]),
        .Q(or_ln134_35_fu_8612_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_28285_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(or_ln134_12_fu_4907_p3[2]),
        .Q(or_ln134_36_fu_8618_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_28285_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(or_ln134_12_fu_4907_p3[3]),
        .Q(or_ln134_36_fu_8618_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_28285_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(or_ln134_12_fu_4907_p3[4]),
        .Q(or_ln134_36_fu_8618_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_94_reg_28285_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_299),
        .Q(or_ln134_36_fu_8618_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_28301_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_284),
        .Q(or_ln134_37_fu_8624_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_28301_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_283),
        .Q(or_ln134_37_fu_8624_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_28301_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_282),
        .Q(or_ln134_37_fu_8624_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_28301_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_281),
        .Q(or_ln134_37_fu_8624_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_28301_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_323),
        .Q(or_ln134_37_fu_8624_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_97_reg_28301_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[4]),
        .Q(or_ln134_37_fu_8624_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_28311_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[6]),
        .Q(or_ln134_38_fu_8630_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_28311_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_334),
        .Q(or_ln134_38_fu_8630_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_28311_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_333),
        .Q(or_ln134_38_fu_8630_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_28311_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_332),
        .Q(or_ln134_38_fu_8630_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_28311_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_331),
        .Q(or_ln134_38_fu_8630_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_28311_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_327),
        .Q(or_ln134_38_fu_8630_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_99_reg_28311_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[4]),
        .Q(or_ln134_38_fu_8630_p3[7]),
        .R(1'b0));
  FDRE \x_assign_100_reg_29005_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg[7]),
        .Q(x_assign_100_reg_29005[0]),
        .R(1'b0));
  FDRE \x_assign_100_reg_29005_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg[0]),
        .Q(x_assign_100_reg_29005[1]),
        .R(1'b0));
  FDRE \x_assign_100_reg_29005_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_100_reg_29005[2]),
        .R(1'b0));
  FDRE \x_assign_100_reg_29005_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_100_reg_29005[3]),
        .R(1'b0));
  FDRE \x_assign_100_reg_29005_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_255),
        .Q(x_assign_100_reg_29005[4]),
        .R(1'b0));
  FDRE \x_assign_100_reg_29005_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg[4]),
        .Q(x_assign_100_reg_29005[5]),
        .R(1'b0));
  FDRE \x_assign_100_reg_29005_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg[5]),
        .Q(x_assign_100_reg_29005[6]),
        .R(1'b0));
  FDRE \x_assign_100_reg_29005_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q2_reg[6]),
        .Q(x_assign_100_reg_29005[7]),
        .R(1'b0));
  FDRE \x_assign_102_reg_29021_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_102_reg_29021[0]),
        .R(1'b0));
  FDRE \x_assign_102_reg_29021_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_102_reg_29021[1]),
        .R(1'b0));
  FDRE \x_assign_102_reg_29021_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_102_reg_29021[2]),
        .R(1'b0));
  FDRE \x_assign_102_reg_29021_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_102_reg_29021[3]),
        .R(1'b0));
  FDRE \x_assign_102_reg_29021_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_102_reg_29021[6]),
        .R(1'b0));
  FDRE \x_assign_102_reg_29021_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_102_reg_29021[7]),
        .R(1'b0));
  FDRE \x_assign_103_reg_29027_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_103_reg_29027[0]),
        .R(1'b0));
  FDRE \x_assign_103_reg_29027_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_103_reg_29027[1]),
        .R(1'b0));
  FDRE \x_assign_103_reg_29027_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_103_reg_29027[2]),
        .R(1'b0));
  FDRE \x_assign_103_reg_29027_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_103_reg_29027[3]),
        .R(1'b0));
  FDRE \x_assign_103_reg_29027_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_458),
        .Q(x_assign_103_reg_29027[4]),
        .R(1'b0));
  FDRE \x_assign_103_reg_29027_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[4]),
        .Q(x_assign_103_reg_29027[5]),
        .R(1'b0));
  FDRE \x_assign_103_reg_29027_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_103_reg_29027[6]),
        .R(1'b0));
  FDRE \x_assign_103_reg_29027_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_103_reg_29027[7]),
        .R(1'b0));
  FDRE \x_assign_105_reg_29043_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_105_reg_29043[0]),
        .R(1'b0));
  FDRE \x_assign_105_reg_29043_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_105_reg_29043[1]),
        .R(1'b0));
  FDRE \x_assign_105_reg_29043_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_105_reg_29043[2]),
        .R(1'b0));
  FDRE \x_assign_105_reg_29043_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_105_reg_29043[3]),
        .R(1'b0));
  FDRE \x_assign_108_reg_28885_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[7]),
        .Q(x_assign_108_reg_28885[0]),
        .R(1'b0));
  FDRE \x_assign_108_reg_28885_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[0]),
        .Q(x_assign_108_reg_28885[1]),
        .R(1'b0));
  FDRE \x_assign_108_reg_28885_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_108_reg_28885[2]),
        .R(1'b0));
  FDRE \x_assign_108_reg_28885_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_108_reg_28885[3]),
        .R(1'b0));
  FDRE \x_assign_108_reg_28885_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(x_assign_108_reg_28885[4]),
        .R(1'b0));
  FDRE \x_assign_108_reg_28885_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[4]),
        .Q(x_assign_108_reg_28885[5]),
        .R(1'b0));
  FDRE \x_assign_108_reg_28885_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[5]),
        .Q(x_assign_108_reg_28885[6]),
        .R(1'b0));
  FDRE \x_assign_108_reg_28885_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q1_reg[6]),
        .Q(x_assign_108_reg_28885[7]),
        .R(1'b0));
  FDRE \x_assign_109_reg_28891_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_109_reg_28891[1]),
        .R(1'b0));
  FDRE \x_assign_109_reg_28891_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_109_reg_28891[2]),
        .R(1'b0));
  FDRE \x_assign_109_reg_28891_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_109_reg_28891[3]),
        .R(1'b0));
  FDRE \x_assign_110_reg_28907_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_110_reg_28907[1]),
        .R(1'b0));
  FDRE \x_assign_110_reg_28907_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_110_reg_28907[2]),
        .R(1'b0));
  FDRE \x_assign_110_reg_28907_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_110_reg_28907[3]),
        .R(1'b0));
  FDRE \x_assign_110_reg_28907_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_110_reg_28907[7]),
        .R(1'b0));
  FDRE \x_assign_111_reg_28923_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_111_reg_28923[1]),
        .R(1'b0));
  FDRE \x_assign_111_reg_28923_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_111_reg_28923[2]),
        .R(1'b0));
  FDRE \x_assign_111_reg_28923_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_111_reg_28923[3]),
        .R(1'b0));
  FDRE \x_assign_111_reg_28923_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_111_reg_28923[7]),
        .R(1'b0));
  FDRE \x_assign_112_reg_29166_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_112_reg_29166[0]),
        .R(1'b0));
  FDRE \x_assign_112_reg_29166_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_112_reg_29166[1]),
        .R(1'b0));
  FDRE \x_assign_112_reg_29166_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_112_reg_29166[2]),
        .R(1'b0));
  FDRE \x_assign_112_reg_29166_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_112_reg_29166[3]),
        .R(1'b0));
  FDRE \x_assign_112_reg_29166_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_112_reg_29166[6]),
        .R(1'b0));
  FDRE \x_assign_112_reg_29166_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_112_reg_29166[7]),
        .R(1'b0));
  FDRE \x_assign_114_reg_29182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_114_reg_29182[0]),
        .R(1'b0));
  FDRE \x_assign_114_reg_29182_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_114_reg_29182[1]),
        .R(1'b0));
  FDRE \x_assign_114_reg_29182_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_114_reg_29182[2]),
        .R(1'b0));
  FDRE \x_assign_114_reg_29182_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_114_reg_29182[3]),
        .R(1'b0));
  FDRE \x_assign_114_reg_29182_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_114_reg_29182[6]),
        .R(1'b0));
  FDRE \x_assign_114_reg_29182_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_114_reg_29182[7]),
        .R(1'b0));
  FDRE \x_assign_115_reg_29188_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_115_reg_29188[0]),
        .R(1'b0));
  FDRE \x_assign_115_reg_29188_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_115_reg_29188[1]),
        .R(1'b0));
  FDRE \x_assign_115_reg_29188_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_115_reg_29188[2]),
        .R(1'b0));
  FDRE \x_assign_115_reg_29188_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_115_reg_29188[3]),
        .R(1'b0));
  FDRE \x_assign_115_reg_29188_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_401),
        .Q(x_assign_115_reg_29188[4]),
        .R(1'b0));
  FDRE \x_assign_115_reg_29188_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q0[4]),
        .Q(x_assign_115_reg_29188[5]),
        .R(1'b0));
  FDRE \x_assign_115_reg_29188_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_115_reg_29188[6]),
        .R(1'b0));
  FDRE \x_assign_115_reg_29188_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_115_reg_29188[7]),
        .R(1'b0));
  FDRE \x_assign_117_reg_29204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[7]),
        .Q(x_assign_117_reg_29204[0]),
        .R(1'b0));
  FDRE \x_assign_117_reg_29204_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(q1_reg[0]),
        .Q(x_assign_117_reg_29204[1]),
        .R(1'b0));
  FDRE \x_assign_117_reg_29204_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_117_reg_29204[2]),
        .R(1'b0));
  FDRE \x_assign_117_reg_29204_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_117_reg_29204[3]),
        .R(1'b0));
  FDRE \x_assign_120_reg_29074_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[0]),
        .Q(x_assign_120_reg_29074[1]),
        .R(1'b0));
  FDRE \x_assign_120_reg_29074_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_120_reg_29074[2]),
        .R(1'b0));
  FDRE \x_assign_120_reg_29074_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_120_reg_29074[3]),
        .R(1'b0));
  FDRE \x_assign_120_reg_29074_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q1_reg[6]),
        .Q(x_assign_120_reg_29074[7]),
        .R(1'b0));
  FDRE \x_assign_122_reg_29080_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_122_reg_29080[0]),
        .R(1'b0));
  FDRE \x_assign_122_reg_29080_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_122_reg_29080[1]),
        .R(1'b0));
  FDRE \x_assign_122_reg_29080_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_122_reg_29080[2]),
        .R(1'b0));
  FDRE \x_assign_122_reg_29080_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_122_reg_29080[3]),
        .R(1'b0));
  FDRE \x_assign_122_reg_29080_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_U_n_390),
        .Q(x_assign_122_reg_29080[4]),
        .R(1'b0));
  FDRE \x_assign_122_reg_29080_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_122_reg_29080[5]),
        .R(1'b0));
  FDRE \x_assign_122_reg_29080_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_122_reg_29080[6]),
        .R(1'b0));
  FDRE \x_assign_122_reg_29080_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_122_reg_29080[7]),
        .R(1'b0));
  FDRE \x_assign_123_reg_29096_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_123_reg_29096[1]),
        .R(1'b0));
  FDRE \x_assign_123_reg_29096_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_123_reg_29096[2]),
        .R(1'b0));
  FDRE \x_assign_123_reg_29096_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_123_reg_29096[3]),
        .R(1'b0));
  FDRE \x_assign_124_reg_29299_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_124_reg_29299[0]),
        .R(1'b0));
  FDRE \x_assign_124_reg_29299_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_124_reg_29299[1]),
        .R(1'b0));
  FDRE \x_assign_124_reg_29299_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_124_reg_29299[2]),
        .R(1'b0));
  FDRE \x_assign_124_reg_29299_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_124_reg_29299[3]),
        .R(1'b0));
  FDRE \x_assign_124_reg_29299_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_124_reg_29299[6]),
        .R(1'b0));
  FDRE \x_assign_124_reg_29299_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_124_reg_29299[7]),
        .R(1'b0));
  FDRE \x_assign_126_reg_29315_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_126_reg_29315[0]),
        .R(1'b0));
  FDRE \x_assign_126_reg_29315_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_126_reg_29315[1]),
        .R(1'b0));
  FDRE \x_assign_126_reg_29315_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_126_reg_29315[2]),
        .R(1'b0));
  FDRE \x_assign_126_reg_29315_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_126_reg_29315[3]),
        .R(1'b0));
  FDRE \x_assign_126_reg_29315_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_390),
        .Q(x_assign_126_reg_29315[4]),
        .R(1'b0));
  FDRE \x_assign_126_reg_29315_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[4]),
        .Q(x_assign_126_reg_29315[5]),
        .R(1'b0));
  FDRE \x_assign_126_reg_29315_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_126_reg_29315[6]),
        .R(1'b0));
  FDRE \x_assign_126_reg_29315_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_126_reg_29315[7]),
        .R(1'b0));
  FDRE \x_assign_127_reg_29367_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_127_reg_29367[0]),
        .R(1'b0));
  FDRE \x_assign_127_reg_29367_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_127_reg_29367[1]),
        .R(1'b0));
  FDRE \x_assign_127_reg_29367_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_306),
        .Q(x_assign_127_reg_29367[2]),
        .R(1'b0));
  FDRE \x_assign_127_reg_29367_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_305),
        .Q(x_assign_127_reg_29367[3]),
        .R(1'b0));
  FDRE \x_assign_129_reg_29321_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[7]),
        .Q(x_assign_129_reg_29321[0]),
        .R(1'b0));
  FDRE \x_assign_129_reg_29321_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[0]),
        .Q(x_assign_129_reg_29321[1]),
        .R(1'b0));
  FDRE \x_assign_129_reg_29321_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_129_reg_29321[2]),
        .R(1'b0));
  FDRE \x_assign_129_reg_29321_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_129_reg_29321[3]),
        .R(1'b0));
  FDRE \x_assign_129_reg_29321_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(x_assign_129_reg_29321[4]),
        .R(1'b0));
  FDRE \x_assign_129_reg_29321_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[4]),
        .Q(x_assign_129_reg_29321[5]),
        .R(1'b0));
  FDRE \x_assign_129_reg_29321_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[5]),
        .Q(x_assign_129_reg_29321[6]),
        .R(1'b0));
  FDRE \x_assign_129_reg_29321_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q1_reg[6]),
        .Q(x_assign_129_reg_29321[7]),
        .R(1'b0));
  FDRE \x_assign_12_reg_27531_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_12_reg_27531[1]),
        .R(1'b0));
  FDRE \x_assign_12_reg_27531_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_475),
        .Q(x_assign_12_reg_27531[2]),
        .R(1'b0));
  FDRE \x_assign_12_reg_27531_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_474),
        .Q(x_assign_12_reg_27531[3]),
        .R(1'b0));
  FDRE \x_assign_136_reg_29486_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_136_reg_29486[0]),
        .R(1'b0));
  FDRE \x_assign_136_reg_29486_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_136_reg_29486[1]),
        .R(1'b0));
  FDRE \x_assign_136_reg_29486_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_306),
        .Q(x_assign_136_reg_29486[2]),
        .R(1'b0));
  FDRE \x_assign_136_reg_29486_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_305),
        .Q(x_assign_136_reg_29486[3]),
        .R(1'b0));
  FDRE \x_assign_136_reg_29486_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_136_reg_29486[6]),
        .R(1'b0));
  FDRE \x_assign_136_reg_29486_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_136_reg_29486[7]),
        .R(1'b0));
  FDRE \x_assign_138_reg_29502_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_138_reg_29502[0]),
        .R(1'b0));
  FDRE \x_assign_138_reg_29502_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_138_reg_29502[1]),
        .R(1'b0));
  FDRE \x_assign_138_reg_29502_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_138_reg_29502[2]),
        .R(1'b0));
  FDRE \x_assign_138_reg_29502_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_138_reg_29502[3]),
        .R(1'b0));
  FDRE \x_assign_138_reg_29502_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_138_reg_29502[6]),
        .R(1'b0));
  FDRE \x_assign_138_reg_29502_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_138_reg_29502[7]),
        .R(1'b0));
  FDRE \x_assign_139_reg_29508_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_139_reg_29508[0]),
        .R(1'b0));
  FDRE \x_assign_139_reg_29508_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_139_reg_29508[1]),
        .R(1'b0));
  FDRE \x_assign_139_reg_29508_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_139_reg_29508[2]),
        .R(1'b0));
  FDRE \x_assign_139_reg_29508_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_139_reg_29508[3]),
        .R(1'b0));
  FDRE \x_assign_13_reg_27573_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_13_reg_27573[1]),
        .R(1'b0));
  FDRE \x_assign_13_reg_27573_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_383),
        .Q(x_assign_13_reg_27573[2]),
        .R(1'b0));
  FDRE \x_assign_13_reg_27573_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_382),
        .Q(x_assign_13_reg_27573[3]),
        .R(1'b0));
  FDRE \x_assign_13_reg_27573_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_13_reg_27573[7]),
        .R(1'b0));
  FDRE \x_assign_141_reg_29524_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_141_reg_29524[0]),
        .R(1'b0));
  FDRE \x_assign_141_reg_29524_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_141_reg_29524[1]),
        .R(1'b0));
  FDRE \x_assign_141_reg_29524_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_475),
        .Q(x_assign_141_reg_29524[2]),
        .R(1'b0));
  FDRE \x_assign_141_reg_29524_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_474),
        .Q(x_assign_141_reg_29524[3]),
        .R(1'b0));
  FDRE \x_assign_141_reg_29524_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_48),
        .Q(x_assign_141_reg_29524[4]),
        .R(1'b0));
  FDRE \x_assign_141_reg_29524_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q5[4]),
        .Q(x_assign_141_reg_29524[5]),
        .R(1'b0));
  FDRE \x_assign_141_reg_29524_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_141_reg_29524[6]),
        .R(1'b0));
  FDRE \x_assign_141_reg_29524_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_141_reg_29524[7]),
        .R(1'b0));
  FDRE \x_assign_144_reg_29392_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_144_reg_29392[1]),
        .R(1'b0));
  FDRE \x_assign_144_reg_29392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_144_reg_29392[2]),
        .R(1'b0));
  FDRE \x_assign_144_reg_29392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_144_reg_29392[3]),
        .R(1'b0));
  FDRE \x_assign_144_reg_29392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_144_reg_29392[7]),
        .R(1'b0));
  FDRE \x_assign_146_reg_29403_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_146_reg_29403[0]),
        .R(1'b0));
  FDRE \x_assign_146_reg_29403_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_146_reg_29403[1]),
        .R(1'b0));
  FDRE \x_assign_146_reg_29403_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_146_reg_29403[2]),
        .R(1'b0));
  FDRE \x_assign_146_reg_29403_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_146_reg_29403[3]),
        .R(1'b0));
  FDRE \x_assign_146_reg_29403_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_327),
        .Q(x_assign_146_reg_29403[4]),
        .R(1'b0));
  FDRE \x_assign_146_reg_29403_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[4]),
        .Q(x_assign_146_reg_29403[5]),
        .R(1'b0));
  FDRE \x_assign_146_reg_29403_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_146_reg_29403[6]),
        .R(1'b0));
  FDRE \x_assign_146_reg_29403_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_146_reg_29403[7]),
        .R(1'b0));
  FDRE \x_assign_148_reg_29674_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_148_reg_29674[0]),
        .R(1'b0));
  FDRE \x_assign_148_reg_29674_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_148_reg_29674[1]),
        .R(1'b0));
  FDRE \x_assign_148_reg_29674_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_306),
        .Q(x_assign_148_reg_29674[2]),
        .R(1'b0));
  FDRE \x_assign_148_reg_29674_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_305),
        .Q(x_assign_148_reg_29674[3]),
        .R(1'b0));
  FDRE \x_assign_148_reg_29674_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_148_reg_29674[6]),
        .R(1'b0));
  FDRE \x_assign_148_reg_29674_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_148_reg_29674[7]),
        .R(1'b0));
  FDRE \x_assign_150_reg_29690_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_150_reg_29690[0]),
        .R(1'b0));
  FDRE \x_assign_150_reg_29690_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_150_reg_29690[1]),
        .R(1'b0));
  FDRE \x_assign_150_reg_29690_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_150_reg_29690[2]),
        .R(1'b0));
  FDRE \x_assign_150_reg_29690_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_150_reg_29690[3]),
        .R(1'b0));
  FDRE \x_assign_151_reg_29696_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_151_reg_29696[0]),
        .R(1'b0));
  FDRE \x_assign_151_reg_29696_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_151_reg_29696[1]),
        .R(1'b0));
  FDRE \x_assign_151_reg_29696_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_151_reg_29696[2]),
        .R(1'b0));
  FDRE \x_assign_151_reg_29696_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_151_reg_29696[3]),
        .R(1'b0));
  FDRE \x_assign_153_reg_29712_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_153_reg_29712[0]),
        .R(1'b0));
  FDRE \x_assign_153_reg_29712_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_153_reg_29712[1]),
        .R(1'b0));
  FDRE \x_assign_153_reg_29712_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_153_reg_29712[2]),
        .R(1'b0));
  FDRE \x_assign_153_reg_29712_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_153_reg_29712[3]),
        .R(1'b0));
  FDRE \x_assign_153_reg_29712_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_U_n_323),
        .Q(x_assign_153_reg_29712[4]),
        .R(1'b0));
  FDRE \x_assign_153_reg_29712_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_153_reg_29712[5]),
        .R(1'b0));
  FDRE \x_assign_153_reg_29712_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_153_reg_29712[6]),
        .R(1'b0));
  FDRE \x_assign_153_reg_29712_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_153_reg_29712[7]),
        .R(1'b0));
  FDRE \x_assign_156_reg_29550_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_156_reg_29550[1]),
        .R(1'b0));
  FDRE \x_assign_156_reg_29550_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_156_reg_29550[2]),
        .R(1'b0));
  FDRE \x_assign_156_reg_29550_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_156_reg_29550[3]),
        .R(1'b0));
  FDRE \x_assign_156_reg_29550_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_156_reg_29550[7]),
        .R(1'b0));
  FDRE \x_assign_157_reg_29556_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_157_reg_29556[1]),
        .R(1'b0));
  FDRE \x_assign_157_reg_29556_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_157_reg_29556[2]),
        .R(1'b0));
  FDRE \x_assign_157_reg_29556_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_157_reg_29556[3]),
        .R(1'b0));
  FDRE \x_assign_157_reg_29556_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_157_reg_29556[7]),
        .R(1'b0));
  FDRE \x_assign_158_reg_29572_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_158_reg_29572[0]),
        .R(1'b0));
  FDRE \x_assign_158_reg_29572_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_158_reg_29572[1]),
        .R(1'b0));
  FDRE \x_assign_158_reg_29572_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_158_reg_29572[2]),
        .R(1'b0));
  FDRE \x_assign_158_reg_29572_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_158_reg_29572[3]),
        .R(1'b0));
  FDRE \x_assign_158_reg_29572_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(x_assign_158_reg_29572[4]),
        .R(1'b0));
  FDRE \x_assign_158_reg_29572_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_158_reg_29572[5]),
        .R(1'b0));
  FDRE \x_assign_158_reg_29572_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_158_reg_29572[6]),
        .R(1'b0));
  FDRE \x_assign_158_reg_29572_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_158_reg_29572[7]),
        .R(1'b0));
  FDRE \x_assign_159_reg_29588_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q2_reg[0]),
        .Q(x_assign_159_reg_29588[1]),
        .R(1'b0));
  FDRE \x_assign_159_reg_29588_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_159_reg_29588[2]),
        .R(1'b0));
  FDRE \x_assign_159_reg_29588_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_159_reg_29588[3]),
        .R(1'b0));
  FDRE \x_assign_15_reg_27499_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_15_reg_27499[0]),
        .R(1'b0));
  FDRE \x_assign_15_reg_27499_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_15_reg_27499[1]),
        .R(1'b0));
  FDRE \x_assign_15_reg_27499_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_383),
        .Q(x_assign_15_reg_27499[2]),
        .R(1'b0));
  FDRE \x_assign_15_reg_27499_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_382),
        .Q(x_assign_15_reg_27499[3]),
        .R(1'b0));
  FDRE \x_assign_15_reg_27499_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_360),
        .Q(x_assign_15_reg_27499[4]),
        .R(1'b0));
  FDRE \x_assign_15_reg_27499_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_15_reg_27499[5]),
        .R(1'b0));
  FDRE \x_assign_15_reg_27499_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_15_reg_27499[6]),
        .R(1'b0));
  FDRE \x_assign_15_reg_27499_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_15_reg_27499[7]),
        .R(1'b0));
  FDRE \x_assign_160_reg_29862_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_160_reg_29862[0]),
        .R(1'b0));
  FDRE \x_assign_160_reg_29862_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_160_reg_29862[1]),
        .R(1'b0));
  FDRE \x_assign_160_reg_29862_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_306),
        .Q(x_assign_160_reg_29862[2]),
        .R(1'b0));
  FDRE \x_assign_160_reg_29862_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_305),
        .Q(x_assign_160_reg_29862[3]),
        .R(1'b0));
  FDRE \x_assign_160_reg_29862_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_160_reg_29862[6]),
        .R(1'b0));
  FDRE \x_assign_160_reg_29862_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_160_reg_29862[7]),
        .R(1'b0));
  FDRE \x_assign_162_reg_29878_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_162_reg_29878[0]),
        .R(1'b0));
  FDRE \x_assign_162_reg_29878_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_162_reg_29878[1]),
        .R(1'b0));
  FDRE \x_assign_162_reg_29878_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_162_reg_29878[2]),
        .R(1'b0));
  FDRE \x_assign_162_reg_29878_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_162_reg_29878[3]),
        .R(1'b0));
  FDRE \x_assign_162_reg_29878_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_162_reg_29878[6]),
        .R(1'b0));
  FDRE \x_assign_162_reg_29878_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_162_reg_29878[7]),
        .R(1'b0));
  FDRE \x_assign_163_reg_29884_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_163_reg_29884[0]),
        .R(1'b0));
  FDRE \x_assign_163_reg_29884_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_163_reg_29884[1]),
        .R(1'b0));
  FDRE \x_assign_163_reg_29884_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_163_reg_29884[2]),
        .R(1'b0));
  FDRE \x_assign_163_reg_29884_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_163_reg_29884[3]),
        .R(1'b0));
  FDRE \x_assign_165_reg_29900_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_165_reg_29900[0]),
        .R(1'b0));
  FDRE \x_assign_165_reg_29900_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_165_reg_29900[1]),
        .R(1'b0));
  FDRE \x_assign_165_reg_29900_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_475),
        .Q(x_assign_165_reg_29900[2]),
        .R(1'b0));
  FDRE \x_assign_165_reg_29900_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_474),
        .Q(x_assign_165_reg_29900[3]),
        .R(1'b0));
  FDRE \x_assign_165_reg_29900_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_48),
        .Q(x_assign_165_reg_29900[4]),
        .R(1'b0));
  FDRE \x_assign_165_reg_29900_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q5[4]),
        .Q(x_assign_165_reg_29900[5]),
        .R(1'b0));
  FDRE \x_assign_165_reg_29900_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_165_reg_29900[6]),
        .R(1'b0));
  FDRE \x_assign_165_reg_29900_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_165_reg_29900[7]),
        .R(1'b0));
  FDRE \x_assign_168_reg_29738_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_168_reg_29738[1]),
        .R(1'b0));
  FDRE \x_assign_168_reg_29738_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_168_reg_29738[2]),
        .R(1'b0));
  FDRE \x_assign_168_reg_29738_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_168_reg_29738[3]),
        .R(1'b0));
  FDRE \x_assign_168_reg_29738_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_168_reg_29738[7]),
        .R(1'b0));
  FDRE \x_assign_169_reg_29744_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_169_reg_29744[0]),
        .R(1'b0));
  FDRE \x_assign_169_reg_29744_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_169_reg_29744[1]),
        .R(1'b0));
  FDRE \x_assign_169_reg_29744_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_169_reg_29744[2]),
        .R(1'b0));
  FDRE \x_assign_169_reg_29744_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_169_reg_29744[3]),
        .R(1'b0));
  FDRE \x_assign_169_reg_29744_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_458),
        .Q(x_assign_169_reg_29744[4]),
        .R(1'b0));
  FDRE \x_assign_169_reg_29744_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[4]),
        .Q(x_assign_169_reg_29744[5]),
        .R(1'b0));
  FDRE \x_assign_169_reg_29744_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_169_reg_29744[6]),
        .R(1'b0));
  FDRE \x_assign_169_reg_29744_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_169_reg_29744[7]),
        .R(1'b0));
  FDRE \x_assign_16_reg_27701_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_16_reg_27701[0]),
        .R(1'b0));
  FDRE \x_assign_16_reg_27701_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_16_reg_27701[1]),
        .R(1'b0));
  FDRE \x_assign_16_reg_27701_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_383),
        .Q(x_assign_16_reg_27701[2]),
        .R(1'b0));
  FDRE \x_assign_16_reg_27701_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_U_n_382),
        .Q(x_assign_16_reg_27701[3]),
        .R(1'b0));
  FDRE \x_assign_16_reg_27701_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_16_reg_27701[6]),
        .R(1'b0));
  FDRE \x_assign_16_reg_27701_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_16_reg_27701[7]),
        .R(1'b0));
  FDRE \x_assign_170_reg_29760_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[7]),
        .Q(x_assign_170_reg_29760[0]),
        .R(1'b0));
  FDRE \x_assign_170_reg_29760_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[0]),
        .Q(x_assign_170_reg_29760[1]),
        .R(1'b0));
  FDRE \x_assign_170_reg_29760_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_170_reg_29760[2]),
        .R(1'b0));
  FDRE \x_assign_170_reg_29760_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_170_reg_29760[3]),
        .R(1'b0));
  FDRE \x_assign_170_reg_29760_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(x_assign_170_reg_29760[4]),
        .R(1'b0));
  FDRE \x_assign_170_reg_29760_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[4]),
        .Q(x_assign_170_reg_29760[5]),
        .R(1'b0));
  FDRE \x_assign_170_reg_29760_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[5]),
        .Q(x_assign_170_reg_29760[6]),
        .R(1'b0));
  FDRE \x_assign_170_reg_29760_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q1_reg[6]),
        .Q(x_assign_170_reg_29760[7]),
        .R(1'b0));
  FDRE \x_assign_171_reg_29776_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(q2_reg[0]),
        .Q(x_assign_171_reg_29776[1]),
        .R(1'b0));
  FDRE \x_assign_171_reg_29776_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_171_reg_29776[2]),
        .R(1'b0));
  FDRE \x_assign_171_reg_29776_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_171_reg_29776[3]),
        .R(1'b0));
  FDRE \x_assign_172_reg_30050_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_172_reg_30050[0]),
        .R(1'b0));
  FDRE \x_assign_172_reg_30050_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_172_reg_30050[1]),
        .R(1'b0));
  FDRE \x_assign_172_reg_30050_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_306),
        .Q(x_assign_172_reg_30050[2]),
        .R(1'b0));
  FDRE \x_assign_172_reg_30050_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_305),
        .Q(x_assign_172_reg_30050[3]),
        .R(1'b0));
  FDRE \x_assign_174_reg_30066_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_174_reg_30066[0]),
        .R(1'b0));
  FDRE \x_assign_174_reg_30066_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_174_reg_30066[1]),
        .R(1'b0));
  FDRE \x_assign_174_reg_30066_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_174_reg_30066[2]),
        .R(1'b0));
  FDRE \x_assign_174_reg_30066_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_174_reg_30066[3]),
        .R(1'b0));
  FDRE \x_assign_174_reg_30066_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_327),
        .Q(x_assign_174_reg_30066[4]),
        .R(1'b0));
  FDRE \x_assign_174_reg_30066_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[4]),
        .Q(x_assign_174_reg_30066[5]),
        .R(1'b0));
  FDRE \x_assign_174_reg_30066_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_174_reg_30066[6]),
        .R(1'b0));
  FDRE \x_assign_174_reg_30066_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_174_reg_30066[7]),
        .R(1'b0));
  FDRE \x_assign_175_reg_30072_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_175_reg_30072[0]),
        .R(1'b0));
  FDRE \x_assign_175_reg_30072_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_175_reg_30072[1]),
        .R(1'b0));
  FDRE \x_assign_175_reg_30072_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_175_reg_30072[2]),
        .R(1'b0));
  FDRE \x_assign_175_reg_30072_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_175_reg_30072[3]),
        .R(1'b0));
  FDRE \x_assign_175_reg_30072_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_175_reg_30072[6]),
        .R(1'b0));
  FDRE \x_assign_175_reg_30072_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_175_reg_30072[7]),
        .R(1'b0));
  FDRE \x_assign_177_reg_30088_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_177_reg_30088[0]),
        .R(1'b0));
  FDRE \x_assign_177_reg_30088_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_177_reg_30088[1]),
        .R(1'b0));
  FDRE \x_assign_177_reg_30088_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_177_reg_30088[2]),
        .R(1'b0));
  FDRE \x_assign_177_reg_30088_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_177_reg_30088[3]),
        .R(1'b0));
  FDRE \x_assign_177_reg_30088_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_323),
        .Q(x_assign_177_reg_30088[4]),
        .R(1'b0));
  FDRE \x_assign_177_reg_30088_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_177_reg_30088[5]),
        .R(1'b0));
  FDRE \x_assign_177_reg_30088_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_177_reg_30088[6]),
        .R(1'b0));
  FDRE \x_assign_177_reg_30088_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_177_reg_30088[7]),
        .R(1'b0));
  FDRE \x_assign_180_reg_29926_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_180_reg_29926[1]),
        .R(1'b0));
  FDRE \x_assign_180_reg_29926_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_180_reg_29926[2]),
        .R(1'b0));
  FDRE \x_assign_180_reg_29926_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_180_reg_29926[3]),
        .R(1'b0));
  FDRE \x_assign_180_reg_29926_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_180_reg_29926[7]),
        .R(1'b0));
  FDRE \x_assign_181_reg_29932_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_181_reg_29932[1]),
        .R(1'b0));
  FDRE \x_assign_181_reg_29932_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_181_reg_29932[2]),
        .R(1'b0));
  FDRE \x_assign_181_reg_29932_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_181_reg_29932[3]),
        .R(1'b0));
  FDRE \x_assign_181_reg_29932_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_181_reg_29932[7]),
        .R(1'b0));
  FDRE \x_assign_182_reg_29948_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_182_reg_29948[0]),
        .R(1'b0));
  FDRE \x_assign_182_reg_29948_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_182_reg_29948[1]),
        .R(1'b0));
  FDRE \x_assign_182_reg_29948_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_182_reg_29948[2]),
        .R(1'b0));
  FDRE \x_assign_182_reg_29948_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_182_reg_29948[3]),
        .R(1'b0));
  FDRE \x_assign_182_reg_29948_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(x_assign_182_reg_29948[4]),
        .R(1'b0));
  FDRE \x_assign_182_reg_29948_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_182_reg_29948[5]),
        .R(1'b0));
  FDRE \x_assign_182_reg_29948_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_182_reg_29948[6]),
        .R(1'b0));
  FDRE \x_assign_182_reg_29948_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_182_reg_29948[7]),
        .R(1'b0));
  FDRE \x_assign_183_reg_29964_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q2_reg[0]),
        .Q(x_assign_183_reg_29964[1]),
        .R(1'b0));
  FDRE \x_assign_183_reg_29964_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_183_reg_29964[2]),
        .R(1'b0));
  FDRE \x_assign_183_reg_29964_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_183_reg_29964[3]),
        .R(1'b0));
  FDRE \x_assign_184_reg_30238_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_184_reg_30238[0]),
        .R(1'b0));
  FDRE \x_assign_184_reg_30238_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_184_reg_30238[1]),
        .R(1'b0));
  FDRE \x_assign_184_reg_30238_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_184_reg_30238[2]),
        .R(1'b0));
  FDRE \x_assign_184_reg_30238_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_184_reg_30238[3]),
        .R(1'b0));
  FDRE \x_assign_186_reg_30254_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_186_reg_30254[0]),
        .R(1'b0));
  FDRE \x_assign_186_reg_30254_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_186_reg_30254[1]),
        .R(1'b0));
  FDRE \x_assign_186_reg_30254_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_186_reg_30254[2]),
        .R(1'b0));
  FDRE \x_assign_186_reg_30254_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_186_reg_30254[3]),
        .R(1'b0));
  FDRE \x_assign_186_reg_30254_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(x_assign_186_reg_30254[4]),
        .R(1'b0));
  FDRE \x_assign_186_reg_30254_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_186_reg_30254[5]),
        .R(1'b0));
  FDRE \x_assign_186_reg_30254_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_186_reg_30254[6]),
        .R(1'b0));
  FDRE \x_assign_186_reg_30254_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_186_reg_30254[7]),
        .R(1'b0));
  FDRE \x_assign_187_reg_30260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg[7]),
        .Q(x_assign_187_reg_30260[0]),
        .R(1'b0));
  FDRE \x_assign_187_reg_30260_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg[0]),
        .Q(x_assign_187_reg_30260[1]),
        .R(1'b0));
  FDRE \x_assign_187_reg_30260_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_187_reg_30260[2]),
        .R(1'b0));
  FDRE \x_assign_187_reg_30260_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_187_reg_30260[3]),
        .R(1'b0));
  FDRE \x_assign_187_reg_30260_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg[5]),
        .Q(x_assign_187_reg_30260[6]),
        .R(1'b0));
  FDRE \x_assign_187_reg_30260_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q2_reg[6]),
        .Q(x_assign_187_reg_30260[7]),
        .R(1'b0));
  FDRE \x_assign_189_reg_30276_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_189_reg_30276[0]),
        .R(1'b0));
  FDRE \x_assign_189_reg_30276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_189_reg_30276[1]),
        .R(1'b0));
  FDRE \x_assign_189_reg_30276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_189_reg_30276[2]),
        .R(1'b0));
  FDRE \x_assign_189_reg_30276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_189_reg_30276[3]),
        .R(1'b0));
  FDRE \x_assign_189_reg_30276_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_327),
        .Q(x_assign_189_reg_30276[4]),
        .R(1'b0));
  FDRE \x_assign_189_reg_30276_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q3[4]),
        .Q(x_assign_189_reg_30276[5]),
        .R(1'b0));
  FDRE \x_assign_189_reg_30276_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_189_reg_30276[6]),
        .R(1'b0));
  FDRE \x_assign_189_reg_30276_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_189_reg_30276[7]),
        .R(1'b0));
  FDRE \x_assign_18_reg_27746_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_18_reg_27746[0]),
        .R(1'b0));
  FDRE \x_assign_18_reg_27746_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_18_reg_27746[1]),
        .R(1'b0));
  FDRE \x_assign_18_reg_27746_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_18_reg_27746[2]),
        .R(1'b0));
  FDRE \x_assign_18_reg_27746_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_18_reg_27746[3]),
        .R(1'b0));
  FDRE \x_assign_18_reg_27746_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_18_reg_27746[6]),
        .R(1'b0));
  FDRE \x_assign_18_reg_27746_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_18_reg_27746[7]),
        .R(1'b0));
  FDRE \x_assign_192_reg_30114_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_192_reg_30114[0]),
        .R(1'b0));
  FDRE \x_assign_192_reg_30114_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_192_reg_30114[1]),
        .R(1'b0));
  FDRE \x_assign_192_reg_30114_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_192_reg_30114[2]),
        .R(1'b0));
  FDRE \x_assign_192_reg_30114_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_192_reg_30114[3]),
        .R(1'b0));
  FDRE \x_assign_192_reg_30114_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(x_assign_192_reg_30114[4]),
        .R(1'b0));
  FDRE \x_assign_192_reg_30114_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_192_reg_30114[5]),
        .R(1'b0));
  FDRE \x_assign_192_reg_30114_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_192_reg_30114[6]),
        .R(1'b0));
  FDRE \x_assign_192_reg_30114_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_192_reg_30114[7]),
        .R(1'b0));
  FDRE \x_assign_193_reg_30120_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_193_reg_30120[1]),
        .R(1'b0));
  FDRE \x_assign_193_reg_30120_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_193_reg_30120[2]),
        .R(1'b0));
  FDRE \x_assign_193_reg_30120_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_193_reg_30120[3]),
        .R(1'b0));
  FDRE \x_assign_194_reg_30136_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[0]),
        .Q(x_assign_194_reg_30136[1]),
        .R(1'b0));
  FDRE \x_assign_194_reg_30136_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_194_reg_30136[2]),
        .R(1'b0));
  FDRE \x_assign_194_reg_30136_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_194_reg_30136[3]),
        .R(1'b0));
  FDRE \x_assign_194_reg_30136_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q1_reg[6]),
        .Q(x_assign_194_reg_30136[7]),
        .R(1'b0));
  FDRE \x_assign_195_reg_30152_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(q2_reg[0]),
        .Q(x_assign_195_reg_30152[1]),
        .R(1'b0));
  FDRE \x_assign_195_reg_30152_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_195_reg_30152[2]),
        .R(1'b0));
  FDRE \x_assign_195_reg_30152_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_195_reg_30152[3]),
        .R(1'b0));
  FDRE \x_assign_196_reg_30426_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_196_reg_30426[0]),
        .R(1'b0));
  FDRE \x_assign_196_reg_30426_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_196_reg_30426[1]),
        .R(1'b0));
  FDRE \x_assign_196_reg_30426_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_196_reg_30426[2]),
        .R(1'b0));
  FDRE \x_assign_196_reg_30426_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_196_reg_30426[3]),
        .R(1'b0));
  FDRE \x_assign_198_reg_30442_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_198_reg_30442[0]),
        .R(1'b0));
  FDRE \x_assign_198_reg_30442_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_198_reg_30442[1]),
        .R(1'b0));
  FDRE \x_assign_198_reg_30442_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_198_reg_30442[2]),
        .R(1'b0));
  FDRE \x_assign_198_reg_30442_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_198_reg_30442[3]),
        .R(1'b0));
  FDRE \x_assign_198_reg_30442_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(x_assign_198_reg_30442[4]),
        .R(1'b0));
  FDRE \x_assign_198_reg_30442_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_198_reg_30442[5]),
        .R(1'b0));
  FDRE \x_assign_198_reg_30442_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_198_reg_30442[6]),
        .R(1'b0));
  FDRE \x_assign_198_reg_30442_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_198_reg_30442[7]),
        .R(1'b0));
  FDRE \x_assign_199_reg_30448_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg[7]),
        .Q(x_assign_199_reg_30448[0]),
        .R(1'b0));
  FDRE \x_assign_199_reg_30448_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg[0]),
        .Q(x_assign_199_reg_30448[1]),
        .R(1'b0));
  FDRE \x_assign_199_reg_30448_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_199_reg_30448[2]),
        .R(1'b0));
  FDRE \x_assign_199_reg_30448_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_199_reg_30448[3]),
        .R(1'b0));
  FDRE \x_assign_199_reg_30448_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg[5]),
        .Q(x_assign_199_reg_30448[6]),
        .R(1'b0));
  FDRE \x_assign_199_reg_30448_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q2_reg[6]),
        .Q(x_assign_199_reg_30448[7]),
        .R(1'b0));
  FDRE \x_assign_19_reg_27782_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_19_reg_27782[0]),
        .R(1'b0));
  FDRE \x_assign_19_reg_27782_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_19_reg_27782[1]),
        .R(1'b0));
  FDRE \x_assign_19_reg_27782_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_306),
        .Q(x_assign_19_reg_27782[2]),
        .R(1'b0));
  FDRE \x_assign_19_reg_27782_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_305),
        .Q(x_assign_19_reg_27782[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_27308_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_1_reg_27308[1]),
        .R(1'b0));
  FDRE \x_assign_1_reg_27308_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_475),
        .Q(x_assign_1_reg_27308[2]),
        .R(1'b0));
  FDRE \x_assign_1_reg_27308_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_U_n_474),
        .Q(x_assign_1_reg_27308[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_27308_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_1_reg_27308[7]),
        .R(1'b0));
  FDRE \x_assign_201_reg_30464_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_201_reg_30464[0]),
        .R(1'b0));
  FDRE \x_assign_201_reg_30464_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_201_reg_30464[1]),
        .R(1'b0));
  FDRE \x_assign_201_reg_30464_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_201_reg_30464[2]),
        .R(1'b0));
  FDRE \x_assign_201_reg_30464_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_201_reg_30464[3]),
        .R(1'b0));
  FDRE \x_assign_201_reg_30464_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_327),
        .Q(x_assign_201_reg_30464[4]),
        .R(1'b0));
  FDRE \x_assign_201_reg_30464_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_201_reg_30464[6]),
        .R(1'b0));
  FDRE \x_assign_201_reg_30464_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_201_reg_30464[7]),
        .R(1'b0));
  FDRE \x_assign_204_reg_30302_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[7]),
        .Q(x_assign_204_reg_30302[0]),
        .R(1'b0));
  FDRE \x_assign_204_reg_30302_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[0]),
        .Q(x_assign_204_reg_30302[1]),
        .R(1'b0));
  FDRE \x_assign_204_reg_30302_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_204_reg_30302[2]),
        .R(1'b0));
  FDRE \x_assign_204_reg_30302_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_204_reg_30302[3]),
        .R(1'b0));
  FDRE \x_assign_204_reg_30302_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(x_assign_204_reg_30302[4]),
        .R(1'b0));
  FDRE \x_assign_204_reg_30302_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[4]),
        .Q(x_assign_204_reg_30302[5]),
        .R(1'b0));
  FDRE \x_assign_204_reg_30302_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[5]),
        .Q(x_assign_204_reg_30302[6]),
        .R(1'b0));
  FDRE \x_assign_204_reg_30302_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(q1_reg[6]),
        .Q(x_assign_204_reg_30302[7]),
        .R(1'b0));
  FDRE \x_assign_205_reg_30308_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_205_reg_30308[1]),
        .R(1'b0));
  FDRE \x_assign_205_reg_30308_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_205_reg_30308[2]),
        .R(1'b0));
  FDRE \x_assign_205_reg_30308_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_205_reg_30308[3]),
        .R(1'b0));
  FDRE \x_assign_206_reg_30324_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_206_reg_30324[1]),
        .R(1'b0));
  FDRE \x_assign_206_reg_30324_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_206_reg_30324[2]),
        .R(1'b0));
  FDRE \x_assign_206_reg_30324_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_206_reg_30324[3]),
        .R(1'b0));
  FDRE \x_assign_206_reg_30324_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_206_reg_30324[7]),
        .R(1'b0));
  FDRE \x_assign_207_reg_30340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_207_reg_30340[1]),
        .R(1'b0));
  FDRE \x_assign_207_reg_30340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_207_reg_30340[2]),
        .R(1'b0));
  FDRE \x_assign_207_reg_30340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_207_reg_30340[3]),
        .R(1'b0));
  FDRE \x_assign_208_reg_30610_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_208_reg_30610[0]),
        .R(1'b0));
  FDRE \x_assign_208_reg_30610_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_208_reg_30610[1]),
        .R(1'b0));
  FDRE \x_assign_208_reg_30610_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_208_reg_30610[2]),
        .R(1'b0));
  FDRE \x_assign_208_reg_30610_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_208_reg_30610[3]),
        .R(1'b0));
  FDRE \x_assign_208_reg_30610_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_332),
        .Q(x_assign_208_reg_30610[4]),
        .R(1'b0));
  FDRE \x_assign_208_reg_30610_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_208_reg_30610[5]),
        .R(1'b0));
  FDRE \x_assign_208_reg_30610_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_208_reg_30610[6]),
        .R(1'b0));
  FDRE \x_assign_208_reg_30610_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_208_reg_30610[7]),
        .R(1'b0));
  FDRE \x_assign_210_reg_30626_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg[7]),
        .Q(x_assign_210_reg_30626[0]),
        .R(1'b0));
  FDRE \x_assign_210_reg_30626_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg[0]),
        .Q(x_assign_210_reg_30626[1]),
        .R(1'b0));
  FDRE \x_assign_210_reg_30626_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_210_reg_30626[2]),
        .R(1'b0));
  FDRE \x_assign_210_reg_30626_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_210_reg_30626[3]),
        .R(1'b0));
  FDRE \x_assign_210_reg_30626_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg[5]),
        .Q(x_assign_210_reg_30626[6]),
        .R(1'b0));
  FDRE \x_assign_210_reg_30626_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q1_reg[6]),
        .Q(x_assign_210_reg_30626[7]),
        .R(1'b0));
  FDRE \x_assign_211_reg_30632_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg[7]),
        .Q(x_assign_211_reg_30632[0]),
        .R(1'b0));
  FDRE \x_assign_211_reg_30632_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg[0]),
        .Q(x_assign_211_reg_30632[1]),
        .R(1'b0));
  FDRE \x_assign_211_reg_30632_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_211_reg_30632[2]),
        .R(1'b0));
  FDRE \x_assign_211_reg_30632_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_211_reg_30632[3]),
        .R(1'b0));
  FDRE \x_assign_211_reg_30632_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_255),
        .Q(x_assign_211_reg_30632[4]),
        .R(1'b0));
  FDRE \x_assign_211_reg_30632_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg[4]),
        .Q(x_assign_211_reg_30632[5]),
        .R(1'b0));
  FDRE \x_assign_211_reg_30632_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg[5]),
        .Q(x_assign_211_reg_30632[6]),
        .R(1'b0));
  FDRE \x_assign_211_reg_30632_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q2_reg[6]),
        .Q(x_assign_211_reg_30632[7]),
        .R(1'b0));
  FDRE \x_assign_213_reg_30648_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_213_reg_30648[0]),
        .R(1'b0));
  FDRE \x_assign_213_reg_30648_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_213_reg_30648[1]),
        .R(1'b0));
  FDRE \x_assign_213_reg_30648_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_213_reg_30648[2]),
        .R(1'b0));
  FDRE \x_assign_213_reg_30648_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_213_reg_30648[3]),
        .R(1'b0));
  FDRE \x_assign_216_reg_30490_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[7]),
        .Q(x_assign_216_reg_30490[0]),
        .R(1'b0));
  FDRE \x_assign_216_reg_30490_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[0]),
        .Q(x_assign_216_reg_30490[1]),
        .R(1'b0));
  FDRE \x_assign_216_reg_30490_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_216_reg_30490[2]),
        .R(1'b0));
  FDRE \x_assign_216_reg_30490_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_216_reg_30490[3]),
        .R(1'b0));
  FDRE \x_assign_216_reg_30490_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(x_assign_216_reg_30490[4]),
        .R(1'b0));
  FDRE \x_assign_216_reg_30490_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[4]),
        .Q(x_assign_216_reg_30490[5]),
        .R(1'b0));
  FDRE \x_assign_216_reg_30490_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[5]),
        .Q(x_assign_216_reg_30490[6]),
        .R(1'b0));
  FDRE \x_assign_216_reg_30490_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q1_reg[6]),
        .Q(x_assign_216_reg_30490[7]),
        .R(1'b0));
  FDRE \x_assign_217_reg_30496_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_217_reg_30496[1]),
        .R(1'b0));
  FDRE \x_assign_217_reg_30496_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_217_reg_30496[2]),
        .R(1'b0));
  FDRE \x_assign_217_reg_30496_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_217_reg_30496[3]),
        .R(1'b0));
  FDRE \x_assign_218_reg_30512_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_218_reg_30512[1]),
        .R(1'b0));
  FDRE \x_assign_218_reg_30512_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_218_reg_30512[2]),
        .R(1'b0));
  FDRE \x_assign_218_reg_30512_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_218_reg_30512[3]),
        .R(1'b0));
  FDRE \x_assign_218_reg_30512_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_218_reg_30512[7]),
        .R(1'b0));
  FDRE \x_assign_219_reg_30528_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_219_reg_30528[1]),
        .R(1'b0));
  FDRE \x_assign_219_reg_30528_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_219_reg_30528[2]),
        .R(1'b0));
  FDRE \x_assign_219_reg_30528_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_219_reg_30528[3]),
        .R(1'b0));
  FDRE \x_assign_219_reg_30528_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_219_reg_30528[7]),
        .R(1'b0));
  FDRE \x_assign_21_reg_27655_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_21_reg_27655[0]),
        .R(1'b0));
  FDRE \x_assign_21_reg_27655_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_21_reg_27655[1]),
        .R(1'b0));
  FDRE \x_assign_21_reg_27655_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_21_reg_27655[2]),
        .R(1'b0));
  FDRE \x_assign_21_reg_27655_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_21_reg_27655[3]),
        .R(1'b0));
  FDRE \x_assign_21_reg_27655_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_U_n_323),
        .Q(x_assign_21_reg_27655[4]),
        .R(1'b0));
  FDRE \x_assign_21_reg_27655_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_21_reg_27655[5]),
        .R(1'b0));
  FDRE \x_assign_21_reg_27655_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_21_reg_27655[6]),
        .R(1'b0));
  FDRE \x_assign_21_reg_27655_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_21_reg_27655[7]),
        .R(1'b0));
  FDRE \x_assign_220_reg_30767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_220_reg_30767[0]),
        .R(1'b0));
  FDRE \x_assign_220_reg_30767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_220_reg_30767[1]),
        .R(1'b0));
  FDRE \x_assign_220_reg_30767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_220_reg_30767[2]),
        .R(1'b0));
  FDRE \x_assign_220_reg_30767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_220_reg_30767[3]),
        .R(1'b0));
  FDRE \x_assign_220_reg_30767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_220_reg_30767[6]),
        .R(1'b0));
  FDRE \x_assign_220_reg_30767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_220_reg_30767[7]),
        .R(1'b0));
  FDRE \x_assign_222_reg_30783_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[7]),
        .Q(x_assign_222_reg_30783[0]),
        .R(1'b0));
  FDRE \x_assign_222_reg_30783_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[0]),
        .Q(x_assign_222_reg_30783[1]),
        .R(1'b0));
  FDRE \x_assign_222_reg_30783_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_222_reg_30783[2]),
        .R(1'b0));
  FDRE \x_assign_222_reg_30783_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_222_reg_30783[3]),
        .R(1'b0));
  FDRE \x_assign_222_reg_30783_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[5]),
        .Q(x_assign_222_reg_30783[6]),
        .R(1'b0));
  FDRE \x_assign_222_reg_30783_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(q1_reg[6]),
        .Q(x_assign_222_reg_30783[7]),
        .R(1'b0));
  FDRE \x_assign_223_reg_30789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_223_reg_30789[0]),
        .R(1'b0));
  FDRE \x_assign_223_reg_30789_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_223_reg_30789[1]),
        .R(1'b0));
  FDRE \x_assign_223_reg_30789_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_223_reg_30789[2]),
        .R(1'b0));
  FDRE \x_assign_223_reg_30789_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_223_reg_30789[3]),
        .R(1'b0));
  FDRE \x_assign_223_reg_30789_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_U_n_401),
        .Q(x_assign_223_reg_30789[4]),
        .R(1'b0));
  FDRE \x_assign_223_reg_30789_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[4]),
        .Q(x_assign_223_reg_30789[5]),
        .R(1'b0));
  FDRE \x_assign_223_reg_30789_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_223_reg_30789[6]),
        .R(1'b0));
  FDRE \x_assign_223_reg_30789_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_223_reg_30789[7]),
        .R(1'b0));
  FDRE \x_assign_225_reg_30805_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_225_reg_30805[0]),
        .R(1'b0));
  FDRE \x_assign_225_reg_30805_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_225_reg_30805[1]),
        .R(1'b0));
  FDRE \x_assign_225_reg_30805_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_225_reg_30805[2]),
        .R(1'b0));
  FDRE \x_assign_225_reg_30805_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_225_reg_30805[3]),
        .R(1'b0));
  FDRE \x_assign_228_reg_30674_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_228_reg_30674[1]),
        .R(1'b0));
  FDRE \x_assign_228_reg_30674_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_228_reg_30674[2]),
        .R(1'b0));
  FDRE \x_assign_228_reg_30674_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_228_reg_30674[3]),
        .R(1'b0));
  FDRE \x_assign_228_reg_30674_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_228_reg_30674[7]),
        .R(1'b0));
  FDRE \x_assign_229_reg_30680_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_229_reg_30680[1]),
        .R(1'b0));
  FDRE \x_assign_229_reg_30680_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_229_reg_30680[2]),
        .R(1'b0));
  FDRE \x_assign_229_reg_30680_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_229_reg_30680[3]),
        .R(1'b0));
  FDRE \x_assign_229_reg_30680_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_229_reg_30680[7]),
        .R(1'b0));
  FDRE \x_assign_231_reg_30696_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_231_reg_30696[1]),
        .R(1'b0));
  FDRE \x_assign_231_reg_30696_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_231_reg_30696[2]),
        .R(1'b0));
  FDRE \x_assign_231_reg_30696_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_231_reg_30696[3]),
        .R(1'b0));
  FDRE \x_assign_231_reg_30696_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_231_reg_30696[7]),
        .R(1'b0));
  FDRE \x_assign_232_reg_30901_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_232_reg_30901[0]),
        .R(1'b0));
  FDRE \x_assign_232_reg_30901_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_232_reg_30901[1]),
        .R(1'b0));
  FDRE \x_assign_232_reg_30901_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_232_reg_30901[2]),
        .R(1'b0));
  FDRE \x_assign_232_reg_30901_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_232_reg_30901[3]),
        .R(1'b0));
  FDRE \x_assign_232_reg_30901_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_232_reg_30901[6]),
        .R(1'b0));
  FDRE \x_assign_232_reg_30901_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_232_reg_30901[7]),
        .R(1'b0));
  FDRE \x_assign_234_reg_30917_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_234_reg_30917[0]),
        .R(1'b0));
  FDRE \x_assign_234_reg_30917_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_234_reg_30917[1]),
        .R(1'b0));
  FDRE \x_assign_234_reg_30917_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_234_reg_30917[2]),
        .R(1'b0));
  FDRE \x_assign_234_reg_30917_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_234_reg_30917[3]),
        .R(1'b0));
  FDRE \x_assign_234_reg_30917_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_234_reg_30917[6]),
        .R(1'b0));
  FDRE \x_assign_234_reg_30917_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_234_reg_30917[7]),
        .R(1'b0));
  FDRE \x_assign_235_reg_30959_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_235_reg_30959[0]),
        .R(1'b0));
  FDRE \x_assign_235_reg_30959_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_235_reg_30959[1]),
        .R(1'b0));
  FDRE \x_assign_235_reg_30959_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_235_reg_30959[2]),
        .R(1'b0));
  FDRE \x_assign_235_reg_30959_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_235_reg_30959[3]),
        .R(1'b0));
  FDRE \x_assign_235_reg_30959_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_235_reg_30959[7]),
        .R(1'b0));
  FDRE \x_assign_237_reg_30923_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[7]),
        .Q(x_assign_237_reg_30923[0]),
        .R(1'b0));
  FDRE \x_assign_237_reg_30923_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[0]),
        .Q(x_assign_237_reg_30923[1]),
        .R(1'b0));
  FDRE \x_assign_237_reg_30923_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_237_reg_30923[2]),
        .R(1'b0));
  FDRE \x_assign_237_reg_30923_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_237_reg_30923[3]),
        .R(1'b0));
  FDRE \x_assign_237_reg_30923_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(x_assign_60_fu_7210_p3[4]),
        .Q(x_assign_237_reg_30923[4]),
        .R(1'b0));
  FDRE \x_assign_237_reg_30923_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[5]),
        .Q(x_assign_237_reg_30923[6]),
        .R(1'b0));
  FDRE \x_assign_237_reg_30923_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(q1_reg[6]),
        .Q(x_assign_237_reg_30923[7]),
        .R(1'b0));
  FDRE \x_assign_240_reg_31001_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_240_reg_31001[1]),
        .R(1'b0));
  FDRE \x_assign_240_reg_31001_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_240_reg_31001[2]),
        .R(1'b0));
  FDRE \x_assign_240_reg_31001_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_240_reg_31001[3]),
        .R(1'b0));
  FDRE \x_assign_240_reg_31001_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_240_reg_31001[7]),
        .R(1'b0));
  FDRE \x_assign_243_reg_31007_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_243_reg_31007[1]),
        .R(1'b0));
  FDRE \x_assign_243_reg_31007_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_243_reg_31007[2]),
        .R(1'b0));
  FDRE \x_assign_243_reg_31007_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_243_reg_31007[3]),
        .R(1'b0));
  FDRE \x_assign_243_reg_31007_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_243_reg_31007[7]),
        .R(1'b0));
  FDRE \x_assign_244_reg_31087_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_244_reg_31087[0]),
        .R(1'b0));
  FDRE \x_assign_244_reg_31087_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_244_reg_31087[1]),
        .R(1'b0));
  FDRE \x_assign_244_reg_31087_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_244_reg_31087[2]),
        .R(1'b0));
  FDRE \x_assign_244_reg_31087_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_244_reg_31087[3]),
        .R(1'b0));
  FDRE \x_assign_244_reg_31087_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_244_reg_31087[6]),
        .R(1'b0));
  FDRE \x_assign_244_reg_31087_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_244_reg_31087[7]),
        .R(1'b0));
  FDRE \x_assign_246_reg_31103_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_246_reg_31103[0]),
        .R(1'b0));
  FDRE \x_assign_246_reg_31103_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_246_reg_31103[1]),
        .R(1'b0));
  FDRE \x_assign_246_reg_31103_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_246_reg_31103[2]),
        .R(1'b0));
  FDRE \x_assign_246_reg_31103_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_246_reg_31103[3]),
        .R(1'b0));
  FDRE \x_assign_246_reg_31103_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_246_reg_31103[6]),
        .R(1'b0));
  FDRE \x_assign_246_reg_31103_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_246_reg_31103[7]),
        .R(1'b0));
  FDRE \x_assign_247_reg_31109_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_247_reg_31109[0]),
        .R(1'b0));
  FDRE \x_assign_247_reg_31109_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_247_reg_31109[1]),
        .R(1'b0));
  FDRE \x_assign_247_reg_31109_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_247_reg_31109[2]),
        .R(1'b0));
  FDRE \x_assign_247_reg_31109_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_247_reg_31109[3]),
        .R(1'b0));
  FDRE \x_assign_247_reg_31109_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_247_reg_31109[6]),
        .R(1'b0));
  FDRE \x_assign_247_reg_31109_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_247_reg_31109[7]),
        .R(1'b0));
  FDRE \x_assign_249_reg_31125_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[7]),
        .Q(x_assign_249_reg_31125[0]),
        .R(1'b0));
  FDRE \x_assign_249_reg_31125_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[0]),
        .Q(x_assign_249_reg_31125[1]),
        .R(1'b0));
  FDRE \x_assign_249_reg_31125_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_249_reg_31125[2]),
        .R(1'b0));
  FDRE \x_assign_249_reg_31125_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_249_reg_31125[3]),
        .R(1'b0));
  FDRE \x_assign_249_reg_31125_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[5]),
        .Q(x_assign_249_reg_31125[6]),
        .R(1'b0));
  FDRE \x_assign_249_reg_31125_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q1_reg[6]),
        .Q(x_assign_249_reg_31125[7]),
        .R(1'b0));
  FDRE \x_assign_252_reg_31193_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[0]),
        .Q(x_assign_252_reg_31193[1]),
        .R(1'b0));
  FDRE \x_assign_252_reg_31193_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_252_reg_31193[2]),
        .R(1'b0));
  FDRE \x_assign_252_reg_31193_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_252_reg_31193[3]),
        .R(1'b0));
  FDRE \x_assign_252_reg_31193_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(q1_reg[6]),
        .Q(x_assign_252_reg_31193[7]),
        .R(1'b0));
  FDRE \x_assign_254_reg_31199_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_254_reg_31199[1]),
        .R(1'b0));
  FDRE \x_assign_254_reg_31199_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_254_reg_31199[2]),
        .R(1'b0));
  FDRE \x_assign_254_reg_31199_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_254_reg_31199[3]),
        .R(1'b0));
  FDRE \x_assign_254_reg_31199_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_254_reg_31199[7]),
        .R(1'b0));
  FDRE \x_assign_255_reg_31215_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_255_reg_31215[1]),
        .R(1'b0));
  FDRE \x_assign_255_reg_31215_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_255_reg_31215[2]),
        .R(1'b0));
  FDRE \x_assign_255_reg_31215_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_255_reg_31215[3]),
        .R(1'b0));
  FDRE \x_assign_255_reg_31215_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_255_reg_31215[7]),
        .R(1'b0));
  FDRE \x_assign_258_reg_31312_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[7]),
        .Q(x_assign_258_reg_31312[0]),
        .R(1'b0));
  FDRE \x_assign_258_reg_31312_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_258_reg_31312[1]),
        .R(1'b0));
  FDRE \x_assign_258_reg_31312_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_258_reg_31312[2]),
        .R(1'b0));
  FDRE \x_assign_258_reg_31312_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_258_reg_31312[3]),
        .R(1'b0));
  FDRE \x_assign_258_reg_31312_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[5]),
        .Q(x_assign_258_reg_31312[6]),
        .R(1'b0));
  FDRE \x_assign_258_reg_31312_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s1_q0[6]),
        .Q(x_assign_258_reg_31312[7]),
        .R(1'b0));
  FDRE \x_assign_259_reg_31318_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[7]),
        .Q(x_assign_259_reg_31318[0]),
        .R(1'b0));
  FDRE \x_assign_259_reg_31318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_259_reg_31318[1]),
        .R(1'b0));
  FDRE \x_assign_259_reg_31318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_259_reg_31318[2]),
        .R(1'b0));
  FDRE \x_assign_259_reg_31318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_259_reg_31318[3]),
        .R(1'b0));
  FDRE \x_assign_259_reg_31318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[5]),
        .Q(x_assign_259_reg_31318[6]),
        .R(1'b0));
  FDRE \x_assign_259_reg_31318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_259_reg_31318[7]),
        .R(1'b0));
  FDRE \x_assign_28_reg_27897_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_28_reg_27897[0]),
        .R(1'b0));
  FDRE \x_assign_28_reg_27897_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_28_reg_27897[1]),
        .R(1'b0));
  FDRE \x_assign_28_reg_27897_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_306),
        .Q(x_assign_28_reg_27897[2]),
        .R(1'b0));
  FDRE \x_assign_28_reg_27897_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_305),
        .Q(x_assign_28_reg_27897[3]),
        .R(1'b0));
  FDRE \x_assign_2_reg_27220_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_2_reg_27220[1]),
        .R(1'b0));
  FDRE \x_assign_2_reg_27220_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_383),
        .Q(x_assign_2_reg_27220[2]),
        .R(1'b0));
  FDRE \x_assign_2_reg_27220_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s0_U_n_382),
        .Q(x_assign_2_reg_27220[3]),
        .R(1'b0));
  FDRE \x_assign_30_reg_27909_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_30_reg_27909[0]),
        .R(1'b0));
  FDRE \x_assign_30_reg_27909_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_30_reg_27909[1]),
        .R(1'b0));
  FDRE \x_assign_30_reg_27909_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_30_reg_27909[2]),
        .R(1'b0));
  FDRE \x_assign_30_reg_27909_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_30_reg_27909[3]),
        .R(1'b0));
  FDRE \x_assign_30_reg_27909_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_323),
        .Q(x_assign_30_reg_27909[4]),
        .R(1'b0));
  FDRE \x_assign_30_reg_27909_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_30_reg_27909[5]),
        .R(1'b0));
  FDRE \x_assign_30_reg_27909_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_30_reg_27909[6]),
        .R(1'b0));
  FDRE \x_assign_30_reg_27909_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_30_reg_27909[7]),
        .R(1'b0));
  FDRE \x_assign_31_reg_27915_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_31_reg_27915[0]),
        .R(1'b0));
  FDRE \x_assign_31_reg_27915_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_31_reg_27915[1]),
        .R(1'b0));
  FDRE \x_assign_31_reg_27915_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_31_reg_27915[2]),
        .R(1'b0));
  FDRE \x_assign_31_reg_27915_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_31_reg_27915[3]),
        .R(1'b0));
  FDRE \x_assign_31_reg_27915_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_31_reg_27915[6]),
        .R(1'b0));
  FDRE \x_assign_31_reg_27915_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_31_reg_27915[7]),
        .R(1'b0));
  FDRE \x_assign_33_reg_27927_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_33_reg_27927[0]),
        .R(1'b0));
  FDRE \x_assign_33_reg_27927_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_33_reg_27927[1]),
        .R(1'b0));
  FDRE \x_assign_33_reg_27927_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_475),
        .Q(x_assign_33_reg_27927[2]),
        .R(1'b0));
  FDRE \x_assign_33_reg_27927_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_474),
        .Q(x_assign_33_reg_27927[3]),
        .R(1'b0));
  FDRE \x_assign_33_reg_27927_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_48),
        .Q(x_assign_33_reg_27927[4]),
        .R(1'b0));
  FDRE \x_assign_33_reg_27927_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[4]),
        .Q(x_assign_33_reg_27927[5]),
        .R(1'b0));
  FDRE \x_assign_33_reg_27927_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_33_reg_27927[6]),
        .R(1'b0));
  FDRE \x_assign_33_reg_27927_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_33_reg_27927[7]),
        .R(1'b0));
  FDRE \x_assign_36_reg_27803_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_36_reg_27803[1]),
        .R(1'b0));
  FDRE \x_assign_36_reg_27803_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_36_reg_27803[2]),
        .R(1'b0));
  FDRE \x_assign_36_reg_27803_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_36_reg_27803[3]),
        .R(1'b0));
  FDRE \x_assign_36_reg_27803_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_36_reg_27803[7]),
        .R(1'b0));
  FDRE \x_assign_38_reg_27814_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_38_reg_27814[0]),
        .R(1'b0));
  FDRE \x_assign_38_reg_27814_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_38_reg_27814[1]),
        .R(1'b0));
  FDRE \x_assign_38_reg_27814_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_38_reg_27814[2]),
        .R(1'b0));
  FDRE \x_assign_38_reg_27814_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_38_reg_27814[3]),
        .R(1'b0));
  FDRE \x_assign_38_reg_27814_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(x_assign_38_reg_27814[4]),
        .R(1'b0));
  FDRE \x_assign_38_reg_27814_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_38_reg_27814[5]),
        .R(1'b0));
  FDRE \x_assign_38_reg_27814_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_38_reg_27814[6]),
        .R(1'b0));
  FDRE \x_assign_38_reg_27814_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_38_reg_27814[7]),
        .R(1'b0));
  FDRE \x_assign_40_reg_28069_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_40_reg_28069[0]),
        .R(1'b0));
  FDRE \x_assign_40_reg_28069_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_40_reg_28069[1]),
        .R(1'b0));
  FDRE \x_assign_40_reg_28069_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_40_reg_28069[2]),
        .R(1'b0));
  FDRE \x_assign_40_reg_28069_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_40_reg_28069[3]),
        .R(1'b0));
  FDRE \x_assign_40_reg_28069_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_332),
        .Q(x_assign_40_reg_28069[4]),
        .R(1'b0));
  FDRE \x_assign_40_reg_28069_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_40_reg_28069[5]),
        .R(1'b0));
  FDRE \x_assign_40_reg_28069_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_40_reg_28069[6]),
        .R(1'b0));
  FDRE \x_assign_40_reg_28069_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_40_reg_28069[7]),
        .R(1'b0));
  FDRE \x_assign_42_reg_28085_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_42_reg_28085[0]),
        .R(1'b0));
  FDRE \x_assign_42_reg_28085_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_42_reg_28085[1]),
        .R(1'b0));
  FDRE \x_assign_42_reg_28085_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_42_reg_28085[2]),
        .R(1'b0));
  FDRE \x_assign_42_reg_28085_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_42_reg_28085[3]),
        .R(1'b0));
  FDRE \x_assign_42_reg_28085_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_42_reg_28085[6]),
        .R(1'b0));
  FDRE \x_assign_42_reg_28085_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_42_reg_28085[7]),
        .R(1'b0));
  FDRE \x_assign_43_reg_28091_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg[7]),
        .Q(x_assign_43_reg_28091[0]),
        .R(1'b0));
  FDRE \x_assign_43_reg_28091_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg[0]),
        .Q(x_assign_43_reg_28091[1]),
        .R(1'b0));
  FDRE \x_assign_43_reg_28091_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_43_reg_28091[2]),
        .R(1'b0));
  FDRE \x_assign_43_reg_28091_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_43_reg_28091[3]),
        .R(1'b0));
  FDRE \x_assign_43_reg_28091_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_255),
        .Q(x_assign_43_reg_28091[4]),
        .R(1'b0));
  FDRE \x_assign_43_reg_28091_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg[4]),
        .Q(x_assign_43_reg_28091[5]),
        .R(1'b0));
  FDRE \x_assign_43_reg_28091_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg[5]),
        .Q(x_assign_43_reg_28091[6]),
        .R(1'b0));
  FDRE \x_assign_43_reg_28091_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q2_reg[6]),
        .Q(x_assign_43_reg_28091[7]),
        .R(1'b0));
  FDRE \x_assign_45_reg_28107_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_45_reg_28107[0]),
        .R(1'b0));
  FDRE \x_assign_45_reg_28107_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_45_reg_28107[1]),
        .R(1'b0));
  FDRE \x_assign_45_reg_28107_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_45_reg_28107[2]),
        .R(1'b0));
  FDRE \x_assign_45_reg_28107_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_45_reg_28107[3]),
        .R(1'b0));
  FDRE \x_assign_48_reg_27945_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_48_reg_27945[0]),
        .R(1'b0));
  FDRE \x_assign_48_reg_27945_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_48_reg_27945[1]),
        .R(1'b0));
  FDRE \x_assign_48_reg_27945_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_48_reg_27945[2]),
        .R(1'b0));
  FDRE \x_assign_48_reg_27945_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_48_reg_27945[3]),
        .R(1'b0));
  FDRE \x_assign_48_reg_27945_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_U_n_327),
        .Q(x_assign_48_reg_27945[4]),
        .R(1'b0));
  FDRE \x_assign_48_reg_27945_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[4]),
        .Q(x_assign_48_reg_27945[5]),
        .R(1'b0));
  FDRE \x_assign_48_reg_27945_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_48_reg_27945[6]),
        .R(1'b0));
  FDRE \x_assign_48_reg_27945_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_48_reg_27945[7]),
        .R(1'b0));
  FDRE \x_assign_49_reg_27951_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_49_reg_27951[1]),
        .R(1'b0));
  FDRE \x_assign_49_reg_27951_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_49_reg_27951[2]),
        .R(1'b0));
  FDRE \x_assign_49_reg_27951_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_49_reg_27951[3]),
        .R(1'b0));
  FDRE \x_assign_50_reg_27967_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_50_reg_27967[1]),
        .R(1'b0));
  FDRE \x_assign_50_reg_27967_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_50_reg_27967[2]),
        .R(1'b0));
  FDRE \x_assign_50_reg_27967_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_50_reg_27967[3]),
        .R(1'b0));
  FDRE \x_assign_50_reg_27967_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_50_reg_27967[7]),
        .R(1'b0));
  FDRE \x_assign_51_reg_27983_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(q2_reg[0]),
        .Q(x_assign_51_reg_27983[1]),
        .R(1'b0));
  FDRE \x_assign_51_reg_27983_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_51_reg_27983[2]),
        .R(1'b0));
  FDRE \x_assign_51_reg_27983_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_51_reg_27983[3]),
        .R(1'b0));
  FDRE \x_assign_52_reg_28257_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_52_reg_28257[0]),
        .R(1'b0));
  FDRE \x_assign_52_reg_28257_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_52_reg_28257[1]),
        .R(1'b0));
  FDRE \x_assign_52_reg_28257_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_383),
        .Q(x_assign_52_reg_28257[2]),
        .R(1'b0));
  FDRE \x_assign_52_reg_28257_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_382),
        .Q(x_assign_52_reg_28257[3]),
        .R(1'b0));
  FDRE \x_assign_52_reg_28257_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_360),
        .Q(x_assign_52_reg_28257[4]),
        .R(1'b0));
  FDRE \x_assign_52_reg_28257_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_52_reg_28257[5]),
        .R(1'b0));
  FDRE \x_assign_52_reg_28257_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_52_reg_28257[6]),
        .R(1'b0));
  FDRE \x_assign_52_reg_28257_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_52_reg_28257[7]),
        .R(1'b0));
  FDRE \x_assign_54_reg_28273_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_54_reg_28273[0]),
        .R(1'b0));
  FDRE \x_assign_54_reg_28273_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_54_reg_28273[1]),
        .R(1'b0));
  FDRE \x_assign_54_reg_28273_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_54_reg_28273[2]),
        .R(1'b0));
  FDRE \x_assign_54_reg_28273_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_54_reg_28273[3]),
        .R(1'b0));
  FDRE \x_assign_55_reg_28279_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_55_reg_28279[0]),
        .R(1'b0));
  FDRE \x_assign_55_reg_28279_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_55_reg_28279[1]),
        .R(1'b0));
  FDRE \x_assign_55_reg_28279_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_306),
        .Q(x_assign_55_reg_28279[2]),
        .R(1'b0));
  FDRE \x_assign_55_reg_28279_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_305),
        .Q(x_assign_55_reg_28279[3]),
        .R(1'b0));
  FDRE \x_assign_55_reg_28279_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_281),
        .Q(x_assign_55_reg_28279[4]),
        .R(1'b0));
  FDRE \x_assign_55_reg_28279_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_55_reg_28279[5]),
        .R(1'b0));
  FDRE \x_assign_55_reg_28279_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_55_reg_28279[6]),
        .R(1'b0));
  FDRE \x_assign_55_reg_28279_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_55_reg_28279[7]),
        .R(1'b0));
  FDRE \x_assign_57_reg_28295_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_57_reg_28295[0]),
        .R(1'b0));
  FDRE \x_assign_57_reg_28295_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_57_reg_28295[1]),
        .R(1'b0));
  FDRE \x_assign_57_reg_28295_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_57_reg_28295[2]),
        .R(1'b0));
  FDRE \x_assign_57_reg_28295_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_57_reg_28295[3]),
        .R(1'b0));
  FDRE \x_assign_57_reg_28295_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_57_reg_28295[6]),
        .R(1'b0));
  FDRE \x_assign_57_reg_28295_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_57_reg_28295[7]),
        .R(1'b0));
  FDRE \x_assign_5_reg_27405_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_5_reg_27405[0]),
        .R(1'b0));
  FDRE \x_assign_5_reg_27405_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_5_reg_27405[1]),
        .R(1'b0));
  FDRE \x_assign_5_reg_27405_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_475),
        .Q(x_assign_5_reg_27405[2]),
        .R(1'b0));
  FDRE \x_assign_5_reg_27405_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_U_n_474),
        .Q(x_assign_5_reg_27405[3]),
        .R(1'b0));
  FDRE \x_assign_60_reg_28133_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(q1_reg[0]),
        .Q(x_assign_60_reg_28133[1]),
        .R(1'b0));
  FDRE \x_assign_60_reg_28133_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_60_reg_28133[2]),
        .R(1'b0));
  FDRE \x_assign_60_reg_28133_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_60_reg_28133[3]),
        .R(1'b0));
  FDRE \x_assign_61_reg_28139_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q0[0]),
        .Q(x_assign_61_reg_28139[1]),
        .R(1'b0));
  FDRE \x_assign_61_reg_28139_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_572),
        .Q(x_assign_61_reg_28139[2]),
        .R(1'b0));
  FDRE \x_assign_61_reg_28139_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_571),
        .Q(x_assign_61_reg_28139[3]),
        .R(1'b0));
  FDRE \x_assign_61_reg_28139_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q0[6]),
        .Q(x_assign_61_reg_28139[7]),
        .R(1'b0));
  FDRE \x_assign_62_reg_28155_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q0[0]),
        .Q(x_assign_62_reg_28155[1]),
        .R(1'b0));
  FDRE \x_assign_62_reg_28155_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_412),
        .Q(x_assign_62_reg_28155[2]),
        .R(1'b0));
  FDRE \x_assign_62_reg_28155_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_411),
        .Q(x_assign_62_reg_28155[3]),
        .R(1'b0));
  FDRE \x_assign_63_reg_28171_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q1[7]),
        .Q(x_assign_63_reg_28171[0]),
        .R(1'b0));
  FDRE \x_assign_63_reg_28171_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q1[0]),
        .Q(x_assign_63_reg_28171[1]),
        .R(1'b0));
  FDRE \x_assign_63_reg_28171_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_460),
        .Q(x_assign_63_reg_28171[2]),
        .R(1'b0));
  FDRE \x_assign_63_reg_28171_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_459),
        .Q(x_assign_63_reg_28171[3]),
        .R(1'b0));
  FDRE \x_assign_63_reg_28171_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_U_n_458),
        .Q(x_assign_63_reg_28171[4]),
        .R(1'b0));
  FDRE \x_assign_63_reg_28171_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q1[4]),
        .Q(x_assign_63_reg_28171[5]),
        .R(1'b0));
  FDRE \x_assign_63_reg_28171_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q1[5]),
        .Q(x_assign_63_reg_28171[6]),
        .R(1'b0));
  FDRE \x_assign_63_reg_28171_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s0_q1[6]),
        .Q(x_assign_63_reg_28171[7]),
        .R(1'b0));
  FDRE \x_assign_64_reg_28445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_64_reg_28445[0]),
        .R(1'b0));
  FDRE \x_assign_64_reg_28445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_64_reg_28445[1]),
        .R(1'b0));
  FDRE \x_assign_64_reg_28445_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_383),
        .Q(x_assign_64_reg_28445[2]),
        .R(1'b0));
  FDRE \x_assign_64_reg_28445_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_382),
        .Q(x_assign_64_reg_28445[3]),
        .R(1'b0));
  FDRE \x_assign_64_reg_28445_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_360),
        .Q(x_assign_64_reg_28445[4]),
        .R(1'b0));
  FDRE \x_assign_64_reg_28445_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q5[4]),
        .Q(x_assign_64_reg_28445[5]),
        .R(1'b0));
  FDRE \x_assign_64_reg_28445_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q5[5]),
        .Q(x_assign_64_reg_28445[6]),
        .R(1'b0));
  FDRE \x_assign_64_reg_28445_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q5[6]),
        .Q(x_assign_64_reg_28445[7]),
        .R(1'b0));
  FDRE \x_assign_66_reg_28461_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_66_reg_28461[0]),
        .R(1'b0));
  FDRE \x_assign_66_reg_28461_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_66_reg_28461[1]),
        .R(1'b0));
  FDRE \x_assign_66_reg_28461_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_66_reg_28461[2]),
        .R(1'b0));
  FDRE \x_assign_66_reg_28461_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_66_reg_28461[3]),
        .R(1'b0));
  FDRE \x_assign_66_reg_28461_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_66_reg_28461[6]),
        .R(1'b0));
  FDRE \x_assign_66_reg_28461_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_66_reg_28461[7]),
        .R(1'b0));
  FDRE \x_assign_67_reg_28467_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_67_reg_28467[0]),
        .R(1'b0));
  FDRE \x_assign_67_reg_28467_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_67_reg_28467[1]),
        .R(1'b0));
  FDRE \x_assign_67_reg_28467_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_306),
        .Q(x_assign_67_reg_28467[2]),
        .R(1'b0));
  FDRE \x_assign_67_reg_28467_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_305),
        .Q(x_assign_67_reg_28467[3]),
        .R(1'b0));
  FDRE \x_assign_67_reg_28467_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_281),
        .Q(x_assign_67_reg_28467[4]),
        .R(1'b0));
  FDRE \x_assign_67_reg_28467_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q4[4]),
        .Q(x_assign_67_reg_28467[5]),
        .R(1'b0));
  FDRE \x_assign_67_reg_28467_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_67_reg_28467[6]),
        .R(1'b0));
  FDRE \x_assign_67_reg_28467_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_67_reg_28467[7]),
        .R(1'b0));
  FDRE \x_assign_69_reg_28483_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_69_reg_28483[0]),
        .R(1'b0));
  FDRE \x_assign_69_reg_28483_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_69_reg_28483[1]),
        .R(1'b0));
  FDRE \x_assign_69_reg_28483_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_475),
        .Q(x_assign_69_reg_28483[2]),
        .R(1'b0));
  FDRE \x_assign_69_reg_28483_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_474),
        .Q(x_assign_69_reg_28483[3]),
        .R(1'b0));
  FDRE \x_assign_6_reg_27282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_6_reg_27282[1]),
        .R(1'b0));
  FDRE \x_assign_6_reg_27282_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_383),
        .Q(x_assign_6_reg_27282[2]),
        .R(1'b0));
  FDRE \x_assign_6_reg_27282_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(clefia_s0_U_n_382),
        .Q(x_assign_6_reg_27282[3]),
        .R(1'b0));
  FDRE \x_assign_72_reg_28321_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_72_reg_28321[1]),
        .R(1'b0));
  FDRE \x_assign_72_reg_28321_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_72_reg_28321[2]),
        .R(1'b0));
  FDRE \x_assign_72_reg_28321_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_72_reg_28321[3]),
        .R(1'b0));
  FDRE \x_assign_73_reg_28327_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg[7]),
        .Q(x_assign_73_reg_28327[0]),
        .R(1'b0));
  FDRE \x_assign_73_reg_28327_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg[0]),
        .Q(x_assign_73_reg_28327[1]),
        .R(1'b0));
  FDRE \x_assign_73_reg_28327_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_73_reg_28327[2]),
        .R(1'b0));
  FDRE \x_assign_73_reg_28327_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_73_reg_28327[3]),
        .R(1'b0));
  FDRE \x_assign_73_reg_28327_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_255),
        .Q(x_assign_73_reg_28327[4]),
        .R(1'b0));
  FDRE \x_assign_73_reg_28327_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg[4]),
        .Q(x_assign_73_reg_28327[5]),
        .R(1'b0));
  FDRE \x_assign_73_reg_28327_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg[5]),
        .Q(x_assign_73_reg_28327[6]),
        .R(1'b0));
  FDRE \x_assign_73_reg_28327_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q2_reg[6]),
        .Q(x_assign_73_reg_28327[7]),
        .R(1'b0));
  FDRE \x_assign_74_reg_28343_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(q1_reg[0]),
        .Q(x_assign_74_reg_28343[1]),
        .R(1'b0));
  FDRE \x_assign_74_reg_28343_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_74_reg_28343[2]),
        .R(1'b0));
  FDRE \x_assign_74_reg_28343_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_74_reg_28343[3]),
        .R(1'b0));
  FDRE \x_assign_75_reg_28359_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_75_reg_28359[1]),
        .R(1'b0));
  FDRE \x_assign_75_reg_28359_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_75_reg_28359[2]),
        .R(1'b0));
  FDRE \x_assign_75_reg_28359_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_75_reg_28359[3]),
        .R(1'b0));
  FDRE \x_assign_75_reg_28359_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_75_reg_28359[7]),
        .R(1'b0));
  FDRE \x_assign_76_reg_28633_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[7]),
        .Q(x_assign_76_reg_28633[0]),
        .R(1'b0));
  FDRE \x_assign_76_reg_28633_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q5[0]),
        .Q(x_assign_76_reg_28633[1]),
        .R(1'b0));
  FDRE \x_assign_76_reg_28633_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_383),
        .Q(x_assign_76_reg_28633[2]),
        .R(1'b0));
  FDRE \x_assign_76_reg_28633_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_382),
        .Q(x_assign_76_reg_28633[3]),
        .R(1'b0));
  FDRE \x_assign_78_reg_28649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_78_reg_28649[0]),
        .R(1'b0));
  FDRE \x_assign_78_reg_28649_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_78_reg_28649[1]),
        .R(1'b0));
  FDRE \x_assign_78_reg_28649_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_78_reg_28649[2]),
        .R(1'b0));
  FDRE \x_assign_78_reg_28649_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_78_reg_28649[3]),
        .R(1'b0));
  FDRE \x_assign_78_reg_28649_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_327),
        .Q(x_assign_78_reg_28649[4]),
        .R(1'b0));
  FDRE \x_assign_78_reg_28649_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[4]),
        .Q(x_assign_78_reg_28649[5]),
        .R(1'b0));
  FDRE \x_assign_78_reg_28649_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_78_reg_28649[6]),
        .R(1'b0));
  FDRE \x_assign_78_reg_28649_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_78_reg_28649[7]),
        .R(1'b0));
  FDRE \x_assign_79_reg_28655_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[7]),
        .Q(x_assign_79_reg_28655[0]),
        .R(1'b0));
  FDRE \x_assign_79_reg_28655_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[0]),
        .Q(x_assign_79_reg_28655[1]),
        .R(1'b0));
  FDRE \x_assign_79_reg_28655_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_306),
        .Q(x_assign_79_reg_28655[2]),
        .R(1'b0));
  FDRE \x_assign_79_reg_28655_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_305),
        .Q(x_assign_79_reg_28655[3]),
        .R(1'b0));
  FDRE \x_assign_79_reg_28655_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[5]),
        .Q(x_assign_79_reg_28655[6]),
        .R(1'b0));
  FDRE \x_assign_79_reg_28655_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q4[6]),
        .Q(x_assign_79_reg_28655[7]),
        .R(1'b0));
  FDRE \x_assign_81_reg_28671_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_81_reg_28671[0]),
        .R(1'b0));
  FDRE \x_assign_81_reg_28671_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_81_reg_28671[1]),
        .R(1'b0));
  FDRE \x_assign_81_reg_28671_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_81_reg_28671[2]),
        .R(1'b0));
  FDRE \x_assign_81_reg_28671_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_81_reg_28671[3]),
        .R(1'b0));
  FDRE \x_assign_81_reg_28671_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_U_n_323),
        .Q(x_assign_81_reg_28671[4]),
        .R(1'b0));
  FDRE \x_assign_81_reg_28671_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[4]),
        .Q(x_assign_81_reg_28671[5]),
        .R(1'b0));
  FDRE \x_assign_81_reg_28671_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_81_reg_28671[6]),
        .R(1'b0));
  FDRE \x_assign_81_reg_28671_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_81_reg_28671[7]),
        .R(1'b0));
  FDRE \x_assign_84_reg_28509_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_84_reg_28509[1]),
        .R(1'b0));
  FDRE \x_assign_84_reg_28509_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_84_reg_28509[2]),
        .R(1'b0));
  FDRE \x_assign_84_reg_28509_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_84_reg_28509[3]),
        .R(1'b0));
  FDRE \x_assign_85_reg_28515_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg[0]),
        .Q(x_assign_85_reg_28515[1]),
        .R(1'b0));
  FDRE \x_assign_85_reg_28515_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_85_reg_28515[2]),
        .R(1'b0));
  FDRE \x_assign_85_reg_28515_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_85_reg_28515[3]),
        .R(1'b0));
  FDRE \x_assign_85_reg_28515_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(q2_reg[6]),
        .Q(x_assign_85_reg_28515[7]),
        .R(1'b0));
  FDRE \x_assign_86_reg_28531_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_86_reg_28531[1]),
        .R(1'b0));
  FDRE \x_assign_86_reg_28531_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_86_reg_28531[2]),
        .R(1'b0));
  FDRE \x_assign_86_reg_28531_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_86_reg_28531[3]),
        .R(1'b0));
  FDRE \x_assign_87_reg_28547_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_87_reg_28547[0]),
        .R(1'b0));
  FDRE \x_assign_87_reg_28547_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_87_reg_28547[1]),
        .R(1'b0));
  FDRE \x_assign_87_reg_28547_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_87_reg_28547[2]),
        .R(1'b0));
  FDRE \x_assign_87_reg_28547_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_87_reg_28547[3]),
        .R(1'b0));
  FDRE \x_assign_87_reg_28547_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_U_n_332),
        .Q(x_assign_87_reg_28547[4]),
        .R(1'b0));
  FDRE \x_assign_87_reg_28547_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_87_reg_28547[5]),
        .R(1'b0));
  FDRE \x_assign_87_reg_28547_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_87_reg_28547[6]),
        .R(1'b0));
  FDRE \x_assign_87_reg_28547_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_87_reg_28547[7]),
        .R(1'b0));
  FDRE \x_assign_88_reg_28821_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[7]),
        .Q(x_assign_88_reg_28821[0]),
        .R(1'b0));
  FDRE \x_assign_88_reg_28821_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_88_reg_28821[1]),
        .R(1'b0));
  FDRE \x_assign_88_reg_28821_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_88_reg_28821[2]),
        .R(1'b0));
  FDRE \x_assign_88_reg_28821_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_88_reg_28821[3]),
        .R(1'b0));
  FDRE \x_assign_88_reg_28821_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_332),
        .Q(x_assign_88_reg_28821[4]),
        .R(1'b0));
  FDRE \x_assign_88_reg_28821_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[4]),
        .Q(x_assign_88_reg_28821[5]),
        .R(1'b0));
  FDRE \x_assign_88_reg_28821_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[5]),
        .Q(x_assign_88_reg_28821[6]),
        .R(1'b0));
  FDRE \x_assign_88_reg_28821_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_q3[6]),
        .Q(x_assign_88_reg_28821[7]),
        .R(1'b0));
  FDRE \x_assign_90_reg_28837_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_90_reg_28837[0]),
        .R(1'b0));
  FDRE \x_assign_90_reg_28837_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_90_reg_28837[1]),
        .R(1'b0));
  FDRE \x_assign_90_reg_28837_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_90_reg_28837[2]),
        .R(1'b0));
  FDRE \x_assign_90_reg_28837_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_90_reg_28837[3]),
        .R(1'b0));
  FDRE \x_assign_91_reg_28843_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg[7]),
        .Q(x_assign_91_reg_28843[0]),
        .R(1'b0));
  FDRE \x_assign_91_reg_28843_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg[0]),
        .Q(x_assign_91_reg_28843[1]),
        .R(1'b0));
  FDRE \x_assign_91_reg_28843_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_91_reg_28843[2]),
        .R(1'b0));
  FDRE \x_assign_91_reg_28843_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_91_reg_28843[3]),
        .R(1'b0));
  FDRE \x_assign_91_reg_28843_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg[5]),
        .Q(x_assign_91_reg_28843[6]),
        .R(1'b0));
  FDRE \x_assign_91_reg_28843_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(q2_reg[6]),
        .Q(x_assign_91_reg_28843[7]),
        .R(1'b0));
  FDRE \x_assign_93_reg_28859_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[7]),
        .Q(x_assign_93_reg_28859[0]),
        .R(1'b0));
  FDRE \x_assign_93_reg_28859_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[0]),
        .Q(x_assign_93_reg_28859[1]),
        .R(1'b0));
  FDRE \x_assign_93_reg_28859_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_338),
        .Q(x_assign_93_reg_28859[2]),
        .R(1'b0));
  FDRE \x_assign_93_reg_28859_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_U_n_337),
        .Q(x_assign_93_reg_28859[3]),
        .R(1'b0));
  FDRE \x_assign_93_reg_28859_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[5]),
        .Q(x_assign_93_reg_28859[6]),
        .R(1'b0));
  FDRE \x_assign_93_reg_28859_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(clefia_s1_q3[6]),
        .Q(x_assign_93_reg_28859[7]),
        .R(1'b0));
  FDRE \x_assign_96_reg_28697_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[7]),
        .Q(x_assign_96_reg_28697[0]),
        .R(1'b0));
  FDRE \x_assign_96_reg_28697_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[0]),
        .Q(x_assign_96_reg_28697[1]),
        .R(1'b0));
  FDRE \x_assign_96_reg_28697_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_38_fu_5142_p3[2]),
        .Q(x_assign_96_reg_28697[2]),
        .R(1'b0));
  FDRE \x_assign_96_reg_28697_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_38_fu_5142_p3[3]),
        .Q(x_assign_96_reg_28697[3]),
        .R(1'b0));
  FDRE \x_assign_96_reg_28697_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_38_fu_5142_p3[4]),
        .Q(x_assign_96_reg_28697[4]),
        .R(1'b0));
  FDRE \x_assign_96_reg_28697_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[4]),
        .Q(x_assign_96_reg_28697[5]),
        .R(1'b0));
  FDRE \x_assign_96_reg_28697_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[5]),
        .Q(x_assign_96_reg_28697[6]),
        .R(1'b0));
  FDRE \x_assign_96_reg_28697_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s1_q2[6]),
        .Q(x_assign_96_reg_28697[7]),
        .R(1'b0));
  FDRE \x_assign_97_reg_28703_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q2_reg[0]),
        .Q(x_assign_97_reg_28703[1]),
        .R(1'b0));
  FDRE \x_assign_97_reg_28703_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_262),
        .Q(x_assign_97_reg_28703[2]),
        .R(1'b0));
  FDRE \x_assign_97_reg_28703_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_261),
        .Q(x_assign_97_reg_28703[3]),
        .R(1'b0));
  FDRE \x_assign_98_reg_28719_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[0]),
        .Q(x_assign_98_reg_28719[1]),
        .R(1'b0));
  FDRE \x_assign_98_reg_28719_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_60_fu_7210_p3[2]),
        .Q(x_assign_98_reg_28719[2]),
        .R(1'b0));
  FDRE \x_assign_98_reg_28719_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(x_assign_60_fu_7210_p3[3]),
        .Q(x_assign_98_reg_28719[3]),
        .R(1'b0));
  FDRE \x_assign_98_reg_28719_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(q1_reg[6]),
        .Q(x_assign_98_reg_28719[7]),
        .R(1'b0));
  FDRE \x_assign_99_reg_28735_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_q3[0]),
        .Q(x_assign_99_reg_28735[1]),
        .R(1'b0));
  FDRE \x_assign_99_reg_28735_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_348),
        .Q(x_assign_99_reg_28735[2]),
        .R(1'b0));
  FDRE \x_assign_99_reg_28735_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(clefia_s0_U_n_347),
        .Q(x_assign_99_reg_28735[3]),
        .R(1'b0));
  FDRE \x_assign_9_reg_27344_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[7]),
        .Q(x_assign_9_reg_27344[0]),
        .R(1'b0));
  FDRE \x_assign_9_reg_27344_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[0]),
        .Q(x_assign_9_reg_27344[1]),
        .R(1'b0));
  FDRE \x_assign_9_reg_27344_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_314),
        .Q(x_assign_9_reg_27344[2]),
        .R(1'b0));
  FDRE \x_assign_9_reg_27344_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_U_n_313),
        .Q(x_assign_9_reg_27344[3]),
        .R(1'b0));
  FDRE \x_assign_9_reg_27344_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[5]),
        .Q(x_assign_9_reg_27344[6]),
        .R(1'b0));
  FDRE \x_assign_9_reg_27344_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(clefia_s1_q4[6]),
        .Q(x_assign_9_reg_27344[7]),
        .R(1'b0));
  FDRE \x_assign_s_reg_27251_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q5[7]),
        .Q(x_assign_s_reg_27251[0]),
        .R(1'b0));
  FDRE \x_assign_s_reg_27251_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q5[0]),
        .Q(x_assign_s_reg_27251[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_27251_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_475),
        .Q(x_assign_s_reg_27251[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_27251_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_474),
        .Q(x_assign_s_reg_27251[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_27251_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_U_n_48),
        .Q(x_assign_s_reg_27251[4]),
        .R(1'b0));
  FDRE \x_assign_s_reg_27251_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q5[4]),
        .Q(x_assign_s_reg_27251[5]),
        .R(1'b0));
  FDRE \x_assign_s_reg_27251_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q5[5]),
        .Q(x_assign_s_reg_27251[6]),
        .R(1'b0));
  FDRE \x_assign_s_reg_27251_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(clefia_s1_q5[6]),
        .Q(x_assign_s_reg_27251[7]),
        .R(1'b0));
  FDRE \xor_ln124_1058_reg_31301_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_1058_fu_26810_p2[0]),
        .Q(xor_ln124_1058_reg_31301[0]),
        .R(1'b0));
  FDRE \xor_ln124_1058_reg_31301_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_1058_fu_26810_p2[1]),
        .Q(xor_ln124_1058_reg_31301[1]),
        .R(1'b0));
  FDRE \xor_ln124_1058_reg_31301_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_1058_fu_26810_p2[2]),
        .Q(xor_ln124_1058_reg_31301[2]),
        .R(1'b0));
  FDRE \xor_ln124_1058_reg_31301_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_1058_fu_26810_p2[3]),
        .Q(xor_ln124_1058_reg_31301[3]),
        .R(1'b0));
  FDRE \xor_ln124_1058_reg_31301_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_1058_fu_26810_p2[4]),
        .Q(xor_ln124_1058_reg_31301[4]),
        .R(1'b0));
  FDRE \xor_ln124_1058_reg_31301_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_1058_fu_26810_p2[5]),
        .Q(xor_ln124_1058_reg_31301[5]),
        .R(1'b0));
  FDRE \xor_ln124_1058_reg_31301_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_1058_fu_26810_p2[6]),
        .Q(xor_ln124_1058_reg_31301[6]),
        .R(1'b0));
  FDRE \xor_ln124_1058_reg_31301_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_1058_fu_26810_p2[7]),
        .Q(xor_ln124_1058_reg_31301[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[0]_i_1 
       (.I0(xor_ln124_44_reg_27717[0]),
        .I1(\reg_2163_reg_n_0_[0] ),
        .I2(x_assign_52_reg_28257[6]),
        .I3(\xor_ln124_108_reg_28405[0]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[0] ),
        .I5(x_assign_55_reg_28279[6]),
        .O(xor_ln124_108_fu_8834_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[0]_i_2 
       (.I0(x_assign_54_reg_28273[0]),
        .I1(x_assign_55_reg_28279[0]),
        .I2(or_ln134_50_fu_8806_p3[1]),
        .I3(or_ln134_48_fu_8794_p3[1]),
        .I4(x_assign_73_reg_28327[7]),
        .I5(or_ln134_48_fu_8794_p3[0]),
        .O(\xor_ln124_108_reg_28405[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[1]_i_1 
       (.I0(xor_ln124_44_reg_27717[1]),
        .I1(\reg_2163_reg_n_0_[1] ),
        .I2(x_assign_52_reg_28257[7]),
        .I3(\xor_ln124_108_reg_28405[1]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[1] ),
        .I5(x_assign_55_reg_28279[7]),
        .O(xor_ln124_108_fu_8834_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[1]_i_2 
       (.I0(x_assign_54_reg_28273[1]),
        .I1(x_assign_55_reg_28279[1]),
        .I2(x_assign_72_reg_28321[1]),
        .I3(x_assign_74_reg_28343[1]),
        .I4(x_assign_73_reg_28327[0]),
        .I5(or_ln134_48_fu_8794_p3[1]),
        .O(\xor_ln124_108_reg_28405[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[3]_i_1 
       (.I0(xor_ln124_44_reg_27717[3]),
        .I1(\reg_2163_reg_n_0_[3] ),
        .I2(or_ln134_35_fu_8612_p3[3]),
        .I3(\xor_ln124_108_reg_28405[3]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[3] ),
        .I5(or_ln134_36_fu_8618_p3[3]),
        .O(xor_ln124_108_fu_8834_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[3]_i_2 
       (.I0(x_assign_54_reg_28273[3]),
        .I1(x_assign_55_reg_28279[3]),
        .I2(x_assign_72_reg_28321[3]),
        .I3(x_assign_74_reg_28343[3]),
        .I4(or_ln134_47_fu_8788_p3[3]),
        .I5(or_ln134_48_fu_8794_p3[3]),
        .O(\xor_ln124_108_reg_28405[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[4]_i_1 
       (.I0(xor_ln124_44_reg_27717[4]),
        .I1(\reg_2163_reg_n_0_[4] ),
        .I2(or_ln134_35_fu_8612_p3[4]),
        .I3(\xor_ln124_108_reg_28405[4]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[4] ),
        .I5(or_ln134_36_fu_8618_p3[4]),
        .O(xor_ln124_108_fu_8834_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[4]_i_2 
       (.I0(or_ln134_38_fu_8630_p3[6]),
        .I1(x_assign_55_reg_28279[4]),
        .I2(or_ln134_50_fu_8806_p3[5]),
        .I3(or_ln134_48_fu_8794_p3[5]),
        .I4(or_ln134_47_fu_8788_p3[4]),
        .I5(or_ln134_48_fu_8794_p3[4]),
        .O(\xor_ln124_108_reg_28405[4]_i_2_n_0 ));
  FDRE \xor_ln124_108_reg_28405_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8834_p2[0]),
        .Q(xor_ln124_108_reg_28405[0]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_28405_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8834_p2[1]),
        .Q(xor_ln124_108_reg_28405[1]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_28405_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8834_p2[2]),
        .Q(xor_ln124_108_reg_28405[2]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_28405_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8834_p2[3]),
        .Q(xor_ln124_108_reg_28405[3]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_28405_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8834_p2[4]),
        .Q(xor_ln124_108_reg_28405[4]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_28405_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8834_p2[5]),
        .Q(xor_ln124_108_reg_28405[5]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_28405_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8834_p2[6]),
        .Q(xor_ln124_108_reg_28405[6]),
        .R(1'b0));
  FDRE \xor_ln124_108_reg_28405_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_108_fu_8834_p2[7]),
        .Q(xor_ln124_108_reg_28405[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[2]_i_1 
       (.I0(\reg_2146_reg_n_0_[2] ),
        .I1(xor_ln124_45_reg_27723[2]),
        .I2(or_ln134_37_fu_8624_p3[2]),
        .I3(\xor_ln124_109_reg_28410[2]_i_2_n_0 ),
        .I4(x_assign_55_reg_28279[2]),
        .I5(x_assign_54_reg_28273[2]),
        .O(xor_ln124_109_fu_8862_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[2]_i_2 
       (.I0(reg_2185[2]),
        .I1(or_ln134_38_fu_8630_p3[2]),
        .I2(or_ln134_47_fu_8788_p3[2]),
        .I3(or_ln134_48_fu_8794_p3[2]),
        .I4(x_assign_73_reg_28327[2]),
        .I5(x_assign_75_reg_28359[2]),
        .O(\xor_ln124_109_reg_28410[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[3]_i_1 
       (.I0(\reg_2146_reg_n_0_[3] ),
        .I1(xor_ln124_45_reg_27723[3]),
        .I2(or_ln134_37_fu_8624_p3[3]),
        .I3(\xor_ln124_109_reg_28410[3]_i_2_n_0 ),
        .I4(x_assign_55_reg_28279[3]),
        .I5(x_assign_54_reg_28273[3]),
        .O(xor_ln124_109_fu_8862_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[3]_i_2 
       (.I0(reg_2185[3]),
        .I1(or_ln134_38_fu_8630_p3[3]),
        .I2(or_ln134_47_fu_8788_p3[3]),
        .I3(or_ln134_48_fu_8794_p3[3]),
        .I4(x_assign_73_reg_28327[3]),
        .I5(x_assign_75_reg_28359[3]),
        .O(\xor_ln124_109_reg_28410[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[4]_i_1 
       (.I0(\reg_2146_reg_n_0_[4] ),
        .I1(xor_ln124_45_reg_27723[4]),
        .I2(or_ln134_37_fu_8624_p3[4]),
        .I3(\xor_ln124_109_reg_28410[4]_i_2_n_0 ),
        .I4(x_assign_55_reg_28279[4]),
        .I5(or_ln134_38_fu_8630_p3[6]),
        .O(xor_ln124_109_fu_8862_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[4]_i_2 
       (.I0(reg_2185[4]),
        .I1(or_ln134_38_fu_8630_p3[4]),
        .I2(or_ln134_47_fu_8788_p3[4]),
        .I3(or_ln134_48_fu_8794_p3[4]),
        .I4(x_assign_73_reg_28327[4]),
        .I5(or_ln134_49_fu_8800_p3[5]),
        .O(\xor_ln124_109_reg_28410[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[5]_i_1 
       (.I0(\reg_2146_reg_n_0_[5] ),
        .I1(xor_ln124_45_reg_27723[5]),
        .I2(or_ln134_37_fu_8624_p3[5]),
        .I3(\xor_ln124_109_reg_28410[5]_i_2_n_0 ),
        .I4(x_assign_55_reg_28279[5]),
        .I5(or_ln134_38_fu_8630_p3[7]),
        .O(xor_ln124_109_fu_8862_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[5]_i_2 
       (.I0(reg_2185[5]),
        .I1(or_ln134_38_fu_8630_p3[5]),
        .I2(x_assign_73_reg_28327[4]),
        .I3(or_ln134_48_fu_8794_p3[5]),
        .I4(x_assign_73_reg_28327[5]),
        .I5(or_ln134_49_fu_8800_p3[6]),
        .O(\xor_ln124_109_reg_28410[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[6]_i_1 
       (.I0(\reg_2146_reg_n_0_[6] ),
        .I1(xor_ln124_45_reg_27723[6]),
        .I2(or_ln134_37_fu_8624_p3[6]),
        .I3(\xor_ln124_109_reg_28410[6]_i_2_n_0 ),
        .I4(x_assign_55_reg_28279[6]),
        .I5(or_ln134_38_fu_8630_p3[0]),
        .O(xor_ln124_109_fu_8862_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[6]_i_2 
       (.I0(reg_2185[6]),
        .I1(or_ln134_38_fu_8630_p3[6]),
        .I2(x_assign_73_reg_28327[5]),
        .I3(or_ln134_48_fu_8794_p3[6]),
        .I4(x_assign_73_reg_28327[6]),
        .I5(or_ln134_49_fu_8800_p3[7]),
        .O(\xor_ln124_109_reg_28410[6]_i_2_n_0 ));
  FDRE \xor_ln124_109_reg_28410_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8862_p2[0]),
        .Q(xor_ln124_109_reg_28410[0]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_28410_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8862_p2[1]),
        .Q(xor_ln124_109_reg_28410[1]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_28410_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8862_p2[2]),
        .Q(xor_ln124_109_reg_28410[2]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_28410_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8862_p2[3]),
        .Q(xor_ln124_109_reg_28410[3]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_28410_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8862_p2[4]),
        .Q(xor_ln124_109_reg_28410[4]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_28410_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8862_p2[5]),
        .Q(xor_ln124_109_reg_28410[5]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_28410_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8862_p2[6]),
        .Q(xor_ln124_109_reg_28410[6]),
        .R(1'b0));
  FDRE \xor_ln124_109_reg_28410_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_109_fu_8862_p2[7]),
        .Q(xor_ln124_109_reg_28410[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[0]_i_1 
       (.I0(reg_2178[0]),
        .I1(reg_2191[0]),
        .I2(x_assign_52_reg_28257[6]),
        .I3(\xor_ln124_110_reg_28415[0]_i_2_n_0 ),
        .I4(xor_ln124_46_reg_27729[0]),
        .I5(x_assign_55_reg_28279[6]),
        .O(xor_ln124_110_fu_8890_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[0]_i_2 
       (.I0(x_assign_57_reg_28295[0]),
        .I1(x_assign_52_reg_28257[0]),
        .I2(or_ln134_50_fu_8806_p3[1]),
        .I3(or_ln134_48_fu_8794_p3[1]),
        .I4(or_ln134_50_fu_8806_p3[0]),
        .I5(x_assign_75_reg_28359[7]),
        .O(\xor_ln124_110_reg_28415[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[2]_i_1 
       (.I0(reg_2178[2]),
        .I1(reg_2191[2]),
        .I2(or_ln134_35_fu_8612_p3[2]),
        .I3(\xor_ln124_110_reg_28415[2]_i_2_n_0 ),
        .I4(xor_ln124_46_reg_27729[2]),
        .I5(or_ln134_36_fu_8618_p3[2]),
        .O(xor_ln124_110_fu_8890_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[2]_i_2 
       (.I0(x_assign_57_reg_28295[2]),
        .I1(x_assign_52_reg_28257[2]),
        .I2(x_assign_72_reg_28321[2]),
        .I3(x_assign_74_reg_28343[2]),
        .I4(or_ln134_50_fu_8806_p3[2]),
        .I5(or_ln134_49_fu_8800_p3[2]),
        .O(\xor_ln124_110_reg_28415[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[3]_i_1 
       (.I0(reg_2178[3]),
        .I1(reg_2191[3]),
        .I2(or_ln134_35_fu_8612_p3[3]),
        .I3(\xor_ln124_110_reg_28415[3]_i_2_n_0 ),
        .I4(xor_ln124_46_reg_27729[3]),
        .I5(or_ln134_36_fu_8618_p3[3]),
        .O(xor_ln124_110_fu_8890_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[3]_i_2 
       (.I0(x_assign_57_reg_28295[3]),
        .I1(x_assign_52_reg_28257[3]),
        .I2(x_assign_72_reg_28321[3]),
        .I3(x_assign_74_reg_28343[3]),
        .I4(or_ln134_50_fu_8806_p3[3]),
        .I5(or_ln134_49_fu_8800_p3[3]),
        .O(\xor_ln124_110_reg_28415[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[4]_i_1 
       (.I0(reg_2178[4]),
        .I1(reg_2191[4]),
        .I2(or_ln134_35_fu_8612_p3[4]),
        .I3(\xor_ln124_110_reg_28415[4]_i_2_n_0 ),
        .I4(xor_ln124_46_reg_27729[4]),
        .I5(or_ln134_36_fu_8618_p3[4]),
        .O(xor_ln124_110_fu_8890_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[4]_i_2 
       (.I0(or_ln134_37_fu_8624_p3[6]),
        .I1(x_assign_52_reg_28257[4]),
        .I2(or_ln134_50_fu_8806_p3[5]),
        .I3(or_ln134_48_fu_8794_p3[5]),
        .I4(or_ln134_50_fu_8806_p3[4]),
        .I5(or_ln134_49_fu_8800_p3[4]),
        .O(\xor_ln124_110_reg_28415[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[5]_i_1 
       (.I0(reg_2178[5]),
        .I1(reg_2191[5]),
        .I2(or_ln134_35_fu_8612_p3[5]),
        .I3(\xor_ln124_110_reg_28415[5]_i_2_n_0 ),
        .I4(xor_ln124_46_reg_27729[5]),
        .I5(or_ln134_36_fu_8618_p3[5]),
        .O(xor_ln124_110_fu_8890_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[5]_i_2 
       (.I0(or_ln134_37_fu_8624_p3[7]),
        .I1(x_assign_52_reg_28257[5]),
        .I2(or_ln134_50_fu_8806_p3[6]),
        .I3(or_ln134_48_fu_8794_p3[6]),
        .I4(or_ln134_50_fu_8806_p3[5]),
        .I5(or_ln134_49_fu_8800_p3[5]),
        .O(\xor_ln124_110_reg_28415[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[6]_i_1 
       (.I0(reg_2178[6]),
        .I1(reg_2191[6]),
        .I2(x_assign_52_reg_28257[4]),
        .I3(\xor_ln124_110_reg_28415[6]_i_2_n_0 ),
        .I4(xor_ln124_46_reg_27729[6]),
        .I5(x_assign_55_reg_28279[4]),
        .O(xor_ln124_110_fu_8890_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[6]_i_2 
       (.I0(x_assign_57_reg_28295[6]),
        .I1(x_assign_52_reg_28257[6]),
        .I2(or_ln134_50_fu_8806_p3[7]),
        .I3(or_ln134_48_fu_8794_p3[7]),
        .I4(or_ln134_50_fu_8806_p3[6]),
        .I5(or_ln134_49_fu_8800_p3[6]),
        .O(\xor_ln124_110_reg_28415[6]_i_2_n_0 ));
  FDRE \xor_ln124_110_reg_28415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8890_p2[0]),
        .Q(xor_ln124_110_reg_28415[0]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_28415_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8890_p2[1]),
        .Q(xor_ln124_110_reg_28415[1]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_28415_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8890_p2[2]),
        .Q(xor_ln124_110_reg_28415[2]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_28415_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8890_p2[3]),
        .Q(xor_ln124_110_reg_28415[3]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_28415_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8890_p2[4]),
        .Q(xor_ln124_110_reg_28415[4]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_28415_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8890_p2[5]),
        .Q(xor_ln124_110_reg_28415[5]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_28415_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8890_p2[6]),
        .Q(xor_ln124_110_reg_28415[6]),
        .R(1'b0));
  FDRE \xor_ln124_110_reg_28415_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_110_fu_8890_p2[7]),
        .Q(xor_ln124_110_reg_28415[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[1]_i_1 
       (.I0(xor_ln124_47_reg_27735[1]),
        .I1(reg_2155[1]),
        .I2(x_assign_57_reg_28295[7]),
        .I3(\xor_ln124_111_reg_28420[1]_i_2_n_0 ),
        .I4(x_assign_52_reg_28257[1]),
        .I5(x_assign_57_reg_28295[1]),
        .O(xor_ln124_111_fu_8918_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[1]_i_2 
       (.I0(reg_2197[1]),
        .I1(or_ln134_38_fu_8630_p3[1]),
        .I2(or_ln134_50_fu_8806_p3[1]),
        .I3(or_ln134_49_fu_8800_p3[1]),
        .I4(x_assign_73_reg_28327[1]),
        .I5(x_assign_75_reg_28359[1]),
        .O(\xor_ln124_111_reg_28420[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[2]_i_1 
       (.I0(xor_ln124_47_reg_27735[2]),
        .I1(reg_2155[2]),
        .I2(or_ln134_37_fu_8624_p3[2]),
        .I3(\xor_ln124_111_reg_28420[2]_i_2_n_0 ),
        .I4(x_assign_52_reg_28257[2]),
        .I5(x_assign_57_reg_28295[2]),
        .O(xor_ln124_111_fu_8918_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[2]_i_2 
       (.I0(reg_2197[2]),
        .I1(or_ln134_38_fu_8630_p3[2]),
        .I2(or_ln134_50_fu_8806_p3[2]),
        .I3(or_ln134_49_fu_8800_p3[2]),
        .I4(x_assign_73_reg_28327[2]),
        .I5(x_assign_75_reg_28359[2]),
        .O(\xor_ln124_111_reg_28420[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[3]_i_1 
       (.I0(xor_ln124_47_reg_27735[3]),
        .I1(reg_2155[3]),
        .I2(or_ln134_37_fu_8624_p3[3]),
        .I3(\xor_ln124_111_reg_28420[3]_i_2_n_0 ),
        .I4(x_assign_52_reg_28257[3]),
        .I5(x_assign_57_reg_28295[3]),
        .O(xor_ln124_111_fu_8918_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[3]_i_2 
       (.I0(reg_2197[3]),
        .I1(or_ln134_38_fu_8630_p3[3]),
        .I2(or_ln134_50_fu_8806_p3[3]),
        .I3(or_ln134_49_fu_8800_p3[3]),
        .I4(x_assign_73_reg_28327[3]),
        .I5(x_assign_75_reg_28359[3]),
        .O(\xor_ln124_111_reg_28420[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[6]_i_1 
       (.I0(xor_ln124_47_reg_27735[6]),
        .I1(reg_2155[6]),
        .I2(or_ln134_37_fu_8624_p3[6]),
        .I3(\xor_ln124_111_reg_28420[6]_i_2_n_0 ),
        .I4(x_assign_52_reg_28257[6]),
        .I5(x_assign_57_reg_28295[6]),
        .O(xor_ln124_111_fu_8918_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[6]_i_2 
       (.I0(reg_2197[6]),
        .I1(or_ln134_38_fu_8630_p3[6]),
        .I2(or_ln134_50_fu_8806_p3[6]),
        .I3(or_ln134_49_fu_8800_p3[6]),
        .I4(x_assign_73_reg_28327[6]),
        .I5(or_ln134_49_fu_8800_p3[7]),
        .O(\xor_ln124_111_reg_28420[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[7]_i_1 
       (.I0(xor_ln124_47_reg_27735[7]),
        .I1(reg_2155[7]),
        .I2(or_ln134_37_fu_8624_p3[7]),
        .I3(\xor_ln124_111_reg_28420[7]_i_2_n_0 ),
        .I4(x_assign_52_reg_28257[7]),
        .I5(x_assign_57_reg_28295[7]),
        .O(xor_ln124_111_fu_8918_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[7]_i_2 
       (.I0(reg_2197[7]),
        .I1(or_ln134_38_fu_8630_p3[7]),
        .I2(or_ln134_50_fu_8806_p3[7]),
        .I3(or_ln134_49_fu_8800_p3[7]),
        .I4(x_assign_73_reg_28327[7]),
        .I5(x_assign_75_reg_28359[7]),
        .O(\xor_ln124_111_reg_28420[7]_i_2_n_0 ));
  FDRE \xor_ln124_111_reg_28420_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_8918_p2[0]),
        .Q(xor_ln124_111_reg_28420[0]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_28420_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_8918_p2[1]),
        .Q(xor_ln124_111_reg_28420[1]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_28420_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_8918_p2[2]),
        .Q(xor_ln124_111_reg_28420[2]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_28420_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_8918_p2[3]),
        .Q(xor_ln124_111_reg_28420[3]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_28420_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_8918_p2[4]),
        .Q(xor_ln124_111_reg_28420[4]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_28420_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_8918_p2[5]),
        .Q(xor_ln124_111_reg_28420[5]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_28420_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_8918_p2[6]),
        .Q(xor_ln124_111_reg_28420[6]),
        .R(1'b0));
  FDRE \xor_ln124_111_reg_28420_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_111_fu_8918_p2[7]),
        .Q(xor_ln124_111_reg_28420[7]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_27462_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3162_p2[0]),
        .Q(xor_ln124_11_reg_27462[0]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_27462_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3162_p2[1]),
        .Q(xor_ln124_11_reg_27462[1]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_27462_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3162_p2[2]),
        .Q(xor_ln124_11_reg_27462[2]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_27462_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3162_p2[3]),
        .Q(xor_ln124_11_reg_27462[3]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_27462_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3162_p2[4]),
        .Q(xor_ln124_11_reg_27462[4]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_27462_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3162_p2[5]),
        .Q(xor_ln124_11_reg_27462[5]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_27462_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3162_p2[6]),
        .Q(xor_ln124_11_reg_27462[6]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_27462_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_11_fu_3162_p2[7]),
        .Q(xor_ln124_11_reg_27462[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[4]_i_1 
       (.I0(xor_ln124_60_reg_27867[4]),
        .I1(\reg_2163_reg_n_0_[4] ),
        .I2(or_ln134_43_fu_9744_p3[4]),
        .I3(\xor_ln124_124_reg_28593[4]_i_2_n_0 ),
        .I4(reg_2104[4]),
        .I5(or_ln134_44_fu_9750_p3[4]),
        .O(xor_ln124_124_fu_9966_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[4]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[6]),
        .I1(x_assign_67_reg_28467[4]),
        .I2(or_ln134_56_fu_9926_p3[5]),
        .I3(or_ln134_58_fu_9938_p3[5]),
        .I4(or_ln134_56_fu_9926_p3[4]),
        .I5(or_ln134_55_fu_9920_p3[4]),
        .O(\xor_ln124_124_reg_28593[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[6]_i_1 
       (.I0(xor_ln124_60_reg_27867[6]),
        .I1(\reg_2163_reg_n_0_[6] ),
        .I2(x_assign_64_reg_28445[4]),
        .I3(\xor_ln124_124_reg_28593[6]_i_2_n_0 ),
        .I4(reg_2104[6]),
        .I5(x_assign_67_reg_28467[4]),
        .O(xor_ln124_124_fu_9966_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[6]_i_2 
       (.I0(x_assign_66_reg_28461[6]),
        .I1(x_assign_67_reg_28467[6]),
        .I2(or_ln134_56_fu_9926_p3[7]),
        .I3(or_ln134_58_fu_9938_p3[7]),
        .I4(or_ln134_56_fu_9926_p3[6]),
        .I5(or_ln134_55_fu_9920_p3[6]),
        .O(\xor_ln124_124_reg_28593[6]_i_2_n_0 ));
  FDRE \xor_ln124_124_reg_28593_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_9966_p2[0]),
        .Q(xor_ln124_124_reg_28593[0]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_28593_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_9966_p2[1]),
        .Q(xor_ln124_124_reg_28593[1]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_28593_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_9966_p2[2]),
        .Q(xor_ln124_124_reg_28593[2]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_28593_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_9966_p2[3]),
        .Q(xor_ln124_124_reg_28593[3]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_28593_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_9966_p2[4]),
        .Q(xor_ln124_124_reg_28593[4]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_28593_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_9966_p2[5]),
        .Q(xor_ln124_124_reg_28593[5]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_28593_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_9966_p2[6]),
        .Q(xor_ln124_124_reg_28593[6]),
        .R(1'b0));
  FDRE \xor_ln124_124_reg_28593_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_124_fu_9966_p2[7]),
        .Q(xor_ln124_124_reg_28593[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[0]_i_1 
       (.I0(xor_ln124_61_reg_27835[0]),
        .I1(reg_2178[0]),
        .I2(x_assign_66_reg_28461[0]),
        .I3(\xor_ln124_125_reg_28598[0]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[0] ),
        .I5(x_assign_67_reg_28467[0]),
        .O(xor_ln124_125_fu_9994_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[0]_i_2 
       (.I0(x_assign_66_reg_28461[6]),
        .I1(or_ln134_45_fu_9756_p3[0]),
        .I2(or_ln134_56_fu_9926_p3[0]),
        .I3(x_assign_85_reg_28515[7]),
        .I4(x_assign_87_reg_28547[0]),
        .I5(or_ln134_55_fu_9920_p3[1]),
        .O(\xor_ln124_125_reg_28598[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[1]_i_1 
       (.I0(xor_ln124_61_reg_27835[1]),
        .I1(reg_2178[1]),
        .I2(x_assign_66_reg_28461[1]),
        .I3(\xor_ln124_125_reg_28598[1]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[1] ),
        .I5(x_assign_67_reg_28467[1]),
        .O(xor_ln124_125_fu_9994_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[1]_i_2 
       (.I0(x_assign_66_reg_28461[7]),
        .I1(or_ln134_45_fu_9756_p3[1]),
        .I2(or_ln134_56_fu_9926_p3[1]),
        .I3(or_ln134_55_fu_9920_p3[1]),
        .I4(x_assign_87_reg_28547[1]),
        .I5(x_assign_85_reg_28515[1]),
        .O(\xor_ln124_125_reg_28598[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[3]_i_1 
       (.I0(xor_ln124_61_reg_27835[3]),
        .I1(reg_2178[3]),
        .I2(x_assign_66_reg_28461[3]),
        .I3(\xor_ln124_125_reg_28598[3]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[3] ),
        .I5(x_assign_67_reg_28467[3]),
        .O(xor_ln124_125_fu_9994_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[3]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[3]),
        .I1(or_ln134_45_fu_9756_p3[3]),
        .I2(or_ln134_56_fu_9926_p3[3]),
        .I3(or_ln134_55_fu_9920_p3[3]),
        .I4(x_assign_87_reg_28547[3]),
        .I5(x_assign_85_reg_28515[3]),
        .O(\xor_ln124_125_reg_28598[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[4]_i_1 
       (.I0(xor_ln124_61_reg_27835[4]),
        .I1(reg_2178[4]),
        .I2(or_ln134_46_fu_9762_p3[6]),
        .I3(\xor_ln124_125_reg_28598[4]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[4] ),
        .I5(x_assign_67_reg_28467[4]),
        .O(xor_ln124_125_fu_9994_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[4]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[4]),
        .I1(or_ln134_45_fu_9756_p3[4]),
        .I2(or_ln134_56_fu_9926_p3[4]),
        .I3(or_ln134_55_fu_9920_p3[4]),
        .I4(x_assign_87_reg_28547[4]),
        .I5(or_ln134_55_fu_9920_p3[5]),
        .O(\xor_ln124_125_reg_28598[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[7]_i_1 
       (.I0(xor_ln124_61_reg_27835[7]),
        .I1(reg_2178[7]),
        .I2(x_assign_66_reg_28461[7]),
        .I3(\xor_ln124_125_reg_28598[7]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[7] ),
        .I5(x_assign_67_reg_28467[7]),
        .O(xor_ln124_125_fu_9994_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[7]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[7]),
        .I1(or_ln134_45_fu_9756_p3[7]),
        .I2(or_ln134_56_fu_9926_p3[7]),
        .I3(or_ln134_55_fu_9920_p3[7]),
        .I4(x_assign_87_reg_28547[7]),
        .I5(x_assign_85_reg_28515[7]),
        .O(\xor_ln124_125_reg_28598[7]_i_2_n_0 ));
  FDRE \xor_ln124_125_reg_28598_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_9994_p2[0]),
        .Q(xor_ln124_125_reg_28598[0]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_28598_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_9994_p2[1]),
        .Q(xor_ln124_125_reg_28598[1]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_28598_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_9994_p2[2]),
        .Q(xor_ln124_125_reg_28598[2]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_28598_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_9994_p2[3]),
        .Q(xor_ln124_125_reg_28598[3]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_28598_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_9994_p2[4]),
        .Q(xor_ln124_125_reg_28598[4]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_28598_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_9994_p2[5]),
        .Q(xor_ln124_125_reg_28598[5]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_28598_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_9994_p2[6]),
        .Q(xor_ln124_125_reg_28598[6]),
        .R(1'b0));
  FDRE \xor_ln124_125_reg_28598_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_125_fu_9994_p2[7]),
        .Q(xor_ln124_125_reg_28598[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[0]_i_1 
       (.I0(xor_ln124_62_reg_27872[0]),
        .I1(reg_2191[0]),
        .I2(x_assign_64_reg_28445[6]),
        .I3(\xor_ln124_126_reg_28603[0]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[0] ),
        .I5(x_assign_67_reg_28467[6]),
        .O(xor_ln124_126_fu_10022_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[0]_i_2 
       (.I0(x_assign_69_reg_28483[0]),
        .I1(x_assign_64_reg_28445[0]),
        .I2(x_assign_87_reg_28547[7]),
        .I3(or_ln134_58_fu_9938_p3[0]),
        .I4(or_ln134_56_fu_9926_p3[1]),
        .I5(or_ln134_58_fu_9938_p3[1]),
        .O(\xor_ln124_126_reg_28603[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[4]_i_1 
       (.I0(xor_ln124_62_reg_27872[4]),
        .I1(reg_2191[4]),
        .I2(or_ln134_43_fu_9744_p3[4]),
        .I3(\xor_ln124_126_reg_28603[4]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[4] ),
        .I5(or_ln134_44_fu_9750_p3[4]),
        .O(xor_ln124_126_fu_10022_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[4]_i_2 
       (.I0(or_ln134_45_fu_9756_p3[6]),
        .I1(x_assign_64_reg_28445[4]),
        .I2(or_ln134_57_fu_9932_p3[4]),
        .I3(or_ln134_58_fu_9938_p3[4]),
        .I4(or_ln134_56_fu_9926_p3[5]),
        .I5(or_ln134_58_fu_9938_p3[5]),
        .O(\xor_ln124_126_reg_28603[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[5]_i_1 
       (.I0(xor_ln124_62_reg_27872[5]),
        .I1(reg_2191[5]),
        .I2(or_ln134_43_fu_9744_p3[5]),
        .I3(\xor_ln124_126_reg_28603[5]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[5] ),
        .I5(or_ln134_44_fu_9750_p3[5]),
        .O(xor_ln124_126_fu_10022_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[5]_i_2 
       (.I0(or_ln134_45_fu_9756_p3[7]),
        .I1(x_assign_64_reg_28445[5]),
        .I2(x_assign_87_reg_28547[4]),
        .I3(or_ln134_58_fu_9938_p3[5]),
        .I4(or_ln134_56_fu_9926_p3[6]),
        .I5(or_ln134_58_fu_9938_p3[6]),
        .O(\xor_ln124_126_reg_28603[5]_i_2_n_0 ));
  FDRE \xor_ln124_126_reg_28603_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10022_p2[0]),
        .Q(xor_ln124_126_reg_28603[0]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_28603_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10022_p2[1]),
        .Q(xor_ln124_126_reg_28603[1]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_28603_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10022_p2[2]),
        .Q(xor_ln124_126_reg_28603[2]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_28603_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10022_p2[3]),
        .Q(xor_ln124_126_reg_28603[3]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_28603_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10022_p2[4]),
        .Q(xor_ln124_126_reg_28603[4]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_28603_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10022_p2[5]),
        .Q(xor_ln124_126_reg_28603[5]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_28603_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10022_p2[6]),
        .Q(xor_ln124_126_reg_28603[6]),
        .R(1'b0));
  FDRE \xor_ln124_126_reg_28603_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_126_fu_10022_p2[7]),
        .Q(xor_ln124_126_reg_28603[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[1]_i_1 
       (.I0(xor_ln124_63_reg_27841[1]),
        .I1(reg_2185[1]),
        .I2(x_assign_69_reg_28483[1]),
        .I3(\xor_ln124_127_reg_28608[1]_i_2_n_0 ),
        .I4(reg_2155[1]),
        .I5(x_assign_64_reg_28445[1]),
        .O(xor_ln124_127_fu_10050_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[1]_i_2 
       (.I0(x_assign_66_reg_28461[7]),
        .I1(or_ln134_45_fu_9756_p3[1]),
        .I2(x_assign_87_reg_28547[0]),
        .I3(or_ln134_58_fu_9938_p3[1]),
        .I4(x_assign_87_reg_28547[1]),
        .I5(x_assign_85_reg_28515[1]),
        .O(\xor_ln124_127_reg_28608[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[2]_i_1 
       (.I0(xor_ln124_63_reg_27841[2]),
        .I1(reg_2185[2]),
        .I2(x_assign_69_reg_28483[2]),
        .I3(\xor_ln124_127_reg_28608[2]_i_2_n_0 ),
        .I4(reg_2155[2]),
        .I5(x_assign_64_reg_28445[2]),
        .O(xor_ln124_127_fu_10050_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[2]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[2]),
        .I1(or_ln134_45_fu_9756_p3[2]),
        .I2(or_ln134_57_fu_9932_p3[2]),
        .I3(or_ln134_58_fu_9938_p3[2]),
        .I4(x_assign_87_reg_28547[2]),
        .I5(x_assign_85_reg_28515[2]),
        .O(\xor_ln124_127_reg_28608[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[5]_i_1 
       (.I0(xor_ln124_63_reg_27841[5]),
        .I1(reg_2185[5]),
        .I2(or_ln134_45_fu_9756_p3[7]),
        .I3(\xor_ln124_127_reg_28608[5]_i_2_n_0 ),
        .I4(reg_2155[5]),
        .I5(x_assign_64_reg_28445[5]),
        .O(xor_ln124_127_fu_10050_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[5]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[5]),
        .I1(or_ln134_45_fu_9756_p3[5]),
        .I2(x_assign_87_reg_28547[4]),
        .I3(or_ln134_58_fu_9938_p3[5]),
        .I4(x_assign_87_reg_28547[5]),
        .I5(or_ln134_55_fu_9920_p3[6]),
        .O(\xor_ln124_127_reg_28608[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[7]_i_1 
       (.I0(xor_ln124_63_reg_27841[7]),
        .I1(reg_2185[7]),
        .I2(or_ln134_45_fu_9756_p3[1]),
        .I3(\xor_ln124_127_reg_28608[7]_i_2_n_0 ),
        .I4(reg_2155[7]),
        .I5(x_assign_64_reg_28445[7]),
        .O(xor_ln124_127_fu_10050_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[7]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[7]),
        .I1(or_ln134_45_fu_9756_p3[7]),
        .I2(x_assign_87_reg_28547[6]),
        .I3(or_ln134_58_fu_9938_p3[7]),
        .I4(x_assign_87_reg_28547[7]),
        .I5(x_assign_85_reg_28515[7]),
        .O(\xor_ln124_127_reg_28608[7]_i_2_n_0 ));
  FDRE \xor_ln124_127_reg_28608_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10050_p2[0]),
        .Q(xor_ln124_127_reg_28608[0]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_28608_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10050_p2[1]),
        .Q(xor_ln124_127_reg_28608[1]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_28608_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10050_p2[2]),
        .Q(xor_ln124_127_reg_28608[2]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_28608_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10050_p2[3]),
        .Q(xor_ln124_127_reg_28608[3]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_28608_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10050_p2[4]),
        .Q(xor_ln124_127_reg_28608[4]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_28608_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10050_p2[5]),
        .Q(xor_ln124_127_reg_28608[5]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_28608_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10050_p2[6]),
        .Q(xor_ln124_127_reg_28608[6]),
        .R(1'b0));
  FDRE \xor_ln124_127_reg_28608_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_127_fu_10050_p2[7]),
        .Q(xor_ln124_127_reg_28608[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[0]_i_1 
       (.I0(reg_2116[0]),
        .I1(\reg_2163_reg_n_0_[0] ),
        .I2(or_ln134_51_fu_10876_p3[0]),
        .I3(\xor_ln124_140_reg_28781[0]_i_2_n_0 ),
        .I4(xor_ln124_76_reg_28029[0]),
        .I5(x_assign_79_reg_28655[6]),
        .O(xor_ln124_140_fu_11098_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[0]_i_2 
       (.I0(x_assign_79_reg_28655[0]),
        .I1(x_assign_78_reg_28649[0]),
        .I2(or_ln134_64_fu_11058_p3[1]),
        .I3(x_assign_96_reg_28697[0]),
        .I4(x_assign_98_reg_28719[7]),
        .I5(or_ln134_63_fu_11052_p3[0]),
        .O(\xor_ln124_140_reg_28781[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[1]_i_1 
       (.I0(reg_2116[1]),
        .I1(\reg_2163_reg_n_0_[1] ),
        .I2(or_ln134_51_fu_10876_p3[1]),
        .I3(\xor_ln124_140_reg_28781[1]_i_2_n_0 ),
        .I4(xor_ln124_76_reg_28029[1]),
        .I5(x_assign_79_reg_28655[7]),
        .O(xor_ln124_140_fu_11098_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[1]_i_2 
       (.I0(x_assign_79_reg_28655[1]),
        .I1(x_assign_78_reg_28649[1]),
        .I2(x_assign_98_reg_28719[1]),
        .I3(x_assign_96_reg_28697[1]),
        .I4(or_ln134_64_fu_11058_p3[1]),
        .I5(or_ln134_63_fu_11052_p3[1]),
        .O(\xor_ln124_140_reg_28781[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[2]_i_1 
       (.I0(reg_2116[2]),
        .I1(\reg_2163_reg_n_0_[2] ),
        .I2(or_ln134_51_fu_10876_p3[2]),
        .I3(\xor_ln124_140_reg_28781[2]_i_2_n_0 ),
        .I4(xor_ln124_76_reg_28029[2]),
        .I5(or_ln134_52_fu_10882_p3[2]),
        .O(xor_ln124_140_fu_11098_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[2]_i_2 
       (.I0(x_assign_79_reg_28655[2]),
        .I1(x_assign_78_reg_28649[2]),
        .I2(x_assign_98_reg_28719[2]),
        .I3(x_assign_96_reg_28697[2]),
        .I4(or_ln134_64_fu_11058_p3[2]),
        .I5(or_ln134_63_fu_11052_p3[2]),
        .O(\xor_ln124_140_reg_28781[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[3]_i_1 
       (.I0(reg_2116[3]),
        .I1(\reg_2163_reg_n_0_[3] ),
        .I2(or_ln134_51_fu_10876_p3[3]),
        .I3(\xor_ln124_140_reg_28781[3]_i_2_n_0 ),
        .I4(xor_ln124_76_reg_28029[3]),
        .I5(or_ln134_52_fu_10882_p3[3]),
        .O(xor_ln124_140_fu_11098_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[3]_i_2 
       (.I0(x_assign_79_reg_28655[3]),
        .I1(x_assign_78_reg_28649[3]),
        .I2(x_assign_98_reg_28719[3]),
        .I3(x_assign_96_reg_28697[3]),
        .I4(or_ln134_64_fu_11058_p3[3]),
        .I5(or_ln134_63_fu_11052_p3[3]),
        .O(\xor_ln124_140_reg_28781[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[5]_i_1 
       (.I0(reg_2116[5]),
        .I1(\reg_2163_reg_n_0_[5] ),
        .I2(or_ln134_51_fu_10876_p3[5]),
        .I3(\xor_ln124_140_reg_28781[5]_i_2_n_0 ),
        .I4(xor_ln124_76_reg_28029[5]),
        .I5(or_ln134_52_fu_10882_p3[5]),
        .O(xor_ln124_140_fu_11098_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[5]_i_2 
       (.I0(or_ln134_52_fu_10882_p3[7]),
        .I1(x_assign_78_reg_28649[5]),
        .I2(or_ln134_64_fu_11058_p3[6]),
        .I3(x_assign_96_reg_28697[5]),
        .I4(or_ln134_64_fu_11058_p3[5]),
        .I5(or_ln134_63_fu_11052_p3[5]),
        .O(\xor_ln124_140_reg_28781[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[6]_i_1 
       (.I0(reg_2116[6]),
        .I1(\reg_2163_reg_n_0_[6] ),
        .I2(or_ln134_51_fu_10876_p3[6]),
        .I3(\xor_ln124_140_reg_28781[6]_i_2_n_0 ),
        .I4(xor_ln124_76_reg_28029[6]),
        .I5(or_ln134_52_fu_10882_p3[6]),
        .O(xor_ln124_140_fu_11098_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[6]_i_2 
       (.I0(x_assign_79_reg_28655[6]),
        .I1(x_assign_78_reg_28649[6]),
        .I2(or_ln134_64_fu_11058_p3[7]),
        .I3(x_assign_96_reg_28697[6]),
        .I4(or_ln134_64_fu_11058_p3[6]),
        .I5(or_ln134_63_fu_11052_p3[6]),
        .O(\xor_ln124_140_reg_28781[6]_i_2_n_0 ));
  FDRE \xor_ln124_140_reg_28781_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11098_p2[0]),
        .Q(xor_ln124_140_reg_28781[0]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_28781_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11098_p2[1]),
        .Q(xor_ln124_140_reg_28781[1]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_28781_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11098_p2[2]),
        .Q(xor_ln124_140_reg_28781[2]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_28781_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11098_p2[3]),
        .Q(xor_ln124_140_reg_28781[3]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_28781_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11098_p2[4]),
        .Q(xor_ln124_140_reg_28781[4]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_28781_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11098_p2[5]),
        .Q(xor_ln124_140_reg_28781[5]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_28781_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11098_p2[6]),
        .Q(xor_ln124_140_reg_28781[6]),
        .R(1'b0));
  FDRE \xor_ln124_140_reg_28781_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_140_fu_11098_p2[7]),
        .Q(xor_ln124_140_reg_28781[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[1]_i_1 
       (.I0(x_assign_99_reg_28735[1]),
        .I1(reg_2178[1]),
        .I2(x_assign_78_reg_28649[1]),
        .I3(\xor_ln124_141_reg_28786[1]_i_2_n_0 ),
        .I4(xor_ln124_77_reg_28034[1]),
        .I5(\reg_2146_reg_n_0_[1] ),
        .O(xor_ln124_141_fu_11126_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[1]_i_2 
       (.I0(x_assign_78_reg_28649[7]),
        .I1(x_assign_79_reg_28655[1]),
        .I2(or_ln134_64_fu_11058_p3[1]),
        .I3(or_ln134_63_fu_11052_p3[1]),
        .I4(x_assign_81_reg_28671[7]),
        .I5(x_assign_97_reg_28703[1]),
        .O(\xor_ln124_141_reg_28786[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[6]_i_1 
       (.I0(or_ln134_65_fu_11064_p3[7]),
        .I1(reg_2178[6]),
        .I2(x_assign_78_reg_28649[6]),
        .I3(\xor_ln124_141_reg_28786[6]_i_2_n_0 ),
        .I4(xor_ln124_77_reg_28034[6]),
        .I5(\reg_2146_reg_n_0_[6] ),
        .O(xor_ln124_141_fu_11126_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[6]_i_2 
       (.I0(x_assign_78_reg_28649[4]),
        .I1(x_assign_79_reg_28655[6]),
        .I2(or_ln134_64_fu_11058_p3[6]),
        .I3(or_ln134_63_fu_11052_p3[6]),
        .I4(x_assign_81_reg_28671[4]),
        .I5(or_ln134_63_fu_11052_p3[7]),
        .O(\xor_ln124_141_reg_28786[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[7]_i_1 
       (.I0(or_ln134_65_fu_11064_p3[0]),
        .I1(reg_2178[7]),
        .I2(x_assign_78_reg_28649[7]),
        .I3(\xor_ln124_141_reg_28786[7]_i_2_n_0 ),
        .I4(xor_ln124_77_reg_28034[7]),
        .I5(\reg_2146_reg_n_0_[7] ),
        .O(xor_ln124_141_fu_11126_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[7]_i_2 
       (.I0(x_assign_78_reg_28649[5]),
        .I1(x_assign_79_reg_28655[7]),
        .I2(or_ln134_64_fu_11058_p3[7]),
        .I3(or_ln134_63_fu_11052_p3[7]),
        .I4(x_assign_81_reg_28671[5]),
        .I5(or_ln134_63_fu_11052_p3[0]),
        .O(\xor_ln124_141_reg_28786[7]_i_2_n_0 ));
  FDRE \xor_ln124_141_reg_28786_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11126_p2[0]),
        .Q(xor_ln124_141_reg_28786[0]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_28786_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11126_p2[1]),
        .Q(xor_ln124_141_reg_28786[1]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_28786_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11126_p2[2]),
        .Q(xor_ln124_141_reg_28786[2]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_28786_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11126_p2[3]),
        .Q(xor_ln124_141_reg_28786[3]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_28786_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11126_p2[4]),
        .Q(xor_ln124_141_reg_28786[4]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_28786_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11126_p2[5]),
        .Q(xor_ln124_141_reg_28786[5]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_28786_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11126_p2[6]),
        .Q(xor_ln124_141_reg_28786[6]),
        .R(1'b0));
  FDRE \xor_ln124_141_reg_28786_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_141_fu_11126_p2[7]),
        .Q(xor_ln124_141_reg_28786[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[1]_i_1 
       (.I0(\reg_2170_reg_n_0_[1] ),
        .I1(reg_2191[1]),
        .I2(or_ln134_51_fu_10876_p3[1]),
        .I3(\xor_ln124_142_reg_28791[1]_i_2_n_0 ),
        .I4(xor_ln124_78_reg_28039[1]),
        .I5(x_assign_79_reg_28655[7]),
        .O(xor_ln124_142_fu_11154_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[1]_i_2 
       (.I0(x_assign_76_reg_28633[1]),
        .I1(x_assign_81_reg_28671[1]),
        .I2(x_assign_96_reg_28697[0]),
        .I3(or_ln134_65_fu_11064_p3[1]),
        .I4(x_assign_98_reg_28719[1]),
        .I5(x_assign_96_reg_28697[1]),
        .O(\xor_ln124_142_reg_28791[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[3]_i_1 
       (.I0(\reg_2170_reg_n_0_[3] ),
        .I1(reg_2191[3]),
        .I2(or_ln134_51_fu_10876_p3[3]),
        .I3(\xor_ln124_142_reg_28791[3]_i_2_n_0 ),
        .I4(xor_ln124_78_reg_28039[3]),
        .I5(or_ln134_52_fu_10882_p3[3]),
        .O(xor_ln124_142_fu_11154_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[3]_i_2 
       (.I0(x_assign_76_reg_28633[3]),
        .I1(x_assign_81_reg_28671[3]),
        .I2(or_ln134_66_fu_11070_p3[3]),
        .I3(or_ln134_65_fu_11064_p3[3]),
        .I4(x_assign_98_reg_28719[3]),
        .I5(x_assign_96_reg_28697[3]),
        .O(\xor_ln124_142_reg_28791[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[4]_i_1 
       (.I0(\reg_2170_reg_n_0_[4] ),
        .I1(reg_2191[4]),
        .I2(or_ln134_51_fu_10876_p3[4]),
        .I3(\xor_ln124_142_reg_28791[4]_i_2_n_0 ),
        .I4(xor_ln124_78_reg_28039[4]),
        .I5(or_ln134_52_fu_10882_p3[4]),
        .O(xor_ln124_142_fu_11154_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[4]_i_2 
       (.I0(or_ln134_51_fu_10876_p3[6]),
        .I1(x_assign_81_reg_28671[4]),
        .I2(or_ln134_66_fu_11070_p3[4]),
        .I3(or_ln134_65_fu_11064_p3[4]),
        .I4(or_ln134_64_fu_11058_p3[5]),
        .I5(x_assign_96_reg_28697[4]),
        .O(\xor_ln124_142_reg_28791[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[5]_i_1 
       (.I0(\reg_2170_reg_n_0_[5] ),
        .I1(reg_2191[5]),
        .I2(or_ln134_51_fu_10876_p3[5]),
        .I3(\xor_ln124_142_reg_28791[5]_i_2_n_0 ),
        .I4(xor_ln124_78_reg_28039[5]),
        .I5(or_ln134_52_fu_10882_p3[5]),
        .O(xor_ln124_142_fu_11154_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[5]_i_2 
       (.I0(or_ln134_51_fu_10876_p3[7]),
        .I1(x_assign_81_reg_28671[5]),
        .I2(x_assign_96_reg_28697[4]),
        .I3(or_ln134_65_fu_11064_p3[5]),
        .I4(or_ln134_64_fu_11058_p3[6]),
        .I5(x_assign_96_reg_28697[5]),
        .O(\xor_ln124_142_reg_28791[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[7]_i_1 
       (.I0(\reg_2170_reg_n_0_[7] ),
        .I1(reg_2191[7]),
        .I2(or_ln134_51_fu_10876_p3[7]),
        .I3(\xor_ln124_142_reg_28791[7]_i_2_n_0 ),
        .I4(xor_ln124_78_reg_28039[7]),
        .I5(or_ln134_52_fu_10882_p3[7]),
        .O(xor_ln124_142_fu_11154_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[7]_i_2 
       (.I0(or_ln134_51_fu_10876_p3[1]),
        .I1(x_assign_81_reg_28671[7]),
        .I2(x_assign_96_reg_28697[6]),
        .I3(or_ln134_65_fu_11064_p3[7]),
        .I4(x_assign_98_reg_28719[7]),
        .I5(x_assign_96_reg_28697[7]),
        .O(\xor_ln124_142_reg_28791[7]_i_2_n_0 ));
  FDRE \xor_ln124_142_reg_28791_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11154_p2[0]),
        .Q(xor_ln124_142_reg_28791[0]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_28791_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11154_p2[1]),
        .Q(xor_ln124_142_reg_28791[1]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_28791_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11154_p2[2]),
        .Q(xor_ln124_142_reg_28791[2]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_28791_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11154_p2[3]),
        .Q(xor_ln124_142_reg_28791[3]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_28791_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11154_p2[4]),
        .Q(xor_ln124_142_reg_28791[4]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_28791_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11154_p2[5]),
        .Q(xor_ln124_142_reg_28791[5]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_28791_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11154_p2[6]),
        .Q(xor_ln124_142_reg_28791[6]),
        .R(1'b0));
  FDRE \xor_ln124_142_reg_28791_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_142_fu_11154_p2[7]),
        .Q(xor_ln124_142_reg_28791[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[0]_i_1 
       (.I0(or_ln134_63_fu_11052_p3[1]),
        .I1(or_ln134_65_fu_11064_p3[1]),
        .I2(xor_ln124_79_reg_28044[0]),
        .I3(\xor_ln124_143_reg_28796[0]_i_2_n_0 ),
        .I4(reg_2185[0]),
        .I5(reg_2155[0]),
        .O(xor_ln124_143_fu_11182_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[0]_i_2 
       (.I0(x_assign_81_reg_28671[6]),
        .I1(x_assign_78_reg_28649[6]),
        .I2(x_assign_96_reg_28697[7]),
        .I3(or_ln134_65_fu_11064_p3[0]),
        .I4(x_assign_81_reg_28671[0]),
        .I5(x_assign_76_reg_28633[0]),
        .O(\xor_ln124_143_reg_28796[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[1]_i_1 
       (.I0(x_assign_97_reg_28703[1]),
        .I1(x_assign_99_reg_28735[1]),
        .I2(xor_ln124_79_reg_28044[1]),
        .I3(\xor_ln124_143_reg_28796[1]_i_2_n_0 ),
        .I4(reg_2185[1]),
        .I5(reg_2155[1]),
        .O(xor_ln124_143_fu_11182_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[1]_i_2 
       (.I0(x_assign_81_reg_28671[7]),
        .I1(x_assign_78_reg_28649[7]),
        .I2(x_assign_96_reg_28697[0]),
        .I3(or_ln134_65_fu_11064_p3[1]),
        .I4(x_assign_81_reg_28671[1]),
        .I5(x_assign_76_reg_28633[1]),
        .O(\xor_ln124_143_reg_28796[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[4]_i_1 
       (.I0(or_ln134_63_fu_11052_p3[5]),
        .I1(or_ln134_65_fu_11064_p3[5]),
        .I2(xor_ln124_79_reg_28044[4]),
        .I3(\xor_ln124_143_reg_28796[4]_i_2_n_0 ),
        .I4(reg_2185[4]),
        .I5(reg_2155[4]),
        .O(xor_ln124_143_fu_11182_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[4]_i_2 
       (.I0(or_ln134_53_fu_10888_p3[4]),
        .I1(or_ln134_54_fu_10894_p3[4]),
        .I2(or_ln134_66_fu_11070_p3[4]),
        .I3(or_ln134_65_fu_11064_p3[4]),
        .I4(x_assign_81_reg_28671[4]),
        .I5(or_ln134_51_fu_10876_p3[6]),
        .O(\xor_ln124_143_reg_28796[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[5]_i_1 
       (.I0(or_ln134_63_fu_11052_p3[6]),
        .I1(or_ln134_65_fu_11064_p3[6]),
        .I2(xor_ln124_79_reg_28044[5]),
        .I3(\xor_ln124_143_reg_28796[5]_i_2_n_0 ),
        .I4(reg_2185[5]),
        .I5(reg_2155[5]),
        .O(xor_ln124_143_fu_11182_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[5]_i_2 
       (.I0(or_ln134_53_fu_10888_p3[5]),
        .I1(or_ln134_54_fu_10894_p3[5]),
        .I2(x_assign_96_reg_28697[4]),
        .I3(or_ln134_65_fu_11064_p3[5]),
        .I4(x_assign_81_reg_28671[5]),
        .I5(or_ln134_51_fu_10876_p3[7]),
        .O(\xor_ln124_143_reg_28796[5]_i_2_n_0 ));
  FDRE \xor_ln124_143_reg_28796_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11182_p2[0]),
        .Q(xor_ln124_143_reg_28796[0]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_28796_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11182_p2[1]),
        .Q(xor_ln124_143_reg_28796[1]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_28796_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11182_p2[2]),
        .Q(xor_ln124_143_reg_28796[2]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_28796_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11182_p2[3]),
        .Q(xor_ln124_143_reg_28796[3]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_28796_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11182_p2[4]),
        .Q(xor_ln124_143_reg_28796[4]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_28796_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11182_p2[5]),
        .Q(xor_ln124_143_reg_28796[5]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_28796_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11182_p2[6]),
        .Q(xor_ln124_143_reg_28796[6]),
        .R(1'b0));
  FDRE \xor_ln124_143_reg_28796_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_143_fu_11182_p2[7]),
        .Q(xor_ln124_143_reg_28796[7]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_27488_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3218_p2[0]),
        .Q(xor_ln124_14_reg_27488[0]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_27488_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3218_p2[1]),
        .Q(xor_ln124_14_reg_27488[1]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_27488_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3218_p2[2]),
        .Q(xor_ln124_14_reg_27488[2]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_27488_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3218_p2[3]),
        .Q(xor_ln124_14_reg_27488[3]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_27488_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3218_p2[4]),
        .Q(xor_ln124_14_reg_27488[4]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_27488_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3218_p2[5]),
        .Q(xor_ln124_14_reg_27488[5]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_27488_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3218_p2[6]),
        .Q(xor_ln124_14_reg_27488[6]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_27488_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_14_fu_3218_p2[7]),
        .Q(xor_ln124_14_reg_27488[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[0]_i_1 
       (.I0(xor_ln124_92_reg_28217[0]),
        .I1(\reg_2146_reg_n_0_[0] ),
        .I2(x_assign_90_reg_28837[0]),
        .I3(\xor_ln124_156_reg_28969[0]_i_2_n_0 ),
        .I4(reg_2104[0]),
        .I5(x_assign_91_reg_28843[0]),
        .O(xor_ln124_156_fu_12230_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[0]_i_2 
       (.I0(x_assign_91_reg_28843[6]),
        .I1(x_assign_88_reg_28821[6]),
        .I2(or_ln134_72_fu_12190_p3[1]),
        .I3(x_assign_108_reg_28885[0]),
        .I4(x_assign_110_reg_28907[7]),
        .I5(or_ln134_71_fu_12184_p3[0]),
        .O(\xor_ln124_156_reg_28969[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[6]_i_1 
       (.I0(xor_ln124_92_reg_28217[6]),
        .I1(\reg_2146_reg_n_0_[6] ),
        .I2(or_ln134_62_fu_12026_p3[0]),
        .I3(\xor_ln124_156_reg_28969[6]_i_2_n_0 ),
        .I4(reg_2104[6]),
        .I5(x_assign_91_reg_28843[6]),
        .O(xor_ln124_156_fu_12230_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[6]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[6]),
        .I1(x_assign_88_reg_28821[4]),
        .I2(or_ln134_72_fu_12190_p3[7]),
        .I3(x_assign_108_reg_28885[6]),
        .I4(or_ln134_72_fu_12190_p3[6]),
        .I5(or_ln134_71_fu_12184_p3[6]),
        .O(\xor_ln124_156_reg_28969[6]_i_2_n_0 ));
  FDRE \xor_ln124_156_reg_28969_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12230_p2[0]),
        .Q(xor_ln124_156_reg_28969[0]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_28969_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12230_p2[1]),
        .Q(xor_ln124_156_reg_28969[1]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_28969_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12230_p2[2]),
        .Q(xor_ln124_156_reg_28969[2]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_28969_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12230_p2[3]),
        .Q(xor_ln124_156_reg_28969[3]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_28969_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12230_p2[4]),
        .Q(xor_ln124_156_reg_28969[4]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_28969_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12230_p2[5]),
        .Q(xor_ln124_156_reg_28969[5]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_28969_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12230_p2[6]),
        .Q(xor_ln124_156_reg_28969[6]),
        .R(1'b0));
  FDRE \xor_ln124_156_reg_28969_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_156_fu_12230_p2[7]),
        .Q(xor_ln124_156_reg_28969[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[1]_i_1 
       (.I0(reg_2110[1]),
        .I1(reg_2123[1]),
        .I2(x_assign_90_reg_28837[1]),
        .I3(\xor_ln124_157_reg_28974[1]_i_2_n_0 ),
        .I4(xor_ln124_93_reg_28222[1]),
        .I5(x_assign_91_reg_28843[1]),
        .O(xor_ln124_157_fu_12258_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[1]_i_2 
       (.I0(or_ln134_62_fu_12026_p3[1]),
        .I1(x_assign_93_reg_28859[7]),
        .I2(or_ln134_72_fu_12190_p3[1]),
        .I3(or_ln134_71_fu_12184_p3[1]),
        .I4(x_assign_111_reg_28923[1]),
        .I5(x_assign_109_reg_28891[1]),
        .O(\xor_ln124_157_reg_28974[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[3]_i_1 
       (.I0(reg_2110[3]),
        .I1(reg_2123[3]),
        .I2(x_assign_90_reg_28837[3]),
        .I3(\xor_ln124_157_reg_28974[3]_i_2_n_0 ),
        .I4(xor_ln124_93_reg_28222[3]),
        .I5(x_assign_91_reg_28843[3]),
        .O(xor_ln124_157_fu_12258_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[3]_i_2 
       (.I0(or_ln134_62_fu_12026_p3[3]),
        .I1(or_ln134_61_fu_12020_p3[3]),
        .I2(or_ln134_72_fu_12190_p3[3]),
        .I3(or_ln134_71_fu_12184_p3[3]),
        .I4(x_assign_111_reg_28923[3]),
        .I5(x_assign_109_reg_28891[3]),
        .O(\xor_ln124_157_reg_28974[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[4]_i_1 
       (.I0(reg_2110[4]),
        .I1(reg_2123[4]),
        .I2(or_ln134_62_fu_12026_p3[6]),
        .I3(\xor_ln124_157_reg_28974[4]_i_2_n_0 ),
        .I4(xor_ln124_93_reg_28222[4]),
        .I5(or_ln134_60_fu_12014_p3[6]),
        .O(xor_ln124_157_fu_12258_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[4]_i_2 
       (.I0(or_ln134_62_fu_12026_p3[4]),
        .I1(or_ln134_61_fu_12020_p3[4]),
        .I2(or_ln134_72_fu_12190_p3[4]),
        .I3(or_ln134_71_fu_12184_p3[4]),
        .I4(or_ln134_73_fu_12196_p3[5]),
        .I5(or_ln134_71_fu_12184_p3[5]),
        .O(\xor_ln124_157_reg_28974[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[7]_i_1 
       (.I0(reg_2110[7]),
        .I1(reg_2123[7]),
        .I2(or_ln134_62_fu_12026_p3[1]),
        .I3(\xor_ln124_157_reg_28974[7]_i_2_n_0 ),
        .I4(xor_ln124_93_reg_28222[7]),
        .I5(x_assign_91_reg_28843[7]),
        .O(xor_ln124_157_fu_12258_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[7]_i_2 
       (.I0(or_ln134_62_fu_12026_p3[7]),
        .I1(or_ln134_61_fu_12020_p3[7]),
        .I2(or_ln134_72_fu_12190_p3[7]),
        .I3(or_ln134_71_fu_12184_p3[7]),
        .I4(x_assign_111_reg_28923[7]),
        .I5(or_ln134_71_fu_12184_p3[0]),
        .O(\xor_ln124_157_reg_28974[7]_i_2_n_0 ));
  FDRE \xor_ln124_157_reg_28974_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12258_p2[0]),
        .Q(xor_ln124_157_reg_28974[0]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_28974_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12258_p2[1]),
        .Q(xor_ln124_157_reg_28974[1]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_28974_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12258_p2[2]),
        .Q(xor_ln124_157_reg_28974[2]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_28974_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12258_p2[3]),
        .Q(xor_ln124_157_reg_28974[3]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_28974_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12258_p2[4]),
        .Q(xor_ln124_157_reg_28974[4]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_28974_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12258_p2[5]),
        .Q(xor_ln124_157_reg_28974[5]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_28974_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12258_p2[6]),
        .Q(xor_ln124_157_reg_28974[6]),
        .R(1'b0));
  FDRE \xor_ln124_157_reg_28974_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_157_fu_12258_p2[7]),
        .Q(xor_ln124_157_reg_28974[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[0]_i_1 
       (.I0(reg_2116[0]),
        .I1(reg_2155[0]),
        .I2(x_assign_88_reg_28821[0]),
        .I3(\xor_ln124_158_reg_28979[0]_i_2_n_0 ),
        .I4(xor_ln124_94_reg_28227[0]),
        .I5(x_assign_93_reg_28859[0]),
        .O(xor_ln124_158_fu_12286_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[0]_i_2 
       (.I0(x_assign_91_reg_28843[6]),
        .I1(x_assign_88_reg_28821[6]),
        .I2(or_ln134_72_fu_12190_p3[1]),
        .I3(x_assign_108_reg_28885[0]),
        .I4(x_assign_111_reg_28923[7]),
        .I5(x_assign_108_reg_28885[7]),
        .O(\xor_ln124_158_reg_28979[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[1]_i_1 
       (.I0(reg_2116[1]),
        .I1(reg_2155[1]),
        .I2(x_assign_88_reg_28821[1]),
        .I3(\xor_ln124_158_reg_28979[1]_i_2_n_0 ),
        .I4(xor_ln124_94_reg_28227[1]),
        .I5(x_assign_93_reg_28859[1]),
        .O(xor_ln124_158_fu_12286_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[1]_i_2 
       (.I0(x_assign_91_reg_28843[7]),
        .I1(x_assign_88_reg_28821[7]),
        .I2(x_assign_110_reg_28907[1]),
        .I3(x_assign_108_reg_28885[1]),
        .I4(or_ln134_73_fu_12196_p3[1]),
        .I5(x_assign_108_reg_28885[0]),
        .O(\xor_ln124_158_reg_28979[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[2]_i_1 
       (.I0(reg_2116[2]),
        .I1(reg_2155[2]),
        .I2(x_assign_88_reg_28821[2]),
        .I3(\xor_ln124_158_reg_28979[2]_i_2_n_0 ),
        .I4(xor_ln124_94_reg_28227[2]),
        .I5(x_assign_93_reg_28859[2]),
        .O(xor_ln124_158_fu_12286_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[2]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[2]),
        .I1(or_ln134_59_fu_12008_p3[2]),
        .I2(x_assign_110_reg_28907[2]),
        .I3(x_assign_108_reg_28885[2]),
        .I4(or_ln134_73_fu_12196_p3[2]),
        .I5(or_ln134_74_fu_12202_p3[2]),
        .O(\xor_ln124_158_reg_28979[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[3]_i_1 
       (.I0(reg_2116[3]),
        .I1(reg_2155[3]),
        .I2(x_assign_88_reg_28821[3]),
        .I3(\xor_ln124_158_reg_28979[3]_i_2_n_0 ),
        .I4(xor_ln124_94_reg_28227[3]),
        .I5(x_assign_93_reg_28859[3]),
        .O(xor_ln124_158_fu_12286_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[3]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[3]),
        .I1(or_ln134_59_fu_12008_p3[3]),
        .I2(x_assign_110_reg_28907[3]),
        .I3(x_assign_108_reg_28885[3]),
        .I4(or_ln134_73_fu_12196_p3[3]),
        .I5(or_ln134_74_fu_12202_p3[3]),
        .O(\xor_ln124_158_reg_28979[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[4]_i_1 
       (.I0(reg_2116[4]),
        .I1(reg_2155[4]),
        .I2(x_assign_88_reg_28821[4]),
        .I3(\xor_ln124_158_reg_28979[4]_i_2_n_0 ),
        .I4(xor_ln124_94_reg_28227[4]),
        .I5(or_ln134_61_fu_12020_p3[6]),
        .O(xor_ln124_158_fu_12286_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[4]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[4]),
        .I1(or_ln134_59_fu_12008_p3[4]),
        .I2(or_ln134_72_fu_12190_p3[5]),
        .I3(x_assign_108_reg_28885[4]),
        .I4(or_ln134_73_fu_12196_p3[4]),
        .I5(or_ln134_74_fu_12202_p3[4]),
        .O(\xor_ln124_158_reg_28979[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[5]_i_1 
       (.I0(reg_2116[5]),
        .I1(reg_2155[5]),
        .I2(x_assign_88_reg_28821[5]),
        .I3(\xor_ln124_158_reg_28979[5]_i_2_n_0 ),
        .I4(xor_ln124_94_reg_28227[5]),
        .I5(or_ln134_61_fu_12020_p3[7]),
        .O(xor_ln124_158_fu_12286_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[5]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[5]),
        .I1(or_ln134_59_fu_12008_p3[5]),
        .I2(or_ln134_72_fu_12190_p3[6]),
        .I3(x_assign_108_reg_28885[5]),
        .I4(or_ln134_73_fu_12196_p3[5]),
        .I5(x_assign_108_reg_28885[4]),
        .O(\xor_ln124_158_reg_28979[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[6]_i_1 
       (.I0(reg_2116[6]),
        .I1(reg_2155[6]),
        .I2(x_assign_88_reg_28821[6]),
        .I3(\xor_ln124_158_reg_28979[6]_i_2_n_0 ),
        .I4(xor_ln124_94_reg_28227[6]),
        .I5(x_assign_93_reg_28859[6]),
        .O(xor_ln124_158_fu_12286_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[6]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[6]),
        .I1(x_assign_88_reg_28821[4]),
        .I2(or_ln134_72_fu_12190_p3[7]),
        .I3(x_assign_108_reg_28885[6]),
        .I4(or_ln134_73_fu_12196_p3[6]),
        .I5(x_assign_108_reg_28885[5]),
        .O(\xor_ln124_158_reg_28979[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[7]_i_1 
       (.I0(reg_2116[7]),
        .I1(reg_2155[7]),
        .I2(x_assign_88_reg_28821[7]),
        .I3(\xor_ln124_158_reg_28979[7]_i_2_n_0 ),
        .I4(xor_ln124_94_reg_28227[7]),
        .I5(x_assign_93_reg_28859[7]),
        .O(xor_ln124_158_fu_12286_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_158_reg_28979[7]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[7]),
        .I1(x_assign_88_reg_28821[5]),
        .I2(x_assign_110_reg_28907[7]),
        .I3(x_assign_108_reg_28885[7]),
        .I4(or_ln134_73_fu_12196_p3[7]),
        .I5(x_assign_108_reg_28885[6]),
        .O(\xor_ln124_158_reg_28979[7]_i_2_n_0 ));
  FDRE \xor_ln124_158_reg_28979_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12286_p2[0]),
        .Q(xor_ln124_158_reg_28979[0]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_28979_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12286_p2[1]),
        .Q(xor_ln124_158_reg_28979[1]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_28979_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12286_p2[2]),
        .Q(xor_ln124_158_reg_28979[2]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_28979_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12286_p2[3]),
        .Q(xor_ln124_158_reg_28979[3]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_28979_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12286_p2[4]),
        .Q(xor_ln124_158_reg_28979[4]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_28979_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12286_p2[5]),
        .Q(xor_ln124_158_reg_28979[5]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_28979_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12286_p2[6]),
        .Q(xor_ln124_158_reg_28979[6]),
        .R(1'b0));
  FDRE \xor_ln124_158_reg_28979_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_158_fu_12286_p2[7]),
        .Q(xor_ln124_158_reg_28979[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[0]_i_1 
       (.I0(\reg_2130_reg_n_0_[0] ),
        .I1(xor_ln124_95_reg_28232[0]),
        .I2(x_assign_93_reg_28859[6]),
        .I3(\xor_ln124_159_reg_28985[0]_i_2_n_0 ),
        .I4(x_assign_93_reg_28859[0]),
        .I5(x_assign_88_reg_28821[0]),
        .O(xor_ln124_159_fu_12314_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[0]_i_2 
       (.I0(\reg_2170_reg_n_0_[0] ),
        .I1(or_ln134_62_fu_12026_p3[0]),
        .I2(x_assign_111_reg_28923[7]),
        .I3(x_assign_108_reg_28885[7]),
        .I4(or_ln134_73_fu_12196_p3[1]),
        .I5(or_ln134_71_fu_12184_p3[1]),
        .O(\xor_ln124_159_reg_28985[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[3]_i_1 
       (.I0(\reg_2130_reg_n_0_[3] ),
        .I1(xor_ln124_95_reg_28232[3]),
        .I2(or_ln134_61_fu_12020_p3[3]),
        .I3(\xor_ln124_159_reg_28985[3]_i_2_n_0 ),
        .I4(x_assign_93_reg_28859[3]),
        .I5(x_assign_88_reg_28821[3]),
        .O(xor_ln124_159_fu_12314_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[3]_i_2 
       (.I0(\reg_2170_reg_n_0_[3] ),
        .I1(or_ln134_62_fu_12026_p3[3]),
        .I2(or_ln134_73_fu_12196_p3[3]),
        .I3(or_ln134_74_fu_12202_p3[3]),
        .I4(x_assign_111_reg_28923[3]),
        .I5(x_assign_109_reg_28891[3]),
        .O(\xor_ln124_159_reg_28985[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[4]_i_1 
       (.I0(\reg_2130_reg_n_0_[4] ),
        .I1(xor_ln124_95_reg_28232[4]),
        .I2(or_ln134_61_fu_12020_p3[4]),
        .I3(\xor_ln124_159_reg_28985[4]_i_2_n_0 ),
        .I4(or_ln134_61_fu_12020_p3[6]),
        .I5(x_assign_88_reg_28821[4]),
        .O(xor_ln124_159_fu_12314_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[4]_i_2 
       (.I0(\reg_2170_reg_n_0_[4] ),
        .I1(or_ln134_62_fu_12026_p3[4]),
        .I2(or_ln134_73_fu_12196_p3[4]),
        .I3(or_ln134_74_fu_12202_p3[4]),
        .I4(or_ln134_73_fu_12196_p3[5]),
        .I5(or_ln134_71_fu_12184_p3[5]),
        .O(\xor_ln124_159_reg_28985[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[5]_i_1 
       (.I0(\reg_2130_reg_n_0_[5] ),
        .I1(xor_ln124_95_reg_28232[5]),
        .I2(or_ln134_61_fu_12020_p3[5]),
        .I3(\xor_ln124_159_reg_28985[5]_i_2_n_0 ),
        .I4(or_ln134_61_fu_12020_p3[7]),
        .I5(x_assign_88_reg_28821[5]),
        .O(xor_ln124_159_fu_12314_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[5]_i_2 
       (.I0(\reg_2170_reg_n_0_[5] ),
        .I1(or_ln134_62_fu_12026_p3[5]),
        .I2(or_ln134_73_fu_12196_p3[5]),
        .I3(x_assign_108_reg_28885[4]),
        .I4(or_ln134_73_fu_12196_p3[6]),
        .I5(or_ln134_71_fu_12184_p3[6]),
        .O(\xor_ln124_159_reg_28985[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[7]_i_1 
       (.I0(\reg_2130_reg_n_0_[7] ),
        .I1(xor_ln124_95_reg_28232[7]),
        .I2(or_ln134_61_fu_12020_p3[7]),
        .I3(\xor_ln124_159_reg_28985[7]_i_2_n_0 ),
        .I4(x_assign_93_reg_28859[7]),
        .I5(x_assign_88_reg_28821[7]),
        .O(xor_ln124_159_fu_12314_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[7]_i_2 
       (.I0(\reg_2170_reg_n_0_[7] ),
        .I1(or_ln134_62_fu_12026_p3[7]),
        .I2(or_ln134_73_fu_12196_p3[7]),
        .I3(x_assign_108_reg_28885[6]),
        .I4(x_assign_111_reg_28923[7]),
        .I5(or_ln134_71_fu_12184_p3[0]),
        .O(\xor_ln124_159_reg_28985[7]_i_2_n_0 ));
  FDRE \xor_ln124_159_reg_28985_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_159_fu_12314_p2[0]),
        .Q(xor_ln124_159_reg_28985[0]),
        .R(1'b0));
  FDRE \xor_ln124_159_reg_28985_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_159_fu_12314_p2[1]),
        .Q(xor_ln124_159_reg_28985[1]),
        .R(1'b0));
  FDRE \xor_ln124_159_reg_28985_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_159_fu_12314_p2[2]),
        .Q(xor_ln124_159_reg_28985[2]),
        .R(1'b0));
  FDRE \xor_ln124_159_reg_28985_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_159_fu_12314_p2[3]),
        .Q(xor_ln124_159_reg_28985[3]),
        .R(1'b0));
  FDRE \xor_ln124_159_reg_28985_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_159_fu_12314_p2[4]),
        .Q(xor_ln124_159_reg_28985[4]),
        .R(1'b0));
  FDRE \xor_ln124_159_reg_28985_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_159_fu_12314_p2[5]),
        .Q(xor_ln124_159_reg_28985[5]),
        .R(1'b0));
  FDRE \xor_ln124_159_reg_28985_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_159_fu_12314_p2[6]),
        .Q(xor_ln124_159_reg_28985[6]),
        .R(1'b0));
  FDRE \xor_ln124_159_reg_28985_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_159_fu_12314_p2[7]),
        .Q(xor_ln124_159_reg_28985[7]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_27520_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3336_p2[0]),
        .Q(xor_ln124_15_reg_27520[0]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_27520_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3336_p2[1]),
        .Q(xor_ln124_15_reg_27520[1]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_27520_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3336_p2[2]),
        .Q(xor_ln124_15_reg_27520[2]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_27520_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3336_p2[3]),
        .Q(xor_ln124_15_reg_27520[3]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_27520_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3336_p2[4]),
        .Q(xor_ln124_15_reg_27520[4]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_27520_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3336_p2[5]),
        .Q(xor_ln124_15_reg_27520[5]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_27520_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3336_p2[6]),
        .Q(xor_ln124_15_reg_27520[6]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_27520_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_15_fu_3336_p2[7]),
        .Q(xor_ln124_15_reg_27520[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_167_reg_29250[0]_i_1 
       (.I0(reg_2155[0]),
        .I1(xor_ln124_127_reg_28608[0]),
        .I2(x_assign_117_reg_29204[0]),
        .I3(x_assign_112_reg_29166[0]),
        .I4(or_ln134_77_fu_13979_p3[0]),
        .I5(x_assign_114_reg_29182[6]),
        .O(xor_ln124_167_fu_14093_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_167_reg_29250[1]_i_1 
       (.I0(reg_2155[1]),
        .I1(xor_ln124_127_reg_28608[1]),
        .I2(x_assign_117_reg_29204[1]),
        .I3(x_assign_112_reg_29166[1]),
        .I4(or_ln134_77_fu_13979_p3[1]),
        .I5(x_assign_114_reg_29182[7]),
        .O(xor_ln124_167_fu_14093_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_167_reg_29250[2]_i_1 
       (.I0(reg_2155[2]),
        .I1(xor_ln124_127_reg_28608[2]),
        .I2(x_assign_117_reg_29204[2]),
        .I3(x_assign_112_reg_29166[2]),
        .I4(or_ln134_77_fu_13979_p3[2]),
        .I5(or_ln134_78_fu_13985_p3[2]),
        .O(xor_ln124_167_fu_14093_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_167_reg_29250[3]_i_1 
       (.I0(reg_2155[3]),
        .I1(xor_ln124_127_reg_28608[3]),
        .I2(x_assign_117_reg_29204[3]),
        .I3(x_assign_112_reg_29166[3]),
        .I4(or_ln134_77_fu_13979_p3[3]),
        .I5(or_ln134_78_fu_13985_p3[3]),
        .O(xor_ln124_167_fu_14093_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_167_reg_29250[4]_i_1 
       (.I0(reg_2155[4]),
        .I1(xor_ln124_127_reg_28608[4]),
        .I2(or_ln134_77_fu_13979_p3[6]),
        .I3(or_ln134_75_fu_13967_p3[6]),
        .I4(or_ln134_77_fu_13979_p3[4]),
        .I5(or_ln134_78_fu_13985_p3[4]),
        .O(xor_ln124_167_fu_14093_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_167_reg_29250[5]_i_1 
       (.I0(reg_2155[5]),
        .I1(xor_ln124_127_reg_28608[5]),
        .I2(or_ln134_77_fu_13979_p3[7]),
        .I3(or_ln134_75_fu_13967_p3[7]),
        .I4(or_ln134_77_fu_13979_p3[5]),
        .I5(or_ln134_78_fu_13985_p3[5]),
        .O(xor_ln124_167_fu_14093_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_167_reg_29250[6]_i_1 
       (.I0(reg_2155[6]),
        .I1(xor_ln124_127_reg_28608[6]),
        .I2(or_ln134_77_fu_13979_p3[0]),
        .I3(x_assign_112_reg_29166[6]),
        .I4(or_ln134_77_fu_13979_p3[6]),
        .I5(or_ln134_78_fu_13985_p3[6]),
        .O(xor_ln124_167_fu_14093_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_167_reg_29250[7]_i_1 
       (.I0(reg_2155[7]),
        .I1(xor_ln124_127_reg_28608[7]),
        .I2(or_ln134_77_fu_13979_p3[1]),
        .I3(x_assign_112_reg_29166[7]),
        .I4(or_ln134_77_fu_13979_p3[7]),
        .I5(or_ln134_78_fu_13985_p3[7]),
        .O(xor_ln124_167_fu_14093_p2[7]));
  FDRE \xor_ln124_167_reg_29250_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_167_fu_14093_p2[0]),
        .Q(xor_ln124_167_reg_29250[0]),
        .R(1'b0));
  FDRE \xor_ln124_167_reg_29250_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_167_fu_14093_p2[1]),
        .Q(xor_ln124_167_reg_29250[1]),
        .R(1'b0));
  FDRE \xor_ln124_167_reg_29250_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_167_fu_14093_p2[2]),
        .Q(xor_ln124_167_reg_29250[2]),
        .R(1'b0));
  FDRE \xor_ln124_167_reg_29250_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_167_fu_14093_p2[3]),
        .Q(xor_ln124_167_reg_29250[3]),
        .R(1'b0));
  FDRE \xor_ln124_167_reg_29250_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_167_fu_14093_p2[4]),
        .Q(xor_ln124_167_reg_29250[4]),
        .R(1'b0));
  FDRE \xor_ln124_167_reg_29250_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_167_fu_14093_p2[5]),
        .Q(xor_ln124_167_reg_29250[5]),
        .R(1'b0));
  FDRE \xor_ln124_167_reg_29250_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_167_fu_14093_p2[6]),
        .Q(xor_ln124_167_reg_29250[6]),
        .R(1'b0));
  FDRE \xor_ln124_167_reg_29250_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_167_fu_14093_p2[7]),
        .Q(xor_ln124_167_reg_29250[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[0]_i_2 
       (.I0(x_assign_103_reg_29027[0]),
        .I1(x_assign_102_reg_29021[0]),
        .I2(or_ln134_82_fu_13335_p3[1]),
        .I3(x_assign_122_reg_29080[0]),
        .I4(x_assign_103_reg_29027[6]),
        .I5(x_assign_100_reg_29005[6]),
        .O(\xor_ln124_172_reg_29142[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[1]_i_2 
       (.I0(x_assign_103_reg_29027[1]),
        .I1(x_assign_102_reg_29021[1]),
        .I2(x_assign_120_reg_29074[1]),
        .I3(x_assign_122_reg_29080[1]),
        .I4(x_assign_103_reg_29027[7]),
        .I5(x_assign_100_reg_29005[7]),
        .O(\xor_ln124_172_reg_29142[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[2]_i_2 
       (.I0(x_assign_103_reg_29027[2]),
        .I1(x_assign_102_reg_29021[2]),
        .I2(x_assign_120_reg_29074[2]),
        .I3(x_assign_122_reg_29080[2]),
        .I4(or_ln134_68_fu_13069_p3[2]),
        .I5(or_ln134_67_fu_13063_p3[2]),
        .O(\xor_ln124_172_reg_29142[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[3]_i_3 
       (.I0(x_assign_103_reg_29027[3]),
        .I1(x_assign_102_reg_29021[3]),
        .I2(x_assign_120_reg_29074[3]),
        .I3(x_assign_122_reg_29080[3]),
        .I4(or_ln134_68_fu_13069_p3[3]),
        .I5(or_ln134_67_fu_13063_p3[3]),
        .O(\xor_ln124_172_reg_29142[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[4]_i_3 
       (.I0(x_assign_103_reg_29027[4]),
        .I1(or_ln134_70_fu_13081_p3[6]),
        .I2(or_ln134_82_fu_13335_p3[5]),
        .I3(x_assign_122_reg_29080[4]),
        .I4(or_ln134_68_fu_13069_p3[4]),
        .I5(or_ln134_67_fu_13063_p3[4]),
        .O(\xor_ln124_172_reg_29142[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[5]_i_2 
       (.I0(x_assign_103_reg_29027[5]),
        .I1(or_ln134_70_fu_13081_p3[7]),
        .I2(or_ln134_82_fu_13335_p3[6]),
        .I3(x_assign_122_reg_29080[5]),
        .I4(or_ln134_68_fu_13069_p3[5]),
        .I5(or_ln134_67_fu_13063_p3[5]),
        .O(\xor_ln124_172_reg_29142[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[6]_i_2 
       (.I0(x_assign_103_reg_29027[6]),
        .I1(x_assign_102_reg_29021[6]),
        .I2(or_ln134_82_fu_13335_p3[7]),
        .I3(x_assign_122_reg_29080[6]),
        .I4(x_assign_103_reg_29027[4]),
        .I5(x_assign_100_reg_29005[4]),
        .O(\xor_ln124_172_reg_29142[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[7]_i_2 
       (.I0(x_assign_103_reg_29027[7]),
        .I1(x_assign_102_reg_29021[7]),
        .I2(x_assign_120_reg_29074[7]),
        .I3(x_assign_122_reg_29080[7]),
        .I4(x_assign_103_reg_29027[5]),
        .I5(x_assign_100_reg_29005[5]),
        .O(\xor_ln124_172_reg_29142[7]_i_2_n_0 ));
  FDRE \xor_ln124_172_reg_29142_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13363_p2[0]),
        .Q(xor_ln124_172_reg_29142[0]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_29142_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13363_p2[1]),
        .Q(xor_ln124_172_reg_29142[1]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_29142_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13363_p2[2]),
        .Q(xor_ln124_172_reg_29142[2]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_29142_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13363_p2[3]),
        .Q(xor_ln124_172_reg_29142[3]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_29142_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13363_p2[4]),
        .Q(xor_ln124_172_reg_29142[4]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_29142_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13363_p2[5]),
        .Q(xor_ln124_172_reg_29142[5]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_29142_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13363_p2[6]),
        .Q(xor_ln124_172_reg_29142[6]),
        .R(1'b0));
  FDRE \xor_ln124_172_reg_29142_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_172_fu_13363_p2[7]),
        .Q(xor_ln124_172_reg_29142[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[2]_i_2 
       (.I0(reg_2110[2]),
        .I1(x_assign_123_reg_29096[2]),
        .I2(x_assign_103_reg_29027[2]),
        .I3(or_ln134_70_fu_13081_p3[2]),
        .I4(xor_ln124_109_reg_28410[2]),
        .I5(x_assign_102_reg_29021[2]),
        .O(\xor_ln124_173_reg_29148[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_173_reg_29148[3]_i_2 
       (.I0(x_assign_102_reg_29021[3]),
        .I1(x_assign_103_reg_29027[3]),
        .O(\xor_ln124_173_reg_29148[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_173_reg_29148[4]_i_2 
       (.I0(or_ln134_70_fu_13081_p3[6]),
        .I1(x_assign_103_reg_29027[4]),
        .O(\xor_ln124_173_reg_29148[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_173_reg_29148[5]_i_2 
       (.I0(or_ln134_70_fu_13081_p3[7]),
        .I1(x_assign_103_reg_29027[5]),
        .O(\xor_ln124_173_reg_29148[5]_i_2_n_0 ));
  FDRE \xor_ln124_173_reg_29148_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13392_p2[0]),
        .Q(xor_ln124_173_reg_29148[0]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_29148_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13392_p2[1]),
        .Q(xor_ln124_173_reg_29148[1]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_29148_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13392_p2[2]),
        .Q(xor_ln124_173_reg_29148[2]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_29148_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13392_p2[3]),
        .Q(xor_ln124_173_reg_29148[3]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_29148_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13392_p2[4]),
        .Q(xor_ln124_173_reg_29148[4]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_29148_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13392_p2[5]),
        .Q(xor_ln124_173_reg_29148[5]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_29148_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13392_p2[6]),
        .Q(xor_ln124_173_reg_29148[6]),
        .R(1'b0));
  FDRE \xor_ln124_173_reg_29148_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_173_fu_13392_p2[7]),
        .Q(xor_ln124_173_reg_29148[7]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_29154_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13420_p2[0]),
        .Q(xor_ln124_174_reg_29154[0]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_29154_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13420_p2[1]),
        .Q(xor_ln124_174_reg_29154[1]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_29154_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13420_p2[2]),
        .Q(xor_ln124_174_reg_29154[2]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_29154_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13420_p2[3]),
        .Q(xor_ln124_174_reg_29154[3]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_29154_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13420_p2[4]),
        .Q(xor_ln124_174_reg_29154[4]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_29154_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13420_p2[5]),
        .Q(xor_ln124_174_reg_29154[5]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_29154_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13420_p2[6]),
        .Q(xor_ln124_174_reg_29154[6]),
        .R(1'b0));
  FDRE \xor_ln124_174_reg_29154_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_174_fu_13420_p2[7]),
        .Q(xor_ln124_174_reg_29154[7]),
        .R(1'b0));
  FDRE \xor_ln124_175_reg_29160_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_175_fu_13449_p2[0]),
        .Q(xor_ln124_175_reg_29160[0]),
        .R(1'b0));
  FDRE \xor_ln124_175_reg_29160_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_175_fu_13449_p2[1]),
        .Q(xor_ln124_175_reg_29160[1]),
        .R(1'b0));
  FDRE \xor_ln124_175_reg_29160_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_175_fu_13449_p2[2]),
        .Q(xor_ln124_175_reg_29160[2]),
        .R(1'b0));
  FDRE \xor_ln124_175_reg_29160_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_175_fu_13449_p2[3]),
        .Q(xor_ln124_175_reg_29160[3]),
        .R(1'b0));
  FDRE \xor_ln124_175_reg_29160_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_175_fu_13449_p2[4]),
        .Q(xor_ln124_175_reg_29160[4]),
        .R(1'b0));
  FDRE \xor_ln124_175_reg_29160_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_175_fu_13449_p2[5]),
        .Q(xor_ln124_175_reg_29160[5]),
        .R(1'b0));
  FDRE \xor_ln124_175_reg_29160_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_175_fu_13449_p2[6]),
        .Q(xor_ln124_175_reg_29160[6]),
        .R(1'b0));
  FDRE \xor_ln124_175_reg_29160_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(xor_ln124_175_fu_13449_p2[7]),
        .Q(xor_ln124_175_reg_29160[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_181_reg_29382[2]_i_2 
       (.I0(or_ln134_86_fu_15116_p3[2]),
        .I1(or_ln134_85_fu_15110_p3[2]),
        .O(\xor_ln124_181_reg_29382[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_181_reg_29382[3]_i_2 
       (.I0(or_ln134_86_fu_15116_p3[3]),
        .I1(or_ln134_85_fu_15110_p3[3]),
        .O(\xor_ln124_181_reg_29382[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_181_reg_29382[4]_i_2 
       (.I0(or_ln134_86_fu_15116_p3[4]),
        .I1(or_ln134_85_fu_15110_p3[4]),
        .O(\xor_ln124_181_reg_29382[4]_i_2_n_0 ));
  FDRE \xor_ln124_181_reg_29382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_181_fu_15144_p2[0]),
        .Q(xor_ln124_181_reg_29382[0]),
        .R(1'b0));
  FDRE \xor_ln124_181_reg_29382_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_181_fu_15144_p2[1]),
        .Q(xor_ln124_181_reg_29382[1]),
        .R(1'b0));
  FDRE \xor_ln124_181_reg_29382_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_181_fu_15144_p2[2]),
        .Q(xor_ln124_181_reg_29382[2]),
        .R(1'b0));
  FDRE \xor_ln124_181_reg_29382_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_181_fu_15144_p2[3]),
        .Q(xor_ln124_181_reg_29382[3]),
        .R(1'b0));
  FDRE \xor_ln124_181_reg_29382_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_181_fu_15144_p2[4]),
        .Q(xor_ln124_181_reg_29382[4]),
        .R(1'b0));
  FDRE \xor_ln124_181_reg_29382_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_181_fu_15144_p2[5]),
        .Q(xor_ln124_181_reg_29382[5]),
        .R(1'b0));
  FDRE \xor_ln124_181_reg_29382_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_181_fu_15144_p2[6]),
        .Q(xor_ln124_181_reg_29382[6]),
        .R(1'b0));
  FDRE \xor_ln124_181_reg_29382_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_181_fu_15144_p2[7]),
        .Q(xor_ln124_181_reg_29382[7]),
        .R(1'b0));
  FDRE \xor_ln124_183_reg_29387_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_183_fu_15171_p2[0]),
        .Q(xor_ln124_183_reg_29387[0]),
        .R(1'b0));
  FDRE \xor_ln124_183_reg_29387_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_183_fu_15171_p2[1]),
        .Q(xor_ln124_183_reg_29387[1]),
        .R(1'b0));
  FDRE \xor_ln124_183_reg_29387_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_183_fu_15171_p2[2]),
        .Q(xor_ln124_183_reg_29387[2]),
        .R(1'b0));
  FDRE \xor_ln124_183_reg_29387_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_183_fu_15171_p2[3]),
        .Q(xor_ln124_183_reg_29387[3]),
        .R(1'b0));
  FDRE \xor_ln124_183_reg_29387_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_183_fu_15171_p2[4]),
        .Q(xor_ln124_183_reg_29387[4]),
        .R(1'b0));
  FDRE \xor_ln124_183_reg_29387_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_183_fu_15171_p2[5]),
        .Q(xor_ln124_183_reg_29387[5]),
        .R(1'b0));
  FDRE \xor_ln124_183_reg_29387_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_183_fu_15171_p2[6]),
        .Q(xor_ln124_183_reg_29387[6]),
        .R(1'b0));
  FDRE \xor_ln124_183_reg_29387_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_183_fu_15171_p2[7]),
        .Q(xor_ln124_183_reg_29387[7]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_29270_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14492_p2[0]),
        .Q(xor_ln124_188_reg_29270[0]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_29270_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14492_p2[1]),
        .Q(xor_ln124_188_reg_29270[1]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_29270_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14492_p2[2]),
        .Q(xor_ln124_188_reg_29270[2]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_29270_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14492_p2[3]),
        .Q(xor_ln124_188_reg_29270[3]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_29270_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14492_p2[4]),
        .Q(xor_ln124_188_reg_29270[4]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_29270_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14492_p2[5]),
        .Q(xor_ln124_188_reg_29270[5]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_29270_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14492_p2[6]),
        .Q(xor_ln124_188_reg_29270[6]),
        .R(1'b0));
  FDRE \xor_ln124_188_reg_29270_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_188_fu_14492_p2[7]),
        .Q(xor_ln124_188_reg_29270[7]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_29276_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14522_p2[0]),
        .Q(xor_ln124_189_reg_29276[0]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_29276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14522_p2[1]),
        .Q(xor_ln124_189_reg_29276[1]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_29276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14522_p2[2]),
        .Q(xor_ln124_189_reg_29276[2]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_29276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14522_p2[3]),
        .Q(xor_ln124_189_reg_29276[3]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_29276_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14522_p2[4]),
        .Q(xor_ln124_189_reg_29276[4]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_29276_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14522_p2[5]),
        .Q(xor_ln124_189_reg_29276[5]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_29276_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14522_p2[6]),
        .Q(xor_ln124_189_reg_29276[6]),
        .R(1'b0));
  FDRE \xor_ln124_189_reg_29276_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_189_fu_14522_p2[7]),
        .Q(xor_ln124_189_reg_29276[7]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_29282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14552_p2[0]),
        .Q(xor_ln124_190_reg_29282[0]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_29282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14552_p2[1]),
        .Q(xor_ln124_190_reg_29282[1]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_29282_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14552_p2[2]),
        .Q(xor_ln124_190_reg_29282[2]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_29282_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14552_p2[3]),
        .Q(xor_ln124_190_reg_29282[3]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_29282_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14552_p2[4]),
        .Q(xor_ln124_190_reg_29282[4]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_29282_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14552_p2[5]),
        .Q(xor_ln124_190_reg_29282[5]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_29282_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14552_p2[6]),
        .Q(xor_ln124_190_reg_29282[6]),
        .R(1'b0));
  FDRE \xor_ln124_190_reg_29282_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_190_fu_14552_p2[7]),
        .Q(xor_ln124_190_reg_29282[7]),
        .R(1'b0));
  FDRE \xor_ln124_191_reg_29288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_191_fu_14582_p2[0]),
        .Q(xor_ln124_191_reg_29288[0]),
        .R(1'b0));
  FDRE \xor_ln124_191_reg_29288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_191_fu_14582_p2[1]),
        .Q(xor_ln124_191_reg_29288[1]),
        .R(1'b0));
  FDRE \xor_ln124_191_reg_29288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_191_fu_14582_p2[2]),
        .Q(xor_ln124_191_reg_29288[2]),
        .R(1'b0));
  FDRE \xor_ln124_191_reg_29288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_191_fu_14582_p2[3]),
        .Q(xor_ln124_191_reg_29288[3]),
        .R(1'b0));
  FDRE \xor_ln124_191_reg_29288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_191_fu_14582_p2[4]),
        .Q(xor_ln124_191_reg_29288[4]),
        .R(1'b0));
  FDRE \xor_ln124_191_reg_29288_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_191_fu_14582_p2[5]),
        .Q(xor_ln124_191_reg_29288[5]),
        .R(1'b0));
  FDRE \xor_ln124_191_reg_29288_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_191_fu_14582_p2[6]),
        .Q(xor_ln124_191_reg_29288[6]),
        .R(1'b0));
  FDRE \xor_ln124_191_reg_29288_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_191_fu_14582_p2[7]),
        .Q(xor_ln124_191_reg_29288[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[0]_i_1 
       (.I0(x_assign_126_reg_29315[0]),
        .I1(or_ln134_95_reg_29398[0]),
        .I2(xor_ln124_140_reg_28781[0]),
        .I3(\xor_ln124_204_reg_29456[0]_i_2_n_0 ),
        .I4(reg_2178[0]),
        .I5(x_assign_127_reg_29367[0]),
        .O(xor_ln124_204_fu_15701_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[0]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[0]),
        .I1(x_assign_124_reg_29299[6]),
        .I2(or_ln134_98_reg_29419[1]),
        .I3(x_assign_146_reg_29403[0]),
        .I4(x_assign_146_reg_29403[7]),
        .I5(\reg_2130_reg_n_0_[0] ),
        .O(\xor_ln124_204_reg_29456[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[3]_i_1 
       (.I0(x_assign_126_reg_29315[3]),
        .I1(or_ln134_95_reg_29398[3]),
        .I2(xor_ln124_140_reg_28781[3]),
        .I3(\xor_ln124_204_reg_29456[3]_i_2_n_0 ),
        .I4(reg_2178[3]),
        .I5(x_assign_127_reg_29367[3]),
        .O(xor_ln124_204_fu_15701_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[3]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[3]),
        .I1(or_ln134_83_fu_15573_p3[3]),
        .I2(x_assign_144_reg_29392[3]),
        .I3(x_assign_146_reg_29403[3]),
        .I4(or_ln134_96_reg_29409[3]),
        .I5(\reg_2130_reg_n_0_[3] ),
        .O(\xor_ln124_204_reg_29456[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[4]_i_1 
       (.I0(x_assign_126_reg_29315[4]),
        .I1(or_ln134_95_reg_29398[4]),
        .I2(xor_ln124_140_reg_28781[4]),
        .I3(\xor_ln124_204_reg_29456[4]_i_2_n_0 ),
        .I4(reg_2178[4]),
        .I5(or_ln134_84_fu_15579_p3[6]),
        .O(xor_ln124_204_fu_15701_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[4]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[4]),
        .I1(or_ln134_83_fu_15573_p3[4]),
        .I2(or_ln134_98_reg_29419[5]),
        .I3(x_assign_146_reg_29403[4]),
        .I4(or_ln134_96_reg_29409[4]),
        .I5(\reg_2130_reg_n_0_[4] ),
        .O(\xor_ln124_204_reg_29456[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[5]_i_1 
       (.I0(x_assign_126_reg_29315[5]),
        .I1(or_ln134_95_reg_29398[5]),
        .I2(xor_ln124_140_reg_28781[5]),
        .I3(\xor_ln124_204_reg_29456[5]_i_2_n_0 ),
        .I4(reg_2178[5]),
        .I5(or_ln134_84_fu_15579_p3[7]),
        .O(xor_ln124_204_fu_15701_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[5]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[5]),
        .I1(or_ln134_83_fu_15573_p3[5]),
        .I2(or_ln134_98_reg_29419[6]),
        .I3(x_assign_146_reg_29403[5]),
        .I4(x_assign_146_reg_29403[4]),
        .I5(\reg_2130_reg_n_0_[5] ),
        .O(\xor_ln124_204_reg_29456[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[7]_i_1 
       (.I0(x_assign_126_reg_29315[7]),
        .I1(or_ln134_95_reg_29398[7]),
        .I2(xor_ln124_140_reg_28781[7]),
        .I3(\xor_ln124_204_reg_29456[7]_i_2_n_0 ),
        .I4(reg_2178[7]),
        .I5(or_ln134_84_fu_15579_p3[1]),
        .O(xor_ln124_204_fu_15701_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[7]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[7]),
        .I1(or_ln134_83_fu_15573_p3[7]),
        .I2(x_assign_144_reg_29392[7]),
        .I3(x_assign_146_reg_29403[7]),
        .I4(x_assign_146_reg_29403[6]),
        .I5(\reg_2130_reg_n_0_[7] ),
        .O(\xor_ln124_204_reg_29456[7]_i_2_n_0 ));
  FDRE \xor_ln124_204_reg_29456_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15701_p2[0]),
        .Q(xor_ln124_204_reg_29456[0]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_29456_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15701_p2[1]),
        .Q(xor_ln124_204_reg_29456[1]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_29456_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15701_p2[2]),
        .Q(xor_ln124_204_reg_29456[2]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_29456_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15701_p2[3]),
        .Q(xor_ln124_204_reg_29456[3]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_29456_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15701_p2[4]),
        .Q(xor_ln124_204_reg_29456[4]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_29456_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15701_p2[5]),
        .Q(xor_ln124_204_reg_29456[5]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_29456_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15701_p2[6]),
        .Q(xor_ln124_204_reg_29456[6]),
        .R(1'b0));
  FDRE \xor_ln124_204_reg_29456_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_204_fu_15701_p2[7]),
        .Q(xor_ln124_204_reg_29456[7]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_29424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15537_p2[0]),
        .Q(xor_ln124_205_reg_29424[0]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_29424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15537_p2[1]),
        .Q(xor_ln124_205_reg_29424[1]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_29424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15537_p2[2]),
        .Q(xor_ln124_205_reg_29424[2]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_29424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15537_p2[3]),
        .Q(xor_ln124_205_reg_29424[3]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_29424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15537_p2[4]),
        .Q(xor_ln124_205_reg_29424[4]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_29424_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15537_p2[5]),
        .Q(xor_ln124_205_reg_29424[5]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_29424_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15537_p2[6]),
        .Q(xor_ln124_205_reg_29424[6]),
        .R(1'b0));
  FDRE \xor_ln124_205_reg_29424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_205_fu_15537_p2[7]),
        .Q(xor_ln124_205_reg_29424[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[1]_i_1 
       (.I0(or_ln134_97_reg_29414[1]),
        .I1(or_ln134_98_reg_29419[1]),
        .I2(reg_2185[1]),
        .I3(\xor_ln124_206_reg_29461[1]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[1] ),
        .I5(xor_ln124_142_reg_28791[1]),
        .O(xor_ln124_206_fu_15727_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[1]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[1]),
        .I1(x_assign_124_reg_29299[7]),
        .I2(x_assign_144_reg_29392[1]),
        .I3(x_assign_146_reg_29403[1]),
        .I4(x_assign_129_reg_29321[1]),
        .I5(x_assign_124_reg_29299[1]),
        .O(\xor_ln124_206_reg_29461[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[2]_i_1 
       (.I0(or_ln134_97_reg_29414[2]),
        .I1(or_ln134_98_reg_29419[2]),
        .I2(reg_2185[2]),
        .I3(\xor_ln124_206_reg_29461[2]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[2] ),
        .I5(xor_ln124_142_reg_28791[2]),
        .O(xor_ln124_206_fu_15727_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[2]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[2]),
        .I1(or_ln134_83_fu_15573_p3[2]),
        .I2(x_assign_144_reg_29392[2]),
        .I3(x_assign_146_reg_29403[2]),
        .I4(x_assign_129_reg_29321[2]),
        .I5(x_assign_124_reg_29299[2]),
        .O(\xor_ln124_206_reg_29461[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[3]_i_1 
       (.I0(or_ln134_97_reg_29414[3]),
        .I1(or_ln134_98_reg_29419[3]),
        .I2(reg_2185[3]),
        .I3(\xor_ln124_206_reg_29461[3]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[3] ),
        .I5(xor_ln124_142_reg_28791[3]),
        .O(xor_ln124_206_fu_15727_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[3]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[3]),
        .I1(or_ln134_83_fu_15573_p3[3]),
        .I2(x_assign_144_reg_29392[3]),
        .I3(x_assign_146_reg_29403[3]),
        .I4(x_assign_129_reg_29321[3]),
        .I5(x_assign_124_reg_29299[3]),
        .O(\xor_ln124_206_reg_29461[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[5]_i_1 
       (.I0(or_ln134_97_reg_29414[5]),
        .I1(or_ln134_98_reg_29419[5]),
        .I2(reg_2185[5]),
        .I3(\xor_ln124_206_reg_29461[5]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[5] ),
        .I5(xor_ln124_142_reg_28791[5]),
        .O(xor_ln124_206_fu_15727_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[5]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[5]),
        .I1(or_ln134_83_fu_15573_p3[5]),
        .I2(or_ln134_98_reg_29419[6]),
        .I3(x_assign_146_reg_29403[5]),
        .I4(x_assign_129_reg_29321[5]),
        .I5(or_ln134_83_fu_15573_p3[7]),
        .O(\xor_ln124_206_reg_29461[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[6]_i_1 
       (.I0(or_ln134_97_reg_29414[6]),
        .I1(or_ln134_98_reg_29419[6]),
        .I2(reg_2185[6]),
        .I3(\xor_ln124_206_reg_29461[6]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[6] ),
        .I5(xor_ln124_142_reg_28791[6]),
        .O(xor_ln124_206_fu_15727_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[6]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[6]),
        .I1(or_ln134_83_fu_15573_p3[6]),
        .I2(or_ln134_98_reg_29419[7]),
        .I3(x_assign_146_reg_29403[6]),
        .I4(x_assign_129_reg_29321[6]),
        .I5(x_assign_124_reg_29299[6]),
        .O(\xor_ln124_206_reg_29461[6]_i_2_n_0 ));
  FDRE \xor_ln124_206_reg_29461_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15727_p2[0]),
        .Q(xor_ln124_206_reg_29461[0]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_29461_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15727_p2[1]),
        .Q(xor_ln124_206_reg_29461[1]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_29461_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15727_p2[2]),
        .Q(xor_ln124_206_reg_29461[2]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_29461_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15727_p2[3]),
        .Q(xor_ln124_206_reg_29461[3]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_29461_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15727_p2[4]),
        .Q(xor_ln124_206_reg_29461[4]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_29461_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15727_p2[5]),
        .Q(xor_ln124_206_reg_29461[5]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_29461_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15727_p2[6]),
        .Q(xor_ln124_206_reg_29461[6]),
        .R(1'b0));
  FDRE \xor_ln124_206_reg_29461_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_206_fu_15727_p2[7]),
        .Q(xor_ln124_206_reg_29461[7]),
        .R(1'b0));
  FDRE \xor_ln124_207_reg_29430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_207_fu_15567_p2[0]),
        .Q(xor_ln124_207_reg_29430[0]),
        .R(1'b0));
  FDRE \xor_ln124_207_reg_29430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_207_fu_15567_p2[1]),
        .Q(xor_ln124_207_reg_29430[1]),
        .R(1'b0));
  FDRE \xor_ln124_207_reg_29430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_207_fu_15567_p2[2]),
        .Q(xor_ln124_207_reg_29430[2]),
        .R(1'b0));
  FDRE \xor_ln124_207_reg_29430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_207_fu_15567_p2[3]),
        .Q(xor_ln124_207_reg_29430[3]),
        .R(1'b0));
  FDRE \xor_ln124_207_reg_29430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_207_fu_15567_p2[4]),
        .Q(xor_ln124_207_reg_29430[4]),
        .R(1'b0));
  FDRE \xor_ln124_207_reg_29430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_207_fu_15567_p2[5]),
        .Q(xor_ln124_207_reg_29430[5]),
        .R(1'b0));
  FDRE \xor_ln124_207_reg_29430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_207_fu_15567_p2[6]),
        .Q(xor_ln124_207_reg_29430[6]),
        .R(1'b0));
  FDRE \xor_ln124_207_reg_29430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_207_fu_15567_p2[7]),
        .Q(xor_ln124_207_reg_29430[7]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_27562_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3463_p2[0]),
        .Q(xor_ln124_20_reg_27562[0]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_27562_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3463_p2[1]),
        .Q(xor_ln124_20_reg_27562[1]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_27562_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3463_p2[2]),
        .Q(xor_ln124_20_reg_27562[2]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_27562_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3463_p2[3]),
        .Q(xor_ln124_20_reg_27562[3]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_27562_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3463_p2[4]),
        .Q(xor_ln124_20_reg_27562[4]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_27562_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3463_p2[5]),
        .Q(xor_ln124_20_reg_27562[5]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_27562_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3463_p2[6]),
        .Q(xor_ln124_20_reg_27562[6]),
        .R(1'b0));
  FDRE \xor_ln124_20_reg_27562_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage13),
        .D(xor_ln124_20_fu_3463_p2[7]),
        .Q(xor_ln124_20_reg_27562[7]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_27604_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3590_p2[0]),
        .Q(xor_ln124_21_reg_27604[0]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_27604_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3590_p2[1]),
        .Q(xor_ln124_21_reg_27604[1]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_27604_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3590_p2[2]),
        .Q(xor_ln124_21_reg_27604[2]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_27604_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3590_p2[3]),
        .Q(xor_ln124_21_reg_27604[3]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_27604_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3590_p2[4]),
        .Q(xor_ln124_21_reg_27604[4]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_27604_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3590_p2[5]),
        .Q(xor_ln124_21_reg_27604[5]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_27604_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3590_p2[6]),
        .Q(xor_ln124_21_reg_27604[6]),
        .R(1'b0));
  FDRE \xor_ln124_21_reg_27604_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_21_fu_3590_p2[7]),
        .Q(xor_ln124_21_reg_27604[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[0]_i_1 
       (.I0(\reg_2138_reg_n_0_[0] ),
        .I1(\reg_2163_reg_n_0_[0] ),
        .I2(x_assign_136_reg_29486[6]),
        .I3(\xor_ln124_220_reg_29634[0]_i_2_n_0 ),
        .I4(xor_ln124_156_reg_28969[0]),
        .I5(or_ln134_92_fu_16557_p3[0]),
        .O(xor_ln124_220_fu_16773_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[0]_i_2 
       (.I0(x_assign_138_reg_29502[0]),
        .I1(x_assign_139_reg_29508[0]),
        .I2(or_ln134_106_fu_16745_p3[1]),
        .I3(x_assign_158_reg_29572[0]),
        .I4(x_assign_157_reg_29556[7]),
        .I5(x_assign_158_reg_29572[7]),
        .O(\xor_ln124_220_reg_29634[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[2]_i_1 
       (.I0(\reg_2138_reg_n_0_[2] ),
        .I1(\reg_2163_reg_n_0_[2] ),
        .I2(or_ln134_91_fu_16551_p3[2]),
        .I3(\xor_ln124_220_reg_29634[2]_i_2_n_0 ),
        .I4(xor_ln124_156_reg_28969[2]),
        .I5(or_ln134_92_fu_16557_p3[2]),
        .O(xor_ln124_220_fu_16773_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[2]_i_2 
       (.I0(x_assign_138_reg_29502[2]),
        .I1(x_assign_139_reg_29508[2]),
        .I2(x_assign_156_reg_29550[2]),
        .I3(x_assign_158_reg_29572[2]),
        .I4(or_ln134_103_fu_16727_p3[2]),
        .I5(or_ln134_104_fu_16733_p3[2]),
        .O(\xor_ln124_220_reg_29634[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[3]_i_1 
       (.I0(\reg_2138_reg_n_0_[3] ),
        .I1(\reg_2163_reg_n_0_[3] ),
        .I2(or_ln134_91_fu_16551_p3[3]),
        .I3(\xor_ln124_220_reg_29634[3]_i_2_n_0 ),
        .I4(xor_ln124_156_reg_28969[3]),
        .I5(or_ln134_92_fu_16557_p3[3]),
        .O(xor_ln124_220_fu_16773_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[3]_i_2 
       (.I0(x_assign_138_reg_29502[3]),
        .I1(x_assign_139_reg_29508[3]),
        .I2(x_assign_156_reg_29550[3]),
        .I3(x_assign_158_reg_29572[3]),
        .I4(or_ln134_103_fu_16727_p3[3]),
        .I5(or_ln134_104_fu_16733_p3[3]),
        .O(\xor_ln124_220_reg_29634[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[5]_i_1 
       (.I0(\reg_2138_reg_n_0_[5] ),
        .I1(\reg_2163_reg_n_0_[5] ),
        .I2(or_ln134_91_fu_16551_p3[5]),
        .I3(\xor_ln124_220_reg_29634[5]_i_2_n_0 ),
        .I4(xor_ln124_156_reg_28969[5]),
        .I5(or_ln134_92_fu_16557_p3[5]),
        .O(xor_ln124_220_fu_16773_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[5]_i_2 
       (.I0(or_ln134_94_fu_16569_p3[7]),
        .I1(or_ln134_92_fu_16557_p3[7]),
        .I2(or_ln134_106_fu_16745_p3[6]),
        .I3(x_assign_158_reg_29572[5]),
        .I4(or_ln134_103_fu_16727_p3[5]),
        .I5(x_assign_158_reg_29572[4]),
        .O(\xor_ln124_220_reg_29634[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[6]_i_1 
       (.I0(\reg_2138_reg_n_0_[6] ),
        .I1(\reg_2163_reg_n_0_[6] ),
        .I2(or_ln134_91_fu_16551_p3[6]),
        .I3(\xor_ln124_220_reg_29634[6]_i_2_n_0 ),
        .I4(xor_ln124_156_reg_28969[6]),
        .I5(or_ln134_92_fu_16557_p3[6]),
        .O(xor_ln124_220_fu_16773_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[6]_i_2 
       (.I0(x_assign_138_reg_29502[6]),
        .I1(or_ln134_92_fu_16557_p3[0]),
        .I2(or_ln134_106_fu_16745_p3[7]),
        .I3(x_assign_158_reg_29572[6]),
        .I4(or_ln134_103_fu_16727_p3[6]),
        .I5(x_assign_158_reg_29572[5]),
        .O(\xor_ln124_220_reg_29634[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[7]_i_1 
       (.I0(\reg_2138_reg_n_0_[7] ),
        .I1(\reg_2163_reg_n_0_[7] ),
        .I2(or_ln134_91_fu_16551_p3[7]),
        .I3(\xor_ln124_220_reg_29634[7]_i_2_n_0 ),
        .I4(xor_ln124_156_reg_28969[7]),
        .I5(or_ln134_92_fu_16557_p3[7]),
        .O(xor_ln124_220_fu_16773_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[7]_i_2 
       (.I0(x_assign_138_reg_29502[7]),
        .I1(or_ln134_92_fu_16557_p3[1]),
        .I2(x_assign_156_reg_29550[7]),
        .I3(x_assign_158_reg_29572[7]),
        .I4(or_ln134_103_fu_16727_p3[7]),
        .I5(x_assign_158_reg_29572[6]),
        .O(\xor_ln124_220_reg_29634[7]_i_2_n_0 ));
  FDRE \xor_ln124_220_reg_29634_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_220_fu_16773_p2[0]),
        .Q(xor_ln124_220_reg_29634[0]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_29634_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_220_fu_16773_p2[1]),
        .Q(xor_ln124_220_reg_29634[1]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_29634_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_220_fu_16773_p2[2]),
        .Q(xor_ln124_220_reg_29634[2]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_29634_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_220_fu_16773_p2[3]),
        .Q(xor_ln124_220_reg_29634[3]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_29634_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_220_fu_16773_p2[4]),
        .Q(xor_ln124_220_reg_29634[4]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_29634_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_220_fu_16773_p2[5]),
        .Q(xor_ln124_220_reg_29634[5]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_29634_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_220_fu_16773_p2[6]),
        .Q(xor_ln124_220_reg_29634[6]),
        .R(1'b0));
  FDRE \xor_ln124_220_reg_29634_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_220_fu_16773_p2[7]),
        .Q(xor_ln124_220_reg_29634[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[3]_i_1 
       (.I0(\reg_2146_reg_n_0_[3] ),
        .I1(xor_ln124_157_reg_28974[3]),
        .I2(x_assign_139_reg_29508[3]),
        .I3(\xor_ln124_221_reg_29639[3]_i_2_n_0 ),
        .I4(or_ln134_93_fu_16563_p3[3]),
        .I5(or_ln134_94_fu_16569_p3[3]),
        .O(xor_ln124_221_fu_16801_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[3]_i_2 
       (.I0(reg_2178[3]),
        .I1(x_assign_138_reg_29502[3]),
        .I2(or_ln134_103_fu_16727_p3[3]),
        .I3(or_ln134_104_fu_16733_p3[3]),
        .I4(x_assign_157_reg_29556[3]),
        .I5(x_assign_159_reg_29588[3]),
        .O(\xor_ln124_221_reg_29639[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[4]_i_1 
       (.I0(\reg_2146_reg_n_0_[4] ),
        .I1(xor_ln124_157_reg_28974[4]),
        .I2(or_ln134_92_fu_16557_p3[6]),
        .I3(\xor_ln124_221_reg_29639[4]_i_2_n_0 ),
        .I4(or_ln134_93_fu_16563_p3[4]),
        .I5(or_ln134_94_fu_16569_p3[4]),
        .O(xor_ln124_221_fu_16801_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[4]_i_2 
       (.I0(reg_2178[4]),
        .I1(or_ln134_94_fu_16569_p3[6]),
        .I2(or_ln134_103_fu_16727_p3[4]),
        .I3(or_ln134_104_fu_16733_p3[4]),
        .I4(or_ln134_103_fu_16727_p3[5]),
        .I5(or_ln134_105_fu_16739_p3[5]),
        .O(\xor_ln124_221_reg_29639[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[5]_i_1 
       (.I0(\reg_2146_reg_n_0_[5] ),
        .I1(xor_ln124_157_reg_28974[5]),
        .I2(or_ln134_92_fu_16557_p3[7]),
        .I3(\xor_ln124_221_reg_29639[5]_i_2_n_0 ),
        .I4(or_ln134_93_fu_16563_p3[5]),
        .I5(or_ln134_94_fu_16569_p3[5]),
        .O(xor_ln124_221_fu_16801_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[5]_i_2 
       (.I0(reg_2178[5]),
        .I1(or_ln134_94_fu_16569_p3[7]),
        .I2(or_ln134_103_fu_16727_p3[5]),
        .I3(x_assign_158_reg_29572[4]),
        .I4(or_ln134_103_fu_16727_p3[6]),
        .I5(or_ln134_105_fu_16739_p3[6]),
        .O(\xor_ln124_221_reg_29639[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[6]_i_1 
       (.I0(\reg_2146_reg_n_0_[6] ),
        .I1(xor_ln124_157_reg_28974[6]),
        .I2(or_ln134_92_fu_16557_p3[0]),
        .I3(\xor_ln124_221_reg_29639[6]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[4]),
        .I5(or_ln134_94_fu_16569_p3[6]),
        .O(xor_ln124_221_fu_16801_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[6]_i_2 
       (.I0(reg_2178[6]),
        .I1(x_assign_138_reg_29502[6]),
        .I2(or_ln134_103_fu_16727_p3[6]),
        .I3(x_assign_158_reg_29572[5]),
        .I4(or_ln134_103_fu_16727_p3[7]),
        .I5(or_ln134_105_fu_16739_p3[7]),
        .O(\xor_ln124_221_reg_29639[6]_i_2_n_0 ));
  FDRE \xor_ln124_221_reg_29639_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_221_fu_16801_p2[0]),
        .Q(xor_ln124_221_reg_29639[0]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_29639_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_221_fu_16801_p2[1]),
        .Q(xor_ln124_221_reg_29639[1]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_29639_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_221_fu_16801_p2[2]),
        .Q(xor_ln124_221_reg_29639[2]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_29639_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_221_fu_16801_p2[3]),
        .Q(xor_ln124_221_reg_29639[3]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_29639_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_221_fu_16801_p2[4]),
        .Q(xor_ln124_221_reg_29639[4]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_29639_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_221_fu_16801_p2[5]),
        .Q(xor_ln124_221_reg_29639[5]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_29639_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_221_fu_16801_p2[6]),
        .Q(xor_ln124_221_reg_29639[6]),
        .R(1'b0));
  FDRE \xor_ln124_221_reg_29639_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_221_fu_16801_p2[7]),
        .Q(xor_ln124_221_reg_29639[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[2]_i_1 
       (.I0(xor_ln124_158_reg_28979[2]),
        .I1(\reg_2170_reg_n_0_[2] ),
        .I2(or_ln134_92_fu_16557_p3[2]),
        .I3(\xor_ln124_222_reg_29644[2]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[2]),
        .I5(x_assign_136_reg_29486[2]),
        .O(xor_ln124_222_fu_16829_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[2]_i_2 
       (.I0(reg_2191[2]),
        .I1(or_ln134_91_fu_16551_p3[2]),
        .I2(or_ln134_106_fu_16745_p3[2]),
        .I3(or_ln134_105_fu_16739_p3[2]),
        .I4(x_assign_156_reg_29550[2]),
        .I5(x_assign_158_reg_29572[2]),
        .O(\xor_ln124_222_reg_29644[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[3]_i_1 
       (.I0(xor_ln124_158_reg_28979[3]),
        .I1(\reg_2170_reg_n_0_[3] ),
        .I2(or_ln134_92_fu_16557_p3[3]),
        .I3(\xor_ln124_222_reg_29644[3]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[3]),
        .I5(x_assign_136_reg_29486[3]),
        .O(xor_ln124_222_fu_16829_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[3]_i_2 
       (.I0(reg_2191[3]),
        .I1(or_ln134_91_fu_16551_p3[3]),
        .I2(or_ln134_106_fu_16745_p3[3]),
        .I3(or_ln134_105_fu_16739_p3[3]),
        .I4(x_assign_156_reg_29550[3]),
        .I5(x_assign_158_reg_29572[3]),
        .O(\xor_ln124_222_reg_29644[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[4]_i_1 
       (.I0(xor_ln124_158_reg_28979[4]),
        .I1(\reg_2170_reg_n_0_[4] ),
        .I2(or_ln134_92_fu_16557_p3[4]),
        .I3(\xor_ln124_222_reg_29644[4]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[4]),
        .I5(or_ln134_91_fu_16551_p3[6]),
        .O(xor_ln124_222_fu_16829_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[4]_i_2 
       (.I0(reg_2191[4]),
        .I1(or_ln134_91_fu_16551_p3[4]),
        .I2(or_ln134_106_fu_16745_p3[4]),
        .I3(or_ln134_105_fu_16739_p3[4]),
        .I4(or_ln134_106_fu_16745_p3[5]),
        .I5(x_assign_158_reg_29572[4]),
        .O(\xor_ln124_222_reg_29644[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[6]_i_1 
       (.I0(xor_ln124_158_reg_28979[6]),
        .I1(\reg_2170_reg_n_0_[6] ),
        .I2(or_ln134_92_fu_16557_p3[6]),
        .I3(\xor_ln124_222_reg_29644[6]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[6]),
        .I5(x_assign_136_reg_29486[6]),
        .O(xor_ln124_222_fu_16829_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[6]_i_2 
       (.I0(reg_2191[6]),
        .I1(or_ln134_91_fu_16551_p3[6]),
        .I2(or_ln134_106_fu_16745_p3[6]),
        .I3(or_ln134_105_fu_16739_p3[6]),
        .I4(or_ln134_106_fu_16745_p3[7]),
        .I5(x_assign_158_reg_29572[6]),
        .O(\xor_ln124_222_reg_29644[6]_i_2_n_0 ));
  FDRE \xor_ln124_222_reg_29644_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_222_fu_16829_p2[0]),
        .Q(xor_ln124_222_reg_29644[0]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_29644_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_222_fu_16829_p2[1]),
        .Q(xor_ln124_222_reg_29644[1]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_29644_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_222_fu_16829_p2[2]),
        .Q(xor_ln124_222_reg_29644[2]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_29644_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_222_fu_16829_p2[3]),
        .Q(xor_ln124_222_reg_29644[3]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_29644_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_222_fu_16829_p2[4]),
        .Q(xor_ln124_222_reg_29644[4]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_29644_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_222_fu_16829_p2[5]),
        .Q(xor_ln124_222_reg_29644[5]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_29644_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_222_fu_16829_p2[6]),
        .Q(xor_ln124_222_reg_29644[6]),
        .R(1'b0));
  FDRE \xor_ln124_222_reg_29644_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_222_fu_16829_p2[7]),
        .Q(xor_ln124_222_reg_29644[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[0]_i_1 
       (.I0(xor_ln124_159_reg_28985[0]),
        .I1(reg_2155[0]),
        .I2(x_assign_141_reg_29524[6]),
        .I3(\xor_ln124_223_reg_29649[0]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[0]),
        .I5(x_assign_136_reg_29486[0]),
        .O(xor_ln124_223_fu_16857_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[0]_i_2 
       (.I0(reg_2185[0]),
        .I1(x_assign_138_reg_29502[6]),
        .I2(x_assign_156_reg_29550[7]),
        .I3(or_ln134_105_fu_16739_p3[0]),
        .I4(or_ln134_103_fu_16727_p3[1]),
        .I5(or_ln134_105_fu_16739_p3[1]),
        .O(\xor_ln124_223_reg_29649[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[2]_i_1 
       (.I0(xor_ln124_159_reg_28985[2]),
        .I1(reg_2155[2]),
        .I2(or_ln134_93_fu_16563_p3[2]),
        .I3(\xor_ln124_223_reg_29649[2]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[2]),
        .I5(x_assign_136_reg_29486[2]),
        .O(xor_ln124_223_fu_16857_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[2]_i_2 
       (.I0(reg_2185[2]),
        .I1(or_ln134_94_fu_16569_p3[2]),
        .I2(or_ln134_106_fu_16745_p3[2]),
        .I3(or_ln134_105_fu_16739_p3[2]),
        .I4(x_assign_157_reg_29556[2]),
        .I5(x_assign_159_reg_29588[2]),
        .O(\xor_ln124_223_reg_29649[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[3]_i_1 
       (.I0(xor_ln124_159_reg_28985[3]),
        .I1(reg_2155[3]),
        .I2(or_ln134_93_fu_16563_p3[3]),
        .I3(\xor_ln124_223_reg_29649[3]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[3]),
        .I5(x_assign_136_reg_29486[3]),
        .O(xor_ln124_223_fu_16857_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[3]_i_2 
       (.I0(reg_2185[3]),
        .I1(or_ln134_94_fu_16569_p3[3]),
        .I2(or_ln134_106_fu_16745_p3[3]),
        .I3(or_ln134_105_fu_16739_p3[3]),
        .I4(x_assign_157_reg_29556[3]),
        .I5(x_assign_159_reg_29588[3]),
        .O(\xor_ln124_223_reg_29649[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[4]_i_1 
       (.I0(xor_ln124_159_reg_28985[4]),
        .I1(reg_2155[4]),
        .I2(or_ln134_93_fu_16563_p3[4]),
        .I3(\xor_ln124_223_reg_29649[4]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[4]),
        .I5(or_ln134_91_fu_16551_p3[6]),
        .O(xor_ln124_223_fu_16857_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[4]_i_2 
       (.I0(reg_2185[4]),
        .I1(or_ln134_94_fu_16569_p3[4]),
        .I2(or_ln134_106_fu_16745_p3[4]),
        .I3(or_ln134_105_fu_16739_p3[4]),
        .I4(or_ln134_103_fu_16727_p3[5]),
        .I5(or_ln134_105_fu_16739_p3[5]),
        .O(\xor_ln124_223_reg_29649[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[5]_i_1 
       (.I0(xor_ln124_159_reg_28985[5]),
        .I1(reg_2155[5]),
        .I2(or_ln134_93_fu_16563_p3[5]),
        .I3(\xor_ln124_223_reg_29649[5]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[5]),
        .I5(or_ln134_91_fu_16551_p3[7]),
        .O(xor_ln124_223_fu_16857_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[5]_i_2 
       (.I0(reg_2185[5]),
        .I1(or_ln134_94_fu_16569_p3[5]),
        .I2(or_ln134_106_fu_16745_p3[5]),
        .I3(or_ln134_105_fu_16739_p3[5]),
        .I4(or_ln134_103_fu_16727_p3[6]),
        .I5(or_ln134_105_fu_16739_p3[6]),
        .O(\xor_ln124_223_reg_29649[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[7]_i_1 
       (.I0(xor_ln124_159_reg_28985[7]),
        .I1(reg_2155[7]),
        .I2(x_assign_141_reg_29524[5]),
        .I3(\xor_ln124_223_reg_29649[7]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[7]),
        .I5(x_assign_136_reg_29486[7]),
        .O(xor_ln124_223_fu_16857_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[7]_i_2 
       (.I0(reg_2185[7]),
        .I1(or_ln134_94_fu_16569_p3[7]),
        .I2(or_ln134_106_fu_16745_p3[7]),
        .I3(or_ln134_105_fu_16739_p3[7]),
        .I4(x_assign_157_reg_29556[7]),
        .I5(or_ln134_105_fu_16739_p3[0]),
        .O(\xor_ln124_223_reg_29649[7]_i_2_n_0 ));
  FDRE \xor_ln124_223_reg_29649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_223_fu_16857_p2[0]),
        .Q(xor_ln124_223_reg_29649[0]),
        .R(1'b0));
  FDRE \xor_ln124_223_reg_29649_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_223_fu_16857_p2[1]),
        .Q(xor_ln124_223_reg_29649[1]),
        .R(1'b0));
  FDRE \xor_ln124_223_reg_29649_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_223_fu_16857_p2[2]),
        .Q(xor_ln124_223_reg_29649[2]),
        .R(1'b0));
  FDRE \xor_ln124_223_reg_29649_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_223_fu_16857_p2[3]),
        .Q(xor_ln124_223_reg_29649[3]),
        .R(1'b0));
  FDRE \xor_ln124_223_reg_29649_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_223_fu_16857_p2[4]),
        .Q(xor_ln124_223_reg_29649[4]),
        .R(1'b0));
  FDRE \xor_ln124_223_reg_29649_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_223_fu_16857_p2[5]),
        .Q(xor_ln124_223_reg_29649[5]),
        .R(1'b0));
  FDRE \xor_ln124_223_reg_29649_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_223_fu_16857_p2[6]),
        .Q(xor_ln124_223_reg_29649[6]),
        .R(1'b0));
  FDRE \xor_ln124_223_reg_29649_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_223_fu_16857_p2[7]),
        .Q(xor_ln124_223_reg_29649[7]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_27644_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_3839_p2[0]),
        .Q(xor_ln124_22_reg_27644[0]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_27644_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_3839_p2[1]),
        .Q(xor_ln124_22_reg_27644[1]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_27644_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_3839_p2[2]),
        .Q(xor_ln124_22_reg_27644[2]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_27644_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_3839_p2[3]),
        .Q(xor_ln124_22_reg_27644[3]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_27644_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_3839_p2[4]),
        .Q(xor_ln124_22_reg_27644[4]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_27644_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_3839_p2[5]),
        .Q(xor_ln124_22_reg_27644[5]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_27644_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_3839_p2[6]),
        .Q(xor_ln124_22_reg_27644[6]),
        .R(1'b0));
  FDRE \xor_ln124_22_reg_27644_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage15),
        .D(xor_ln124_22_fu_3839_p2[7]),
        .Q(xor_ln124_22_reg_27644[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[2]_i_1 
       (.I0(xor_ln124_172_reg_29142[2]),
        .I1(\reg_2163_reg_n_0_[2] ),
        .I2(or_ln134_99_fu_17683_p3[2]),
        .I3(\xor_ln124_236_reg_29822[2]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[2] ),
        .I5(or_ln134_100_fu_17689_p3[2]),
        .O(xor_ln124_236_fu_17905_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[2]_i_2 
       (.I0(x_assign_150_reg_29690[2]),
        .I1(x_assign_151_reg_29696[2]),
        .I2(x_assign_168_reg_29738[2]),
        .I3(x_assign_170_reg_29760[2]),
        .I4(or_ln134_111_fu_17859_p3[2]),
        .I5(or_ln134_112_fu_17865_p3[2]),
        .O(\xor_ln124_236_reg_29822[2]_i_2_n_0 ));
  FDRE \xor_ln124_236_reg_29822_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17905_p2[0]),
        .Q(xor_ln124_236_reg_29822[0]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_29822_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17905_p2[1]),
        .Q(xor_ln124_236_reg_29822[1]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_29822_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17905_p2[2]),
        .Q(xor_ln124_236_reg_29822[2]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_29822_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17905_p2[3]),
        .Q(xor_ln124_236_reg_29822[3]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_29822_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17905_p2[4]),
        .Q(xor_ln124_236_reg_29822[4]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_29822_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17905_p2[5]),
        .Q(xor_ln124_236_reg_29822[5]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_29822_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17905_p2[6]),
        .Q(xor_ln124_236_reg_29822[6]),
        .R(1'b0));
  FDRE \xor_ln124_236_reg_29822_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_236_fu_17905_p2[7]),
        .Q(xor_ln124_236_reg_29822[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[0]_i_1 
       (.I0(xor_ln124_173_reg_29148[0]),
        .I1(reg_2185[0]),
        .I2(x_assign_150_reg_29690[0]),
        .I3(\xor_ln124_237_reg_29827[0]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[0] ),
        .I5(x_assign_151_reg_29696[0]),
        .O(xor_ln124_237_fu_17933_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[0]_i_2 
       (.I0(x_assign_153_reg_29712[6]),
        .I1(or_ln134_102_fu_17701_p3[0]),
        .I2(x_assign_169_reg_29744[7]),
        .I3(x_assign_170_reg_29760[7]),
        .I4(x_assign_169_reg_29744[0]),
        .I5(or_ln134_113_fu_17871_p3[1]),
        .O(\xor_ln124_237_reg_29827[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[1]_i_1 
       (.I0(xor_ln124_173_reg_29148[1]),
        .I1(reg_2185[1]),
        .I2(x_assign_150_reg_29690[1]),
        .I3(\xor_ln124_237_reg_29827[1]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[1] ),
        .I5(x_assign_151_reg_29696[1]),
        .O(xor_ln124_237_fu_17933_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[1]_i_2 
       (.I0(x_assign_153_reg_29712[7]),
        .I1(or_ln134_102_fu_17701_p3[1]),
        .I2(x_assign_169_reg_29744[0]),
        .I3(x_assign_170_reg_29760[0]),
        .I4(x_assign_169_reg_29744[1]),
        .I5(x_assign_171_reg_29776[1]),
        .O(\xor_ln124_237_reg_29827[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[2]_i_1 
       (.I0(xor_ln124_173_reg_29148[2]),
        .I1(reg_2185[2]),
        .I2(x_assign_150_reg_29690[2]),
        .I3(\xor_ln124_237_reg_29827[2]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[2] ),
        .I5(x_assign_151_reg_29696[2]),
        .O(xor_ln124_237_fu_17933_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[2]_i_2 
       (.I0(or_ln134_101_fu_17695_p3[2]),
        .I1(or_ln134_102_fu_17701_p3[2]),
        .I2(or_ln134_111_fu_17859_p3[2]),
        .I3(or_ln134_112_fu_17865_p3[2]),
        .I4(x_assign_169_reg_29744[2]),
        .I5(x_assign_171_reg_29776[2]),
        .O(\xor_ln124_237_reg_29827[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[4]_i_1 
       (.I0(xor_ln124_173_reg_29148[4]),
        .I1(reg_2185[4]),
        .I2(or_ln134_102_fu_17701_p3[6]),
        .I3(\xor_ln124_237_reg_29827[4]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[4] ),
        .I5(or_ln134_100_fu_17689_p3[6]),
        .O(xor_ln124_237_fu_17933_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[4]_i_2 
       (.I0(or_ln134_101_fu_17695_p3[4]),
        .I1(or_ln134_102_fu_17701_p3[4]),
        .I2(or_ln134_111_fu_17859_p3[4]),
        .I3(or_ln134_112_fu_17865_p3[4]),
        .I4(x_assign_169_reg_29744[4]),
        .I5(or_ln134_113_fu_17871_p3[5]),
        .O(\xor_ln124_237_reg_29827[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[7]_i_1 
       (.I0(xor_ln124_173_reg_29148[7]),
        .I1(reg_2185[7]),
        .I2(or_ln134_102_fu_17701_p3[1]),
        .I3(\xor_ln124_237_reg_29827[7]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[7] ),
        .I5(or_ln134_100_fu_17689_p3[1]),
        .O(xor_ln124_237_fu_17933_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[7]_i_2 
       (.I0(x_assign_153_reg_29712[5]),
        .I1(or_ln134_102_fu_17701_p3[7]),
        .I2(x_assign_169_reg_29744[6]),
        .I3(x_assign_170_reg_29760[6]),
        .I4(x_assign_169_reg_29744[7]),
        .I5(or_ln134_113_fu_17871_p3[0]),
        .O(\xor_ln124_237_reg_29827[7]_i_2_n_0 ));
  FDRE \xor_ln124_237_reg_29827_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17933_p2[0]),
        .Q(xor_ln124_237_reg_29827[0]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_29827_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17933_p2[1]),
        .Q(xor_ln124_237_reg_29827[1]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_29827_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17933_p2[2]),
        .Q(xor_ln124_237_reg_29827[2]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_29827_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17933_p2[3]),
        .Q(xor_ln124_237_reg_29827[3]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_29827_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17933_p2[4]),
        .Q(xor_ln124_237_reg_29827[4]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_29827_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17933_p2[5]),
        .Q(xor_ln124_237_reg_29827[5]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_29827_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17933_p2[6]),
        .Q(xor_ln124_237_reg_29827[6]),
        .R(1'b0));
  FDRE \xor_ln124_237_reg_29827_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_237_fu_17933_p2[7]),
        .Q(xor_ln124_237_reg_29827[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[0]_i_1 
       (.I0(reg_2178[0]),
        .I1(xor_ln124_174_reg_29154[0]),
        .I2(x_assign_153_reg_29712[0]),
        .I3(\xor_ln124_238_reg_29832[0]_i_2_n_0 ),
        .I4(or_ln134_100_fu_17689_p3[0]),
        .I5(x_assign_148_reg_29674[6]),
        .O(xor_ln124_238_fu_17961_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[0]_i_2 
       (.I0(reg_2191[0]),
        .I1(x_assign_148_reg_29674[0]),
        .I2(or_ln134_114_fu_17877_p3[1]),
        .I3(x_assign_170_reg_29760[0]),
        .I4(x_assign_168_reg_29738[7]),
        .I5(or_ln134_113_fu_17871_p3[0]),
        .O(\xor_ln124_238_reg_29832[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[2]_i_1 
       (.I0(reg_2178[2]),
        .I1(xor_ln124_174_reg_29154[2]),
        .I2(x_assign_153_reg_29712[2]),
        .I3(\xor_ln124_238_reg_29832[2]_i_2_n_0 ),
        .I4(or_ln134_100_fu_17689_p3[2]),
        .I5(or_ln134_99_fu_17683_p3[2]),
        .O(xor_ln124_238_fu_17961_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[2]_i_2 
       (.I0(reg_2191[2]),
        .I1(x_assign_148_reg_29674[2]),
        .I2(x_assign_168_reg_29738[2]),
        .I3(x_assign_170_reg_29760[2]),
        .I4(or_ln134_114_fu_17877_p3[2]),
        .I5(or_ln134_113_fu_17871_p3[2]),
        .O(\xor_ln124_238_reg_29832[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[3]_i_1 
       (.I0(reg_2178[3]),
        .I1(xor_ln124_174_reg_29154[3]),
        .I2(x_assign_153_reg_29712[3]),
        .I3(\xor_ln124_238_reg_29832[3]_i_2_n_0 ),
        .I4(or_ln134_100_fu_17689_p3[3]),
        .I5(or_ln134_99_fu_17683_p3[3]),
        .O(xor_ln124_238_fu_17961_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[3]_i_2 
       (.I0(reg_2191[3]),
        .I1(x_assign_148_reg_29674[3]),
        .I2(x_assign_168_reg_29738[3]),
        .I3(x_assign_170_reg_29760[3]),
        .I4(or_ln134_114_fu_17877_p3[3]),
        .I5(or_ln134_113_fu_17871_p3[3]),
        .O(\xor_ln124_238_reg_29832[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[7]_i_1 
       (.I0(reg_2178[7]),
        .I1(xor_ln124_174_reg_29154[7]),
        .I2(x_assign_153_reg_29712[7]),
        .I3(\xor_ln124_238_reg_29832[7]_i_2_n_0 ),
        .I4(or_ln134_100_fu_17689_p3[7]),
        .I5(or_ln134_99_fu_17683_p3[7]),
        .O(xor_ln124_238_fu_17961_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[7]_i_2 
       (.I0(reg_2191[7]),
        .I1(x_assign_148_reg_29674[7]),
        .I2(x_assign_168_reg_29738[7]),
        .I3(x_assign_170_reg_29760[7]),
        .I4(or_ln134_114_fu_17877_p3[7]),
        .I5(or_ln134_113_fu_17871_p3[7]),
        .O(\xor_ln124_238_reg_29832[7]_i_2_n_0 ));
  FDRE \xor_ln124_238_reg_29832_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17961_p2[0]),
        .Q(xor_ln124_238_reg_29832[0]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_29832_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17961_p2[1]),
        .Q(xor_ln124_238_reg_29832[1]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_29832_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17961_p2[2]),
        .Q(xor_ln124_238_reg_29832[2]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_29832_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17961_p2[3]),
        .Q(xor_ln124_238_reg_29832[3]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_29832_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17961_p2[4]),
        .Q(xor_ln124_238_reg_29832[4]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_29832_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17961_p2[5]),
        .Q(xor_ln124_238_reg_29832[5]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_29832_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17961_p2[6]),
        .Q(xor_ln124_238_reg_29832[6]),
        .R(1'b0));
  FDRE \xor_ln124_238_reg_29832_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_238_fu_17961_p2[7]),
        .Q(xor_ln124_238_reg_29832[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[0]_i_1 
       (.I0(reg_2155[0]),
        .I1(xor_ln124_175_reg_29160[0]),
        .I2(or_ln134_102_fu_17701_p3[0]),
        .I3(\xor_ln124_239_reg_29837[0]_i_2_n_0 ),
        .I4(x_assign_153_reg_29712[0]),
        .I5(x_assign_148_reg_29674[0]),
        .O(xor_ln124_239_fu_17989_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[0]_i_2 
       (.I0(reg_2197[0]),
        .I1(x_assign_153_reg_29712[6]),
        .I2(x_assign_168_reg_29738[7]),
        .I3(or_ln134_113_fu_17871_p3[0]),
        .I4(x_assign_169_reg_29744[0]),
        .I5(or_ln134_113_fu_17871_p3[1]),
        .O(\xor_ln124_239_reg_29837[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[1]_i_1 
       (.I0(reg_2155[1]),
        .I1(xor_ln124_175_reg_29160[1]),
        .I2(or_ln134_102_fu_17701_p3[1]),
        .I3(\xor_ln124_239_reg_29837[1]_i_2_n_0 ),
        .I4(x_assign_153_reg_29712[1]),
        .I5(x_assign_148_reg_29674[1]),
        .O(xor_ln124_239_fu_17989_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[1]_i_2 
       (.I0(reg_2197[1]),
        .I1(x_assign_153_reg_29712[7]),
        .I2(or_ln134_114_fu_17877_p3[1]),
        .I3(or_ln134_113_fu_17871_p3[1]),
        .I4(x_assign_169_reg_29744[1]),
        .I5(x_assign_171_reg_29776[1]),
        .O(\xor_ln124_239_reg_29837[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[7]_i_1 
       (.I0(reg_2155[7]),
        .I1(xor_ln124_175_reg_29160[7]),
        .I2(or_ln134_102_fu_17701_p3[7]),
        .I3(\xor_ln124_239_reg_29837[7]_i_2_n_0 ),
        .I4(x_assign_153_reg_29712[7]),
        .I5(x_assign_148_reg_29674[7]),
        .O(xor_ln124_239_fu_17989_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[7]_i_2 
       (.I0(reg_2197[7]),
        .I1(x_assign_153_reg_29712[5]),
        .I2(or_ln134_114_fu_17877_p3[7]),
        .I3(or_ln134_113_fu_17871_p3[7]),
        .I4(x_assign_169_reg_29744[7]),
        .I5(or_ln134_113_fu_17871_p3[0]),
        .O(\xor_ln124_239_reg_29837[7]_i_2_n_0 ));
  FDRE \xor_ln124_239_reg_29837_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_239_fu_17989_p2[0]),
        .Q(xor_ln124_239_reg_29837[0]),
        .R(1'b0));
  FDRE \xor_ln124_239_reg_29837_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_239_fu_17989_p2[1]),
        .Q(xor_ln124_239_reg_29837[1]),
        .R(1'b0));
  FDRE \xor_ln124_239_reg_29837_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_239_fu_17989_p2[2]),
        .Q(xor_ln124_239_reg_29837[2]),
        .R(1'b0));
  FDRE \xor_ln124_239_reg_29837_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_239_fu_17989_p2[3]),
        .Q(xor_ln124_239_reg_29837[3]),
        .R(1'b0));
  FDRE \xor_ln124_239_reg_29837_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_239_fu_17989_p2[4]),
        .Q(xor_ln124_239_reg_29837[4]),
        .R(1'b0));
  FDRE \xor_ln124_239_reg_29837_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_239_fu_17989_p2[5]),
        .Q(xor_ln124_239_reg_29837[5]),
        .R(1'b0));
  FDRE \xor_ln124_239_reg_29837_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_239_fu_17989_p2[6]),
        .Q(xor_ln124_239_reg_29837[6]),
        .R(1'b0));
  FDRE \xor_ln124_239_reg_29837_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage10),
        .D(xor_ln124_239_fu_17989_p2[7]),
        .Q(xor_ln124_239_reg_29837[7]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_27691_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4034_p2[0]),
        .Q(xor_ln124_23_reg_27691[0]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_27691_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4034_p2[1]),
        .Q(xor_ln124_23_reg_27691[1]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_27691_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4034_p2[2]),
        .Q(xor_ln124_23_reg_27691[2]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_27691_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4034_p2[3]),
        .Q(xor_ln124_23_reg_27691[3]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_27691_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4034_p2[4]),
        .Q(xor_ln124_23_reg_27691[4]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_27691_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4034_p2[5]),
        .Q(xor_ln124_23_reg_27691[5]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_27691_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4034_p2[6]),
        .Q(xor_ln124_23_reg_27691[6]),
        .R(1'b0));
  FDRE \xor_ln124_23_reg_27691_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_23_fu_4034_p2[7]),
        .Q(xor_ln124_23_reg_27691[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[0]_i_1 
       (.I0(x_assign_162_reg_29878[0]),
        .I1(x_assign_163_reg_29884[0]),
        .I2(x_assign_160_reg_29862[6]),
        .I3(\xor_ln124_252_reg_30010[0]_i_2_n_0 ),
        .I4(reg_2104[0]),
        .I5(xor_ln124_188_reg_29270[0]),
        .O(xor_ln124_252_fu_19037_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[0]_i_2 
       (.I0(\reg_2163_reg_n_0_[0] ),
        .I1(or_ln134_108_fu_18821_p3[0]),
        .I2(x_assign_182_reg_29948[0]),
        .I3(or_ln134_122_fu_19009_p3[1]),
        .I4(x_assign_182_reg_29948[7]),
        .I5(x_assign_181_reg_29932[7]),
        .O(\xor_ln124_252_reg_30010[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[1]_i_1 
       (.I0(x_assign_162_reg_29878[1]),
        .I1(x_assign_163_reg_29884[1]),
        .I2(x_assign_160_reg_29862[7]),
        .I3(\xor_ln124_252_reg_30010[1]_i_2_n_0 ),
        .I4(reg_2104[1]),
        .I5(xor_ln124_188_reg_29270[1]),
        .O(xor_ln124_252_fu_19037_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[1]_i_2 
       (.I0(\reg_2163_reg_n_0_[1] ),
        .I1(or_ln134_108_fu_18821_p3[1]),
        .I2(x_assign_182_reg_29948[1]),
        .I3(x_assign_180_reg_29926[1]),
        .I4(x_assign_182_reg_29948[0]),
        .I5(or_ln134_119_fu_18991_p3[1]),
        .O(\xor_ln124_252_reg_30010[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[3]_i_1 
       (.I0(x_assign_162_reg_29878[3]),
        .I1(x_assign_163_reg_29884[3]),
        .I2(or_ln134_107_fu_18815_p3[3]),
        .I3(\xor_ln124_252_reg_30010[3]_i_2_n_0 ),
        .I4(reg_2104[3]),
        .I5(xor_ln124_188_reg_29270[3]),
        .O(xor_ln124_252_fu_19037_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[3]_i_2 
       (.I0(\reg_2163_reg_n_0_[3] ),
        .I1(or_ln134_108_fu_18821_p3[3]),
        .I2(x_assign_182_reg_29948[3]),
        .I3(x_assign_180_reg_29926[3]),
        .I4(or_ln134_120_fu_18997_p3[3]),
        .I5(or_ln134_119_fu_18991_p3[3]),
        .O(\xor_ln124_252_reg_30010[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[6]_i_1 
       (.I0(x_assign_162_reg_29878[6]),
        .I1(or_ln134_108_fu_18821_p3[0]),
        .I2(or_ln134_107_fu_18815_p3[6]),
        .I3(\xor_ln124_252_reg_30010[6]_i_2_n_0 ),
        .I4(reg_2104[6]),
        .I5(xor_ln124_188_reg_29270[6]),
        .O(xor_ln124_252_fu_19037_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[6]_i_2 
       (.I0(\reg_2163_reg_n_0_[6] ),
        .I1(or_ln134_108_fu_18821_p3[6]),
        .I2(x_assign_182_reg_29948[6]),
        .I3(or_ln134_122_fu_19009_p3[7]),
        .I4(x_assign_182_reg_29948[5]),
        .I5(or_ln134_119_fu_18991_p3[6]),
        .O(\xor_ln124_252_reg_30010[6]_i_2_n_0 ));
  FDRE \xor_ln124_252_reg_30010_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_252_fu_19037_p2[0]),
        .Q(xor_ln124_252_reg_30010[0]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_30010_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_252_fu_19037_p2[1]),
        .Q(xor_ln124_252_reg_30010[1]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_30010_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_252_fu_19037_p2[2]),
        .Q(xor_ln124_252_reg_30010[2]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_30010_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_252_fu_19037_p2[3]),
        .Q(xor_ln124_252_reg_30010[3]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_30010_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_252_fu_19037_p2[4]),
        .Q(xor_ln124_252_reg_30010[4]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_30010_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_252_fu_19037_p2[5]),
        .Q(xor_ln124_252_reg_30010[5]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_30010_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_252_fu_19037_p2[6]),
        .Q(xor_ln124_252_reg_30010[6]),
        .R(1'b0));
  FDRE \xor_ln124_252_reg_30010_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_252_fu_19037_p2[7]),
        .Q(xor_ln124_252_reg_30010[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[0]_i_1 
       (.I0(xor_ln124_189_reg_29276[0]),
        .I1(x_assign_163_reg_29884[0]),
        .I2(x_assign_165_reg_29900[6]),
        .I3(\xor_ln124_253_reg_30015[0]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[0] ),
        .I5(x_assign_162_reg_29878[0]),
        .O(xor_ln124_253_fu_19065_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[0]_i_2 
       (.I0(reg_2178[0]),
        .I1(x_assign_162_reg_29878[6]),
        .I2(or_ln134_121_fu_19003_p3[1]),
        .I3(or_ln134_119_fu_18991_p3[1]),
        .I4(x_assign_182_reg_29948[7]),
        .I5(x_assign_181_reg_29932[7]),
        .O(\xor_ln124_253_reg_30015[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[2]_i_1 
       (.I0(xor_ln124_189_reg_29276[2]),
        .I1(x_assign_163_reg_29884[2]),
        .I2(or_ln134_109_fu_18827_p3[2]),
        .I3(\xor_ln124_253_reg_30015[2]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[2] ),
        .I5(x_assign_162_reg_29878[2]),
        .O(xor_ln124_253_fu_19065_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[2]_i_2 
       (.I0(reg_2178[2]),
        .I1(or_ln134_110_fu_18833_p3[2]),
        .I2(x_assign_183_reg_29964[2]),
        .I3(x_assign_181_reg_29932[2]),
        .I4(or_ln134_120_fu_18997_p3[2]),
        .I5(or_ln134_119_fu_18991_p3[2]),
        .O(\xor_ln124_253_reg_30015[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[3]_i_1 
       (.I0(xor_ln124_189_reg_29276[3]),
        .I1(x_assign_163_reg_29884[3]),
        .I2(or_ln134_109_fu_18827_p3[3]),
        .I3(\xor_ln124_253_reg_30015[3]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[3] ),
        .I5(x_assign_162_reg_29878[3]),
        .O(xor_ln124_253_fu_19065_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[3]_i_2 
       (.I0(reg_2178[3]),
        .I1(or_ln134_110_fu_18833_p3[3]),
        .I2(x_assign_183_reg_29964[3]),
        .I3(x_assign_181_reg_29932[3]),
        .I4(or_ln134_120_fu_18997_p3[3]),
        .I5(or_ln134_119_fu_18991_p3[3]),
        .O(\xor_ln124_253_reg_30015[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[4]_i_1 
       (.I0(xor_ln124_189_reg_29276[4]),
        .I1(or_ln134_108_fu_18821_p3[6]),
        .I2(or_ln134_109_fu_18827_p3[4]),
        .I3(\xor_ln124_253_reg_30015[4]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[4] ),
        .I5(or_ln134_110_fu_18833_p3[6]),
        .O(xor_ln124_253_fu_19065_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[4]_i_2 
       (.I0(reg_2178[4]),
        .I1(or_ln134_110_fu_18833_p3[4]),
        .I2(or_ln134_121_fu_19003_p3[5]),
        .I3(or_ln134_119_fu_18991_p3[5]),
        .I4(or_ln134_120_fu_18997_p3[4]),
        .I5(or_ln134_119_fu_18991_p3[4]),
        .O(\xor_ln124_253_reg_30015[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[5]_i_1 
       (.I0(xor_ln124_189_reg_29276[5]),
        .I1(or_ln134_108_fu_18821_p3[7]),
        .I2(or_ln134_109_fu_18827_p3[5]),
        .I3(\xor_ln124_253_reg_30015[5]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[5] ),
        .I5(or_ln134_110_fu_18833_p3[7]),
        .O(xor_ln124_253_fu_19065_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[5]_i_2 
       (.I0(reg_2178[5]),
        .I1(or_ln134_110_fu_18833_p3[5]),
        .I2(or_ln134_121_fu_19003_p3[6]),
        .I3(or_ln134_119_fu_18991_p3[6]),
        .I4(x_assign_182_reg_29948[4]),
        .I5(or_ln134_119_fu_18991_p3[5]),
        .O(\xor_ln124_253_reg_30015[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[7]_i_1 
       (.I0(xor_ln124_189_reg_29276[7]),
        .I1(or_ln134_108_fu_18821_p3[1]),
        .I2(x_assign_165_reg_29900[5]),
        .I3(\xor_ln124_253_reg_30015[7]_i_2_n_0 ),
        .I4(\reg_2146_reg_n_0_[7] ),
        .I5(x_assign_162_reg_29878[7]),
        .O(xor_ln124_253_fu_19065_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[7]_i_2 
       (.I0(reg_2178[7]),
        .I1(or_ln134_110_fu_18833_p3[7]),
        .I2(or_ln134_121_fu_19003_p3[0]),
        .I3(x_assign_181_reg_29932[7]),
        .I4(x_assign_182_reg_29948[6]),
        .I5(or_ln134_119_fu_18991_p3[7]),
        .O(\xor_ln124_253_reg_30015[7]_i_2_n_0 ));
  FDRE \xor_ln124_253_reg_30015_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_253_fu_19065_p2[0]),
        .Q(xor_ln124_253_reg_30015[0]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_30015_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_253_fu_19065_p2[1]),
        .Q(xor_ln124_253_reg_30015[1]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_30015_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_253_fu_19065_p2[2]),
        .Q(xor_ln124_253_reg_30015[2]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_30015_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_253_fu_19065_p2[3]),
        .Q(xor_ln124_253_reg_30015[3]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_30015_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_253_fu_19065_p2[4]),
        .Q(xor_ln124_253_reg_30015[4]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_30015_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_253_fu_19065_p2[5]),
        .Q(xor_ln124_253_reg_30015[5]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_30015_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_253_fu_19065_p2[6]),
        .Q(xor_ln124_253_reg_30015[6]),
        .R(1'b0));
  FDRE \xor_ln124_253_reg_30015_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_253_fu_19065_p2[7]),
        .Q(xor_ln124_253_reg_30015[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[0]_i_1 
       (.I0(xor_ln124_190_reg_29282[0]),
        .I1(\reg_2170_reg_n_0_[0] ),
        .I2(x_assign_160_reg_29862[6]),
        .I3(\xor_ln124_254_reg_30020[0]_i_2_n_0 ),
        .I4(x_assign_160_reg_29862[0]),
        .I5(x_assign_165_reg_29900[0]),
        .O(xor_ln124_254_fu_19093_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[0]_i_2 
       (.I0(reg_2191[0]),
        .I1(or_ln134_108_fu_18821_p3[0]),
        .I2(x_assign_180_reg_29926[7]),
        .I3(or_ln134_121_fu_19003_p3[0]),
        .I4(x_assign_182_reg_29948[0]),
        .I5(or_ln134_122_fu_19009_p3[1]),
        .O(\xor_ln124_254_reg_30020[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[1]_i_1 
       (.I0(xor_ln124_190_reg_29282[1]),
        .I1(\reg_2170_reg_n_0_[1] ),
        .I2(x_assign_160_reg_29862[7]),
        .I3(\xor_ln124_254_reg_30020[1]_i_2_n_0 ),
        .I4(x_assign_160_reg_29862[1]),
        .I5(x_assign_165_reg_29900[1]),
        .O(xor_ln124_254_fu_19093_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[1]_i_2 
       (.I0(reg_2191[1]),
        .I1(or_ln134_108_fu_18821_p3[1]),
        .I2(or_ln134_122_fu_19009_p3[1]),
        .I3(or_ln134_121_fu_19003_p3[1]),
        .I4(x_assign_182_reg_29948[1]),
        .I5(x_assign_180_reg_29926[1]),
        .O(\xor_ln124_254_reg_30020[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[2]_i_1 
       (.I0(xor_ln124_190_reg_29282[2]),
        .I1(\reg_2170_reg_n_0_[2] ),
        .I2(or_ln134_107_fu_18815_p3[2]),
        .I3(\xor_ln124_254_reg_30020[2]_i_2_n_0 ),
        .I4(x_assign_160_reg_29862[2]),
        .I5(x_assign_165_reg_29900[2]),
        .O(xor_ln124_254_fu_19093_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[2]_i_2 
       (.I0(reg_2191[2]),
        .I1(or_ln134_108_fu_18821_p3[2]),
        .I2(or_ln134_122_fu_19009_p3[2]),
        .I3(or_ln134_121_fu_19003_p3[2]),
        .I4(x_assign_182_reg_29948[2]),
        .I5(x_assign_180_reg_29926[2]),
        .O(\xor_ln124_254_reg_30020[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[3]_i_1 
       (.I0(xor_ln124_190_reg_29282[3]),
        .I1(\reg_2170_reg_n_0_[3] ),
        .I2(or_ln134_107_fu_18815_p3[3]),
        .I3(\xor_ln124_254_reg_30020[3]_i_2_n_0 ),
        .I4(x_assign_160_reg_29862[3]),
        .I5(x_assign_165_reg_29900[3]),
        .O(xor_ln124_254_fu_19093_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[3]_i_2 
       (.I0(reg_2191[3]),
        .I1(or_ln134_108_fu_18821_p3[3]),
        .I2(or_ln134_122_fu_19009_p3[3]),
        .I3(or_ln134_121_fu_19003_p3[3]),
        .I4(x_assign_182_reg_29948[3]),
        .I5(x_assign_180_reg_29926[3]),
        .O(\xor_ln124_254_reg_30020[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[4]_i_1 
       (.I0(xor_ln124_190_reg_29282[4]),
        .I1(\reg_2170_reg_n_0_[4] ),
        .I2(or_ln134_107_fu_18815_p3[4]),
        .I3(\xor_ln124_254_reg_30020[4]_i_2_n_0 ),
        .I4(or_ln134_107_fu_18815_p3[6]),
        .I5(x_assign_165_reg_29900[4]),
        .O(xor_ln124_254_fu_19093_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[4]_i_2 
       (.I0(reg_2191[4]),
        .I1(or_ln134_108_fu_18821_p3[4]),
        .I2(or_ln134_122_fu_19009_p3[4]),
        .I3(or_ln134_121_fu_19003_p3[4]),
        .I4(x_assign_182_reg_29948[4]),
        .I5(or_ln134_122_fu_19009_p3[5]),
        .O(\xor_ln124_254_reg_30020[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[6]_i_1 
       (.I0(xor_ln124_190_reg_29282[6]),
        .I1(\reg_2170_reg_n_0_[6] ),
        .I2(or_ln134_107_fu_18815_p3[6]),
        .I3(\xor_ln124_254_reg_30020[6]_i_2_n_0 ),
        .I4(x_assign_160_reg_29862[6]),
        .I5(x_assign_165_reg_29900[6]),
        .O(xor_ln124_254_fu_19093_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[6]_i_2 
       (.I0(reg_2191[6]),
        .I1(or_ln134_108_fu_18821_p3[6]),
        .I2(or_ln134_122_fu_19009_p3[6]),
        .I3(or_ln134_121_fu_19003_p3[6]),
        .I4(x_assign_182_reg_29948[6]),
        .I5(or_ln134_122_fu_19009_p3[7]),
        .O(\xor_ln124_254_reg_30020[6]_i_2_n_0 ));
  FDRE \xor_ln124_254_reg_30020_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_254_fu_19093_p2[0]),
        .Q(xor_ln124_254_reg_30020[0]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_30020_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_254_fu_19093_p2[1]),
        .Q(xor_ln124_254_reg_30020[1]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_30020_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_254_fu_19093_p2[2]),
        .Q(xor_ln124_254_reg_30020[2]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_30020_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_254_fu_19093_p2[3]),
        .Q(xor_ln124_254_reg_30020[3]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_30020_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_254_fu_19093_p2[4]),
        .Q(xor_ln124_254_reg_30020[4]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_30020_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_254_fu_19093_p2[5]),
        .Q(xor_ln124_254_reg_30020[5]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_30020_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_254_fu_19093_p2[6]),
        .Q(xor_ln124_254_reg_30020[6]),
        .R(1'b0));
  FDRE \xor_ln124_254_reg_30020_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_254_fu_19093_p2[7]),
        .Q(xor_ln124_254_reg_30020[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[1]_i_1 
       (.I0(reg_2155[1]),
        .I1(reg_2185[1]),
        .I2(x_assign_165_reg_29900[1]),
        .I3(\xor_ln124_255_reg_30025[1]_i_2_n_0 ),
        .I4(xor_ln124_191_reg_29288[1]),
        .I5(x_assign_160_reg_29862[1]),
        .O(xor_ln124_255_fu_19121_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[1]_i_2 
       (.I0(x_assign_162_reg_29878[7]),
        .I1(x_assign_165_reg_29900[7]),
        .I2(or_ln134_122_fu_19009_p3[1]),
        .I3(or_ln134_121_fu_19003_p3[1]),
        .I4(x_assign_183_reg_29964[1]),
        .I5(x_assign_181_reg_29932[1]),
        .O(\xor_ln124_255_reg_30025[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[3]_i_1 
       (.I0(reg_2155[3]),
        .I1(reg_2185[3]),
        .I2(x_assign_165_reg_29900[3]),
        .I3(\xor_ln124_255_reg_30025[3]_i_2_n_0 ),
        .I4(xor_ln124_191_reg_29288[3]),
        .I5(x_assign_160_reg_29862[3]),
        .O(xor_ln124_255_fu_19121_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[3]_i_2 
       (.I0(or_ln134_110_fu_18833_p3[3]),
        .I1(or_ln134_109_fu_18827_p3[3]),
        .I2(or_ln134_122_fu_19009_p3[3]),
        .I3(or_ln134_121_fu_19003_p3[3]),
        .I4(x_assign_183_reg_29964[3]),
        .I5(x_assign_181_reg_29932[3]),
        .O(\xor_ln124_255_reg_30025[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[5]_i_1 
       (.I0(reg_2155[5]),
        .I1(reg_2185[5]),
        .I2(x_assign_165_reg_29900[5]),
        .I3(\xor_ln124_255_reg_30025[5]_i_2_n_0 ),
        .I4(xor_ln124_191_reg_29288[5]),
        .I5(or_ln134_107_fu_18815_p3[7]),
        .O(xor_ln124_255_fu_19121_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[5]_i_2 
       (.I0(or_ln134_110_fu_18833_p3[5]),
        .I1(or_ln134_109_fu_18827_p3[5]),
        .I2(or_ln134_122_fu_19009_p3[5]),
        .I3(or_ln134_121_fu_19003_p3[5]),
        .I4(or_ln134_121_fu_19003_p3[6]),
        .I5(or_ln134_119_fu_18991_p3[6]),
        .O(\xor_ln124_255_reg_30025[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[6]_i_1 
       (.I0(reg_2155[6]),
        .I1(reg_2185[6]),
        .I2(x_assign_165_reg_29900[6]),
        .I3(\xor_ln124_255_reg_30025[6]_i_2_n_0 ),
        .I4(xor_ln124_191_reg_29288[6]),
        .I5(x_assign_160_reg_29862[6]),
        .O(xor_ln124_255_fu_19121_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[6]_i_2 
       (.I0(or_ln134_110_fu_18833_p3[6]),
        .I1(x_assign_165_reg_29900[4]),
        .I2(or_ln134_122_fu_19009_p3[6]),
        .I3(or_ln134_121_fu_19003_p3[6]),
        .I4(or_ln134_121_fu_19003_p3[7]),
        .I5(or_ln134_119_fu_18991_p3[7]),
        .O(\xor_ln124_255_reg_30025[6]_i_2_n_0 ));
  FDRE \xor_ln124_255_reg_30025_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_255_fu_19121_p2[0]),
        .Q(xor_ln124_255_reg_30025[0]),
        .R(1'b0));
  FDRE \xor_ln124_255_reg_30025_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_255_fu_19121_p2[1]),
        .Q(xor_ln124_255_reg_30025[1]),
        .R(1'b0));
  FDRE \xor_ln124_255_reg_30025_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_255_fu_19121_p2[2]),
        .Q(xor_ln124_255_reg_30025[2]),
        .R(1'b0));
  FDRE \xor_ln124_255_reg_30025_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_255_fu_19121_p2[3]),
        .Q(xor_ln124_255_reg_30025[3]),
        .R(1'b0));
  FDRE \xor_ln124_255_reg_30025_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_255_fu_19121_p2[4]),
        .Q(xor_ln124_255_reg_30025[4]),
        .R(1'b0));
  FDRE \xor_ln124_255_reg_30025_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_255_fu_19121_p2[5]),
        .Q(xor_ln124_255_reg_30025[5]),
        .R(1'b0));
  FDRE \xor_ln124_255_reg_30025_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_255_fu_19121_p2[6]),
        .Q(xor_ln124_255_reg_30025[6]),
        .R(1'b0));
  FDRE \xor_ln124_255_reg_30025_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_255_fu_19121_p2[7]),
        .Q(xor_ln124_255_reg_30025[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[0]_i_1 
       (.I0(reg_2116[0]),
        .I1(reg_2191[0]),
        .I2(x_assign_175_reg_30072[0]),
        .I3(\xor_ln124_268_reg_30198[0]_i_2_n_0 ),
        .I4(xor_ln124_204_reg_29456[0]),
        .I5(x_assign_174_reg_30066[0]),
        .O(xor_ln124_268_fu_20169_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[0]_i_2 
       (.I0(x_assign_175_reg_30072[6]),
        .I1(or_ln134_115_fu_19947_p3[0]),
        .I2(or_ln134_128_fu_20129_p3[1]),
        .I3(x_assign_192_reg_30114[0]),
        .I4(or_ln134_127_fu_20123_p3[0]),
        .I5(x_assign_194_reg_30136[7]),
        .O(\xor_ln124_268_reg_30198[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[1]_i_1 
       (.I0(reg_2116[1]),
        .I1(reg_2191[1]),
        .I2(x_assign_175_reg_30072[1]),
        .I3(\xor_ln124_268_reg_30198[1]_i_2_n_0 ),
        .I4(xor_ln124_204_reg_29456[1]),
        .I5(x_assign_174_reg_30066[1]),
        .O(xor_ln124_268_fu_20169_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[1]_i_2 
       (.I0(x_assign_175_reg_30072[7]),
        .I1(or_ln134_115_fu_19947_p3[1]),
        .I2(x_assign_194_reg_30136[1]),
        .I3(x_assign_192_reg_30114[1]),
        .I4(or_ln134_127_fu_20123_p3[1]),
        .I5(or_ln134_128_fu_20129_p3[1]),
        .O(\xor_ln124_268_reg_30198[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[2]_i_1 
       (.I0(reg_2116[2]),
        .I1(reg_2191[2]),
        .I2(x_assign_175_reg_30072[2]),
        .I3(\xor_ln124_268_reg_30198[2]_i_2_n_0 ),
        .I4(xor_ln124_204_reg_29456[2]),
        .I5(x_assign_174_reg_30066[2]),
        .O(xor_ln124_268_fu_20169_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[2]_i_2 
       (.I0(or_ln134_116_fu_19953_p3[2]),
        .I1(or_ln134_115_fu_19947_p3[2]),
        .I2(x_assign_194_reg_30136[2]),
        .I3(x_assign_192_reg_30114[2]),
        .I4(or_ln134_127_fu_20123_p3[2]),
        .I5(or_ln134_128_fu_20129_p3[2]),
        .O(\xor_ln124_268_reg_30198[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[4]_i_1 
       (.I0(reg_2116[4]),
        .I1(reg_2191[4]),
        .I2(or_ln134_116_fu_19953_p3[6]),
        .I3(\xor_ln124_268_reg_30198[4]_i_2_n_0 ),
        .I4(xor_ln124_204_reg_29456[4]),
        .I5(x_assign_174_reg_30066[4]),
        .O(xor_ln124_268_fu_20169_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[4]_i_2 
       (.I0(or_ln134_116_fu_19953_p3[4]),
        .I1(or_ln134_115_fu_19947_p3[4]),
        .I2(or_ln134_128_fu_20129_p3[5]),
        .I3(x_assign_192_reg_30114[4]),
        .I4(or_ln134_127_fu_20123_p3[4]),
        .I5(or_ln134_128_fu_20129_p3[4]),
        .O(\xor_ln124_268_reg_30198[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[5]_i_1 
       (.I0(reg_2116[5]),
        .I1(reg_2191[5]),
        .I2(or_ln134_116_fu_19953_p3[7]),
        .I3(\xor_ln124_268_reg_30198[5]_i_2_n_0 ),
        .I4(xor_ln124_204_reg_29456[5]),
        .I5(x_assign_174_reg_30066[5]),
        .O(xor_ln124_268_fu_20169_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[5]_i_2 
       (.I0(or_ln134_116_fu_19953_p3[5]),
        .I1(or_ln134_115_fu_19947_p3[5]),
        .I2(or_ln134_128_fu_20129_p3[6]),
        .I3(x_assign_192_reg_30114[5]),
        .I4(or_ln134_127_fu_20123_p3[5]),
        .I5(or_ln134_128_fu_20129_p3[5]),
        .O(\xor_ln124_268_reg_30198[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[7]_i_1 
       (.I0(reg_2116[7]),
        .I1(reg_2191[7]),
        .I2(x_assign_175_reg_30072[7]),
        .I3(\xor_ln124_268_reg_30198[7]_i_2_n_0 ),
        .I4(xor_ln124_204_reg_29456[7]),
        .I5(x_assign_174_reg_30066[7]),
        .O(xor_ln124_268_fu_20169_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[7]_i_2 
       (.I0(or_ln134_116_fu_19953_p3[7]),
        .I1(or_ln134_115_fu_19947_p3[7]),
        .I2(x_assign_194_reg_30136[7]),
        .I3(x_assign_192_reg_30114[7]),
        .I4(or_ln134_127_fu_20123_p3[7]),
        .I5(or_ln134_128_fu_20129_p3[7]),
        .O(\xor_ln124_268_reg_30198[7]_i_2_n_0 ));
  FDRE \xor_ln124_268_reg_30198_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20169_p2[0]),
        .Q(xor_ln124_268_reg_30198[0]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_30198_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20169_p2[1]),
        .Q(xor_ln124_268_reg_30198[1]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_30198_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20169_p2[2]),
        .Q(xor_ln124_268_reg_30198[2]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_30198_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20169_p2[3]),
        .Q(xor_ln124_268_reg_30198[3]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_30198_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20169_p2[4]),
        .Q(xor_ln124_268_reg_30198[4]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_30198_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20169_p2[5]),
        .Q(xor_ln124_268_reg_30198[5]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_30198_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20169_p2[6]),
        .Q(xor_ln124_268_reg_30198[6]),
        .R(1'b0));
  FDRE \xor_ln124_268_reg_30198_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_268_fu_20169_p2[7]),
        .Q(xor_ln124_268_reg_30198[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[0]_i_1 
       (.I0(xor_ln124_205_reg_29424[0]),
        .I1(reg_2155[0]),
        .I2(x_assign_174_reg_30066[6]),
        .I3(\xor_ln124_269_reg_30203[0]_i_2_n_0 ),
        .I4(x_assign_174_reg_30066[0]),
        .I5(x_assign_175_reg_30072[0]),
        .O(xor_ln124_269_fu_20197_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[0]_i_2 
       (.I0(\reg_2170_reg_n_0_[0] ),
        .I1(x_assign_177_reg_30088[6]),
        .I2(or_ln134_129_fu_20135_p3[1]),
        .I3(or_ln134_127_fu_20123_p3[1]),
        .I4(or_ln134_127_fu_20123_p3[0]),
        .I5(x_assign_194_reg_30136[7]),
        .O(\xor_ln124_269_reg_30203[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[2]_i_1 
       (.I0(xor_ln124_205_reg_29424[2]),
        .I1(reg_2155[2]),
        .I2(or_ln134_118_fu_19965_p3[2]),
        .I3(\xor_ln124_269_reg_30203[2]_i_2_n_0 ),
        .I4(x_assign_174_reg_30066[2]),
        .I5(x_assign_175_reg_30072[2]),
        .O(xor_ln124_269_fu_20197_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[2]_i_2 
       (.I0(\reg_2170_reg_n_0_[2] ),
        .I1(or_ln134_117_fu_19959_p3[2]),
        .I2(x_assign_195_reg_30152[2]),
        .I3(x_assign_193_reg_30120[2]),
        .I4(or_ln134_127_fu_20123_p3[2]),
        .I5(or_ln134_128_fu_20129_p3[2]),
        .O(\xor_ln124_269_reg_30203[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[3]_i_1 
       (.I0(xor_ln124_205_reg_29424[3]),
        .I1(reg_2155[3]),
        .I2(or_ln134_118_fu_19965_p3[3]),
        .I3(\xor_ln124_269_reg_30203[3]_i_2_n_0 ),
        .I4(x_assign_174_reg_30066[3]),
        .I5(x_assign_175_reg_30072[3]),
        .O(xor_ln124_269_fu_20197_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[3]_i_2 
       (.I0(\reg_2170_reg_n_0_[3] ),
        .I1(or_ln134_117_fu_19959_p3[3]),
        .I2(x_assign_195_reg_30152[3]),
        .I3(x_assign_193_reg_30120[3]),
        .I4(or_ln134_127_fu_20123_p3[3]),
        .I5(or_ln134_128_fu_20129_p3[3]),
        .O(\xor_ln124_269_reg_30203[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[5]_i_1 
       (.I0(xor_ln124_205_reg_29424[5]),
        .I1(reg_2155[5]),
        .I2(or_ln134_118_fu_19965_p3[5]),
        .I3(\xor_ln124_269_reg_30203[5]_i_2_n_0 ),
        .I4(x_assign_174_reg_30066[5]),
        .I5(or_ln134_116_fu_19953_p3[7]),
        .O(xor_ln124_269_fu_20197_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[5]_i_2 
       (.I0(\reg_2170_reg_n_0_[5] ),
        .I1(or_ln134_117_fu_19959_p3[5]),
        .I2(or_ln134_129_fu_20135_p3[6]),
        .I3(or_ln134_127_fu_20123_p3[6]),
        .I4(or_ln134_127_fu_20123_p3[5]),
        .I5(or_ln134_128_fu_20129_p3[5]),
        .O(\xor_ln124_269_reg_30203[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[6]_i_1 
       (.I0(xor_ln124_205_reg_29424[6]),
        .I1(reg_2155[6]),
        .I2(x_assign_174_reg_30066[4]),
        .I3(\xor_ln124_269_reg_30203[6]_i_2_n_0 ),
        .I4(x_assign_174_reg_30066[6]),
        .I5(x_assign_175_reg_30072[6]),
        .O(xor_ln124_269_fu_20197_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[6]_i_2 
       (.I0(\reg_2170_reg_n_0_[6] ),
        .I1(x_assign_177_reg_30088[4]),
        .I2(or_ln134_129_fu_20135_p3[7]),
        .I3(or_ln134_127_fu_20123_p3[7]),
        .I4(or_ln134_127_fu_20123_p3[6]),
        .I5(or_ln134_128_fu_20129_p3[6]),
        .O(\xor_ln124_269_reg_30203[6]_i_2_n_0 ));
  FDRE \xor_ln124_269_reg_30203_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20197_p2[0]),
        .Q(xor_ln124_269_reg_30203[0]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_30203_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20197_p2[1]),
        .Q(xor_ln124_269_reg_30203[1]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_30203_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20197_p2[2]),
        .Q(xor_ln124_269_reg_30203[2]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_30203_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20197_p2[3]),
        .Q(xor_ln124_269_reg_30203[3]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_30203_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20197_p2[4]),
        .Q(xor_ln124_269_reg_30203[4]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_30203_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20197_p2[5]),
        .Q(xor_ln124_269_reg_30203[5]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_30203_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20197_p2[6]),
        .Q(xor_ln124_269_reg_30203[6]),
        .R(1'b0));
  FDRE \xor_ln124_269_reg_30203_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_269_fu_20197_p2[7]),
        .Q(xor_ln124_269_reg_30203[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[0]_i_1 
       (.I0(reg_2123[0]),
        .I1(reg_2202[0]),
        .I2(x_assign_175_reg_30072[6]),
        .I3(\xor_ln124_270_reg_30208[0]_i_2_n_0 ),
        .I4(xor_ln124_206_reg_29461[0]),
        .I5(or_ln134_115_fu_19947_p3[0]),
        .O(xor_ln124_270_fu_20225_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[0]_i_2 
       (.I0(x_assign_177_reg_30088[0]),
        .I1(x_assign_172_reg_30050[0]),
        .I2(or_ln134_129_fu_20135_p3[0]),
        .I3(x_assign_192_reg_30114[7]),
        .I4(or_ln134_128_fu_20129_p3[1]),
        .I5(x_assign_192_reg_30114[0]),
        .O(\xor_ln124_270_reg_30208[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[2]_i_1 
       (.I0(reg_2123[2]),
        .I1(reg_2202[2]),
        .I2(or_ln134_116_fu_19953_p3[2]),
        .I3(\xor_ln124_270_reg_30208[2]_i_2_n_0 ),
        .I4(xor_ln124_206_reg_29461[2]),
        .I5(or_ln134_115_fu_19947_p3[2]),
        .O(xor_ln124_270_fu_20225_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[2]_i_2 
       (.I0(x_assign_177_reg_30088[2]),
        .I1(x_assign_172_reg_30050[2]),
        .I2(or_ln134_129_fu_20135_p3[2]),
        .I3(or_ln134_130_fu_20141_p3[2]),
        .I4(x_assign_194_reg_30136[2]),
        .I5(x_assign_192_reg_30114[2]),
        .O(\xor_ln124_270_reg_30208[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[5]_i_1 
       (.I0(reg_2123[5]),
        .I1(reg_2202[5]),
        .I2(or_ln134_116_fu_19953_p3[5]),
        .I3(\xor_ln124_270_reg_30208[5]_i_2_n_0 ),
        .I4(xor_ln124_206_reg_29461[5]),
        .I5(or_ln134_115_fu_19947_p3[5]),
        .O(xor_ln124_270_fu_20225_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[5]_i_2 
       (.I0(x_assign_177_reg_30088[5]),
        .I1(or_ln134_115_fu_19947_p3[7]),
        .I2(or_ln134_129_fu_20135_p3[5]),
        .I3(x_assign_192_reg_30114[4]),
        .I4(or_ln134_128_fu_20129_p3[6]),
        .I5(x_assign_192_reg_30114[5]),
        .O(\xor_ln124_270_reg_30208[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[7]_i_1 
       (.I0(reg_2123[7]),
        .I1(reg_2202[7]),
        .I2(or_ln134_116_fu_19953_p3[7]),
        .I3(\xor_ln124_270_reg_30208[7]_i_2_n_0 ),
        .I4(xor_ln124_206_reg_29461[7]),
        .I5(or_ln134_115_fu_19947_p3[7]),
        .O(xor_ln124_270_fu_20225_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[7]_i_2 
       (.I0(x_assign_177_reg_30088[7]),
        .I1(or_ln134_115_fu_19947_p3[1]),
        .I2(or_ln134_129_fu_20135_p3[7]),
        .I3(x_assign_192_reg_30114[6]),
        .I4(x_assign_194_reg_30136[7]),
        .I5(x_assign_192_reg_30114[7]),
        .O(\xor_ln124_270_reg_30208[7]_i_2_n_0 ));
  FDRE \xor_ln124_270_reg_30208_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_270_fu_20225_p2[0]),
        .Q(xor_ln124_270_reg_30208[0]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_30208_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_270_fu_20225_p2[1]),
        .Q(xor_ln124_270_reg_30208[1]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_30208_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_270_fu_20225_p2[2]),
        .Q(xor_ln124_270_reg_30208[2]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_30208_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_270_fu_20225_p2[3]),
        .Q(xor_ln124_270_reg_30208[3]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_30208_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_270_fu_20225_p2[4]),
        .Q(xor_ln124_270_reg_30208[4]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_30208_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_270_fu_20225_p2[5]),
        .Q(xor_ln124_270_reg_30208[5]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_30208_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_270_fu_20225_p2[6]),
        .Q(xor_ln124_270_reg_30208[6]),
        .R(1'b0));
  FDRE \xor_ln124_270_reg_30208_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_270_fu_20225_p2[7]),
        .Q(xor_ln124_270_reg_30208[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[2]_i_1 
       (.I0(xor_ln124_207_reg_29430[2]),
        .I1(reg_2178[2]),
        .I2(or_ln134_117_fu_19959_p3[2]),
        .I3(\xor_ln124_271_reg_30213[2]_i_2_n_0 ),
        .I4(\reg_2163_reg_n_0_[2] ),
        .I5(or_ln134_118_fu_19965_p3[2]),
        .O(xor_ln124_271_fu_20253_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[2]_i_2 
       (.I0(x_assign_177_reg_30088[2]),
        .I1(x_assign_172_reg_30050[2]),
        .I2(x_assign_195_reg_30152[2]),
        .I3(x_assign_193_reg_30120[2]),
        .I4(or_ln134_129_fu_20135_p3[2]),
        .I5(or_ln134_130_fu_20141_p3[2]),
        .O(\xor_ln124_271_reg_30213[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[4]_i_1 
       (.I0(xor_ln124_207_reg_29430[4]),
        .I1(reg_2178[4]),
        .I2(or_ln134_117_fu_19959_p3[4]),
        .I3(\xor_ln124_271_reg_30213[4]_i_2_n_0 ),
        .I4(\reg_2163_reg_n_0_[4] ),
        .I5(or_ln134_118_fu_19965_p3[4]),
        .O(xor_ln124_271_fu_20253_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[4]_i_2 
       (.I0(x_assign_177_reg_30088[4]),
        .I1(or_ln134_115_fu_19947_p3[6]),
        .I2(or_ln134_129_fu_20135_p3[5]),
        .I3(or_ln134_127_fu_20123_p3[5]),
        .I4(or_ln134_129_fu_20135_p3[4]),
        .I5(or_ln134_130_fu_20141_p3[4]),
        .O(\xor_ln124_271_reg_30213[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[5]_i_1 
       (.I0(xor_ln124_207_reg_29430[5]),
        .I1(reg_2178[5]),
        .I2(or_ln134_117_fu_19959_p3[5]),
        .I3(\xor_ln124_271_reg_30213[5]_i_2_n_0 ),
        .I4(\reg_2163_reg_n_0_[5] ),
        .I5(or_ln134_118_fu_19965_p3[5]),
        .O(xor_ln124_271_fu_20253_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[5]_i_2 
       (.I0(x_assign_177_reg_30088[5]),
        .I1(or_ln134_115_fu_19947_p3[7]),
        .I2(or_ln134_129_fu_20135_p3[6]),
        .I3(or_ln134_127_fu_20123_p3[6]),
        .I4(or_ln134_129_fu_20135_p3[5]),
        .I5(x_assign_192_reg_30114[4]),
        .O(\xor_ln124_271_reg_30213[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[6]_i_1 
       (.I0(xor_ln124_207_reg_29430[6]),
        .I1(reg_2178[6]),
        .I2(x_assign_177_reg_30088[4]),
        .I3(\xor_ln124_271_reg_30213[6]_i_2_n_0 ),
        .I4(\reg_2163_reg_n_0_[6] ),
        .I5(x_assign_174_reg_30066[4]),
        .O(xor_ln124_271_fu_20253_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[6]_i_2 
       (.I0(x_assign_177_reg_30088[6]),
        .I1(or_ln134_115_fu_19947_p3[0]),
        .I2(or_ln134_129_fu_20135_p3[7]),
        .I3(or_ln134_127_fu_20123_p3[7]),
        .I4(or_ln134_129_fu_20135_p3[6]),
        .I5(x_assign_192_reg_30114[5]),
        .O(\xor_ln124_271_reg_30213[6]_i_2_n_0 ));
  FDRE \xor_ln124_271_reg_30213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_271_fu_20253_p2[0]),
        .Q(xor_ln124_271_reg_30213[0]),
        .R(1'b0));
  FDRE \xor_ln124_271_reg_30213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_271_fu_20253_p2[1]),
        .Q(xor_ln124_271_reg_30213[1]),
        .R(1'b0));
  FDRE \xor_ln124_271_reg_30213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_271_fu_20253_p2[2]),
        .Q(xor_ln124_271_reg_30213[2]),
        .R(1'b0));
  FDRE \xor_ln124_271_reg_30213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_271_fu_20253_p2[3]),
        .Q(xor_ln124_271_reg_30213[3]),
        .R(1'b0));
  FDRE \xor_ln124_271_reg_30213_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_271_fu_20253_p2[4]),
        .Q(xor_ln124_271_reg_30213[4]),
        .R(1'b0));
  FDRE \xor_ln124_271_reg_30213_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_271_fu_20253_p2[5]),
        .Q(xor_ln124_271_reg_30213[5]),
        .R(1'b0));
  FDRE \xor_ln124_271_reg_30213_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_271_fu_20253_p2[6]),
        .Q(xor_ln124_271_reg_30213[6]),
        .R(1'b0));
  FDRE \xor_ln124_271_reg_30213_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_271_fu_20253_p2[7]),
        .Q(xor_ln124_271_reg_30213[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[1]_i_1 
       (.I0(xor_ln124_220_reg_29634[1]),
        .I1(\reg_2146_reg_n_0_[1] ),
        .I2(x_assign_187_reg_30260[7]),
        .I3(\xor_ln124_284_reg_30386[1]_i_2_n_0 ),
        .I4(reg_2116[1]),
        .I5(or_ln134_123_fu_21079_p3[1]),
        .O(xor_ln124_284_fu_21301_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[1]_i_2 
       (.I0(x_assign_186_reg_30254[1]),
        .I1(x_assign_187_reg_30260[1]),
        .I2(or_ln134_136_fu_21261_p3[1]),
        .I3(or_ln134_135_fu_21255_p3[1]),
        .I4(x_assign_204_reg_30302[1]),
        .I5(x_assign_206_reg_30324[1]),
        .O(\xor_ln124_284_reg_30386[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[4]_i_1 
       (.I0(xor_ln124_220_reg_29634[4]),
        .I1(\reg_2146_reg_n_0_[4] ),
        .I2(or_ln134_124_fu_21085_p3[4]),
        .I3(\xor_ln124_284_reg_30386[4]_i_2_n_0 ),
        .I4(reg_2116[4]),
        .I5(or_ln134_123_fu_21079_p3[4]),
        .O(xor_ln124_284_fu_21301_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[4]_i_2 
       (.I0(x_assign_186_reg_30254[4]),
        .I1(or_ln134_124_fu_21085_p3[6]),
        .I2(or_ln134_136_fu_21261_p3[4]),
        .I3(or_ln134_135_fu_21255_p3[4]),
        .I4(x_assign_204_reg_30302[4]),
        .I5(or_ln134_136_fu_21261_p3[5]),
        .O(\xor_ln124_284_reg_30386[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[6]_i_1 
       (.I0(xor_ln124_220_reg_29634[6]),
        .I1(\reg_2146_reg_n_0_[6] ),
        .I2(or_ln134_124_fu_21085_p3[6]),
        .I3(\xor_ln124_284_reg_30386[6]_i_2_n_0 ),
        .I4(reg_2116[6]),
        .I5(or_ln134_123_fu_21079_p3[6]),
        .O(xor_ln124_284_fu_21301_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[6]_i_2 
       (.I0(x_assign_186_reg_30254[6]),
        .I1(x_assign_187_reg_30260[6]),
        .I2(or_ln134_136_fu_21261_p3[6]),
        .I3(or_ln134_135_fu_21255_p3[6]),
        .I4(x_assign_204_reg_30302[6]),
        .I5(or_ln134_136_fu_21261_p3[7]),
        .O(\xor_ln124_284_reg_30386[6]_i_2_n_0 ));
  FDRE \xor_ln124_284_reg_30386_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_284_fu_21301_p2[0]),
        .Q(xor_ln124_284_reg_30386[0]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_30386_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_284_fu_21301_p2[1]),
        .Q(xor_ln124_284_reg_30386[1]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_30386_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_284_fu_21301_p2[2]),
        .Q(xor_ln124_284_reg_30386[2]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_30386_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_284_fu_21301_p2[3]),
        .Q(xor_ln124_284_reg_30386[3]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_30386_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_284_fu_21301_p2[4]),
        .Q(xor_ln124_284_reg_30386[4]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_30386_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_284_fu_21301_p2[5]),
        .Q(xor_ln124_284_reg_30386[5]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_30386_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_284_fu_21301_p2[6]),
        .Q(xor_ln124_284_reg_30386[6]),
        .R(1'b0));
  FDRE \xor_ln124_284_reg_30386_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_284_fu_21301_p2[7]),
        .Q(xor_ln124_284_reg_30386[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[1]_i_1 
       (.I0(reg_2110[1]),
        .I1(xor_ln124_221_reg_29639[1]),
        .I2(x_assign_187_reg_30260[1]),
        .I3(\xor_ln124_285_reg_30391[1]_i_2_n_0 ),
        .I4(x_assign_186_reg_30254[7]),
        .I5(x_assign_189_reg_30276[7]),
        .O(xor_ln124_285_fu_21329_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[1]_i_2 
       (.I0(\reg_2138_reg_n_0_[1] ),
        .I1(x_assign_186_reg_30254[1]),
        .I2(or_ln134_136_fu_21261_p3[1]),
        .I3(or_ln134_135_fu_21255_p3[1]),
        .I4(x_assign_205_reg_30308[1]),
        .I5(x_assign_207_reg_30340[1]),
        .O(\xor_ln124_285_reg_30391[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[4]_i_1 
       (.I0(reg_2110[4]),
        .I1(xor_ln124_221_reg_29639[4]),
        .I2(or_ln134_124_fu_21085_p3[6]),
        .I3(\xor_ln124_285_reg_30391[4]_i_2_n_0 ),
        .I4(or_ln134_126_fu_21097_p3[4]),
        .I5(or_ln134_125_fu_21091_p3[4]),
        .O(xor_ln124_285_fu_21329_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[4]_i_2 
       (.I0(\reg_2138_reg_n_0_[4] ),
        .I1(x_assign_186_reg_30254[4]),
        .I2(or_ln134_136_fu_21261_p3[4]),
        .I3(or_ln134_135_fu_21255_p3[4]),
        .I4(or_ln134_135_fu_21255_p3[5]),
        .I5(or_ln134_137_fu_21267_p3[5]),
        .O(\xor_ln124_285_reg_30391[4]_i_2_n_0 ));
  FDRE \xor_ln124_285_reg_30391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_285_fu_21329_p2[0]),
        .Q(xor_ln124_285_reg_30391[0]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_30391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_285_fu_21329_p2[1]),
        .Q(xor_ln124_285_reg_30391[1]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_30391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_285_fu_21329_p2[2]),
        .Q(xor_ln124_285_reg_30391[2]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_30391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_285_fu_21329_p2[3]),
        .Q(xor_ln124_285_reg_30391[3]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_30391_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_285_fu_21329_p2[4]),
        .Q(xor_ln124_285_reg_30391[4]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_30391_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_285_fu_21329_p2[5]),
        .Q(xor_ln124_285_reg_30391[5]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_30391_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_285_fu_21329_p2[6]),
        .Q(xor_ln124_285_reg_30391[6]),
        .R(1'b0));
  FDRE \xor_ln124_285_reg_30391_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_285_fu_21329_p2[7]),
        .Q(xor_ln124_285_reg_30391[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[0]_i_1 
       (.I0(xor_ln124_222_reg_29644[0]),
        .I1(reg_2123[0]),
        .I2(x_assign_189_reg_30276[0]),
        .I3(\xor_ln124_286_reg_30396[0]_i_2_n_0 ),
        .I4(or_ln134_123_fu_21079_p3[0]),
        .I5(x_assign_187_reg_30260[6]),
        .O(xor_ln124_286_fu_21357_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[0]_i_2 
       (.I0(reg_2155[0]),
        .I1(x_assign_184_reg_30238[0]),
        .I2(x_assign_204_reg_30302[0]),
        .I3(or_ln134_136_fu_21261_p3[1]),
        .I4(or_ln134_137_fu_21267_p3[0]),
        .I5(x_assign_204_reg_30302[7]),
        .O(\xor_ln124_286_reg_30396[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[1]_i_1 
       (.I0(xor_ln124_222_reg_29644[1]),
        .I1(reg_2123[1]),
        .I2(x_assign_189_reg_30276[1]),
        .I3(\xor_ln124_286_reg_30396[1]_i_2_n_0 ),
        .I4(or_ln134_123_fu_21079_p3[1]),
        .I5(x_assign_187_reg_30260[7]),
        .O(xor_ln124_286_fu_21357_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[1]_i_2 
       (.I0(reg_2155[1]),
        .I1(x_assign_184_reg_30238[1]),
        .I2(x_assign_204_reg_30302[1]),
        .I3(x_assign_206_reg_30324[1]),
        .I4(or_ln134_137_fu_21267_p3[1]),
        .I5(x_assign_204_reg_30302[0]),
        .O(\xor_ln124_286_reg_30396[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[4]_i_1 
       (.I0(xor_ln124_222_reg_29644[4]),
        .I1(reg_2123[4]),
        .I2(x_assign_189_reg_30276[4]),
        .I3(\xor_ln124_286_reg_30396[4]_i_2_n_0 ),
        .I4(or_ln134_123_fu_21079_p3[4]),
        .I5(or_ln134_124_fu_21085_p3[4]),
        .O(xor_ln124_286_fu_21357_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[4]_i_2 
       (.I0(reg_2155[4]),
        .I1(or_ln134_123_fu_21079_p3[6]),
        .I2(x_assign_204_reg_30302[4]),
        .I3(or_ln134_136_fu_21261_p3[5]),
        .I4(or_ln134_137_fu_21267_p3[4]),
        .I5(or_ln134_138_fu_21273_p3[4]),
        .O(\xor_ln124_286_reg_30396[4]_i_2_n_0 ));
  FDRE \xor_ln124_286_reg_30396_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_286_fu_21357_p2[0]),
        .Q(xor_ln124_286_reg_30396[0]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_30396_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_286_fu_21357_p2[1]),
        .Q(xor_ln124_286_reg_30396[1]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_30396_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_286_fu_21357_p2[2]),
        .Q(xor_ln124_286_reg_30396[2]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_30396_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_286_fu_21357_p2[3]),
        .Q(xor_ln124_286_reg_30396[3]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_30396_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_286_fu_21357_p2[4]),
        .Q(xor_ln124_286_reg_30396[4]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_30396_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_286_fu_21357_p2[5]),
        .Q(xor_ln124_286_reg_30396[5]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_30396_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_286_fu_21357_p2[6]),
        .Q(xor_ln124_286_reg_30396[6]),
        .R(1'b0));
  FDRE \xor_ln124_286_reg_30396_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_286_fu_21357_p2[7]),
        .Q(xor_ln124_286_reg_30396[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[1]_i_1 
       (.I0(\reg_2130_reg_n_0_[1] ),
        .I1(xor_ln124_223_reg_29649[1]),
        .I2(x_assign_189_reg_30276[1]),
        .I3(\xor_ln124_287_reg_30401[1]_i_2_n_0 ),
        .I4(x_assign_186_reg_30254[7]),
        .I5(x_assign_189_reg_30276[7]),
        .O(xor_ln124_287_fu_21385_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[1]_i_2 
       (.I0(\reg_2170_reg_n_0_[1] ),
        .I1(x_assign_184_reg_30238[1]),
        .I2(x_assign_205_reg_30308[1]),
        .I3(x_assign_207_reg_30340[1]),
        .I4(or_ln134_137_fu_21267_p3[1]),
        .I5(x_assign_204_reg_30302[0]),
        .O(\xor_ln124_287_reg_30401[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[2]_i_1 
       (.I0(\reg_2130_reg_n_0_[2] ),
        .I1(xor_ln124_223_reg_29649[2]),
        .I2(x_assign_189_reg_30276[2]),
        .I3(\xor_ln124_287_reg_30401[2]_i_2_n_0 ),
        .I4(or_ln134_126_fu_21097_p3[2]),
        .I5(or_ln134_125_fu_21091_p3[2]),
        .O(xor_ln124_287_fu_21385_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[2]_i_2 
       (.I0(\reg_2170_reg_n_0_[2] ),
        .I1(x_assign_184_reg_30238[2]),
        .I2(x_assign_205_reg_30308[2]),
        .I3(x_assign_207_reg_30340[2]),
        .I4(or_ln134_137_fu_21267_p3[2]),
        .I5(or_ln134_138_fu_21273_p3[2]),
        .O(\xor_ln124_287_reg_30401[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[3]_i_1 
       (.I0(\reg_2130_reg_n_0_[3] ),
        .I1(xor_ln124_223_reg_29649[3]),
        .I2(x_assign_189_reg_30276[3]),
        .I3(\xor_ln124_287_reg_30401[3]_i_2_n_0 ),
        .I4(or_ln134_126_fu_21097_p3[3]),
        .I5(or_ln134_125_fu_21091_p3[3]),
        .O(xor_ln124_287_fu_21385_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[3]_i_2 
       (.I0(\reg_2170_reg_n_0_[3] ),
        .I1(x_assign_184_reg_30238[3]),
        .I2(x_assign_205_reg_30308[3]),
        .I3(x_assign_207_reg_30340[3]),
        .I4(or_ln134_137_fu_21267_p3[3]),
        .I5(or_ln134_138_fu_21273_p3[3]),
        .O(\xor_ln124_287_reg_30401[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[6]_i_1 
       (.I0(\reg_2130_reg_n_0_[6] ),
        .I1(xor_ln124_223_reg_29649[6]),
        .I2(x_assign_189_reg_30276[6]),
        .I3(\xor_ln124_287_reg_30401[6]_i_2_n_0 ),
        .I4(x_assign_186_reg_30254[4]),
        .I5(x_assign_189_reg_30276[4]),
        .O(xor_ln124_287_fu_21385_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[6]_i_2 
       (.I0(\reg_2170_reg_n_0_[6] ),
        .I1(or_ln134_123_fu_21079_p3[0]),
        .I2(or_ln134_135_fu_21255_p3[7]),
        .I3(or_ln134_137_fu_21267_p3[7]),
        .I4(or_ln134_137_fu_21267_p3[6]),
        .I5(x_assign_204_reg_30302[5]),
        .O(\xor_ln124_287_reg_30401[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[7]_i_1 
       (.I0(\reg_2130_reg_n_0_[7] ),
        .I1(xor_ln124_223_reg_29649[7]),
        .I2(x_assign_189_reg_30276[7]),
        .I3(\xor_ln124_287_reg_30401[7]_i_2_n_0 ),
        .I4(x_assign_186_reg_30254[5]),
        .I5(x_assign_189_reg_30276[5]),
        .O(xor_ln124_287_fu_21385_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[7]_i_2 
       (.I0(\reg_2170_reg_n_0_[7] ),
        .I1(or_ln134_123_fu_21079_p3[1]),
        .I2(or_ln134_135_fu_21255_p3[0]),
        .I3(or_ln134_137_fu_21267_p3[0]),
        .I4(or_ln134_137_fu_21267_p3[7]),
        .I5(x_assign_204_reg_30302[6]),
        .O(\xor_ln124_287_reg_30401[7]_i_2_n_0 ));
  FDRE \xor_ln124_287_reg_30401_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_287_fu_21385_p2[0]),
        .Q(xor_ln124_287_reg_30401[0]),
        .R(1'b0));
  FDRE \xor_ln124_287_reg_30401_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_287_fu_21385_p2[1]),
        .Q(xor_ln124_287_reg_30401[1]),
        .R(1'b0));
  FDRE \xor_ln124_287_reg_30401_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_287_fu_21385_p2[2]),
        .Q(xor_ln124_287_reg_30401[2]),
        .R(1'b0));
  FDRE \xor_ln124_287_reg_30401_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_287_fu_21385_p2[3]),
        .Q(xor_ln124_287_reg_30401[3]),
        .R(1'b0));
  FDRE \xor_ln124_287_reg_30401_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_287_fu_21385_p2[4]),
        .Q(xor_ln124_287_reg_30401[4]),
        .R(1'b0));
  FDRE \xor_ln124_287_reg_30401_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_287_fu_21385_p2[5]),
        .Q(xor_ln124_287_reg_30401[5]),
        .R(1'b0));
  FDRE \xor_ln124_287_reg_30401_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_287_fu_21385_p2[6]),
        .Q(xor_ln124_287_reg_30401[6]),
        .R(1'b0));
  FDRE \xor_ln124_287_reg_30401_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_287_fu_21385_p2[7]),
        .Q(xor_ln124_287_reg_30401[7]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_27610_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_3720_p2[0]),
        .Q(xor_ln124_28_reg_27610[0]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_27610_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_3720_p2[1]),
        .Q(xor_ln124_28_reg_27610[1]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_27610_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_3720_p2[2]),
        .Q(xor_ln124_28_reg_27610[2]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_27610_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_3720_p2[3]),
        .Q(xor_ln124_28_reg_27610[3]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_27610_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_3720_p2[4]),
        .Q(xor_ln124_28_reg_27610[4]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_27610_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_3720_p2[5]),
        .Q(xor_ln124_28_reg_27610[5]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_27610_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_3720_p2[6]),
        .Q(xor_ln124_28_reg_27610[6]),
        .R(1'b0));
  FDRE \xor_ln124_28_reg_27610_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_28_fu_3720_p2[7]),
        .Q(xor_ln124_28_reg_27610[7]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_30722_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_292_fu_23301_p2[0]),
        .Q(xor_ln124_292_reg_30722[0]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_30722_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_292_fu_23301_p2[1]),
        .Q(xor_ln124_292_reg_30722[1]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_30722_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_292_fu_23301_p2[2]),
        .Q(xor_ln124_292_reg_30722[2]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_30722_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_292_fu_23301_p2[3]),
        .Q(xor_ln124_292_reg_30722[3]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_30722_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_292_fu_23301_p2[4]),
        .Q(xor_ln124_292_reg_30722[4]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_30722_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_292_fu_23301_p2[5]),
        .Q(xor_ln124_292_reg_30722[5]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_30722_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_292_fu_23301_p2[6]),
        .Q(xor_ln124_292_reg_30722[6]),
        .R(1'b0));
  FDRE \xor_ln124_292_reg_30722_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_292_fu_23301_p2[7]),
        .Q(xor_ln124_292_reg_30722[7]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_30727_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_293_fu_23328_p2[0]),
        .Q(xor_ln124_293_reg_30727[0]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_30727_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_293_fu_23328_p2[1]),
        .Q(xor_ln124_293_reg_30727[1]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_30727_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_293_fu_23328_p2[2]),
        .Q(xor_ln124_293_reg_30727[2]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_30727_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_293_fu_23328_p2[3]),
        .Q(xor_ln124_293_reg_30727[3]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_30727_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_293_fu_23328_p2[4]),
        .Q(xor_ln124_293_reg_30727[4]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_30727_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_293_fu_23328_p2[5]),
        .Q(xor_ln124_293_reg_30727[5]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_30727_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_293_fu_23328_p2[6]),
        .Q(xor_ln124_293_reg_30727[6]),
        .R(1'b0));
  FDRE \xor_ln124_293_reg_30727_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_293_fu_23328_p2[7]),
        .Q(xor_ln124_293_reg_30727[7]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_30732_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_294_fu_23355_p2[0]),
        .Q(xor_ln124_294_reg_30732[0]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_30732_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_294_fu_23355_p2[1]),
        .Q(xor_ln124_294_reg_30732[1]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_30732_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_294_fu_23355_p2[2]),
        .Q(xor_ln124_294_reg_30732[2]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_30732_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_294_fu_23355_p2[3]),
        .Q(xor_ln124_294_reg_30732[3]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_30732_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_294_fu_23355_p2[4]),
        .Q(xor_ln124_294_reg_30732[4]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_30732_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_294_fu_23355_p2[5]),
        .Q(xor_ln124_294_reg_30732[5]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_30732_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_294_fu_23355_p2[6]),
        .Q(xor_ln124_294_reg_30732[6]),
        .R(1'b0));
  FDRE \xor_ln124_294_reg_30732_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_294_fu_23355_p2[7]),
        .Q(xor_ln124_294_reg_30732[7]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_30737_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_295_fu_23382_p2[0]),
        .Q(xor_ln124_295_reg_30737[0]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_30737_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_295_fu_23382_p2[1]),
        .Q(xor_ln124_295_reg_30737[1]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_30737_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_295_fu_23382_p2[2]),
        .Q(xor_ln124_295_reg_30737[2]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_30737_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_295_fu_23382_p2[3]),
        .Q(xor_ln124_295_reg_30737[3]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_30737_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_295_fu_23382_p2[4]),
        .Q(xor_ln124_295_reg_30737[4]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_30737_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_295_fu_23382_p2[5]),
        .Q(xor_ln124_295_reg_30737[5]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_30737_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_295_fu_23382_p2[6]),
        .Q(xor_ln124_295_reg_30737[6]),
        .R(1'b0));
  FDRE \xor_ln124_295_reg_30737_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(xor_ln124_295_fu_23382_p2[7]),
        .Q(xor_ln124_295_reg_30737[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_29_reg_27616[2]_i_2 
       (.I0(x_assign_13_reg_27573[2]),
        .I1(x_assign_15_reg_27499[2]),
        .O(\xor_ln124_29_reg_27616[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_29_reg_27616[5]_i_2 
       (.I0(or_ln134_5_fu_3596_p3[6]),
        .I1(x_assign_15_reg_27499[5]),
        .O(\xor_ln124_29_reg_27616[5]_i_2_n_0 ));
  FDRE \xor_ln124_29_reg_27616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_3747_p2[0]),
        .Q(xor_ln124_29_reg_27616[0]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_27616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_3747_p2[1]),
        .Q(xor_ln124_29_reg_27616[1]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_27616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_3747_p2[2]),
        .Q(xor_ln124_29_reg_27616[2]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_27616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_3747_p2[3]),
        .Q(xor_ln124_29_reg_27616[3]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_27616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_3747_p2[4]),
        .Q(xor_ln124_29_reg_27616[4]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_27616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_3747_p2[5]),
        .Q(xor_ln124_29_reg_27616[5]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_27616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_3747_p2[6]),
        .Q(xor_ln124_29_reg_27616[6]),
        .R(1'b0));
  FDRE \xor_ln124_29_reg_27616_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_29_fu_3747_p2[7]),
        .Q(xor_ln124_29_reg_27616[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[0]_i_1 
       (.I0(xor_ln124_236_reg_29822[0]),
        .I1(reg_2123[0]),
        .I2(x_assign_199_reg_30448[0]),
        .I3(\xor_ln124_300_reg_30574[0]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[0]),
        .I5(x_assign_199_reg_30448[6]),
        .O(xor_ln124_300_fu_22433_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[0]_i_2 
       (.I0(\reg_2146_reg_n_0_[0] ),
        .I1(x_assign_198_reg_30442[0]),
        .I2(or_ln134_144_fu_22393_p3[1]),
        .I3(x_assign_216_reg_30490[0]),
        .I4(x_assign_218_reg_30512[7]),
        .I5(or_ln134_143_fu_22387_p3[0]),
        .O(\xor_ln124_300_reg_30574[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[6]_i_1 
       (.I0(xor_ln124_236_reg_29822[6]),
        .I1(reg_2123[6]),
        .I2(x_assign_199_reg_30448[6]),
        .I3(\xor_ln124_300_reg_30574[6]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[6]),
        .I5(or_ln134_132_fu_22217_p3[6]),
        .O(xor_ln124_300_fu_22433_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[6]_i_2 
       (.I0(\reg_2146_reg_n_0_[6] ),
        .I1(x_assign_198_reg_30442[6]),
        .I2(or_ln134_144_fu_22393_p3[7]),
        .I3(x_assign_216_reg_30490[6]),
        .I4(or_ln134_144_fu_22393_p3[6]),
        .I5(or_ln134_143_fu_22387_p3[6]),
        .O(\xor_ln124_300_reg_30574[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[7]_i_1 
       (.I0(xor_ln124_236_reg_29822[7]),
        .I1(reg_2123[7]),
        .I2(x_assign_199_reg_30448[7]),
        .I3(\xor_ln124_300_reg_30574[7]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[7]),
        .I5(or_ln134_132_fu_22217_p3[7]),
        .O(xor_ln124_300_fu_22433_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[7]_i_2 
       (.I0(\reg_2146_reg_n_0_[7] ),
        .I1(x_assign_198_reg_30442[7]),
        .I2(x_assign_218_reg_30512[7]),
        .I3(x_assign_216_reg_30490[7]),
        .I4(or_ln134_144_fu_22393_p3[7]),
        .I5(or_ln134_143_fu_22387_p3[7]),
        .O(\xor_ln124_300_reg_30574[7]_i_2_n_0 ));
  FDRE \xor_ln124_300_reg_30574_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22433_p2[0]),
        .Q(xor_ln124_300_reg_30574[0]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_30574_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22433_p2[1]),
        .Q(xor_ln124_300_reg_30574[1]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_30574_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22433_p2[2]),
        .Q(xor_ln124_300_reg_30574[2]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_30574_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22433_p2[3]),
        .Q(xor_ln124_300_reg_30574[3]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_30574_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22433_p2[4]),
        .Q(xor_ln124_300_reg_30574[4]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_30574_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22433_p2[5]),
        .Q(xor_ln124_300_reg_30574[5]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_30574_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22433_p2[6]),
        .Q(xor_ln124_300_reg_30574[6]),
        .R(1'b0));
  FDRE \xor_ln124_300_reg_30574_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_300_fu_22433_p2[7]),
        .Q(xor_ln124_300_reg_30574[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[1]_i_1 
       (.I0(reg_2110[1]),
        .I1(xor_ln124_237_reg_29827[1]),
        .I2(x_assign_199_reg_30448[1]),
        .I3(\xor_ln124_301_reg_30579[1]_i_2_n_0 ),
        .I4(x_assign_201_reg_30464[7]),
        .I5(x_assign_198_reg_30442[7]),
        .O(xor_ln124_301_fu_22461_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[1]_i_2 
       (.I0(\reg_2170_reg_n_0_[1] ),
        .I1(x_assign_198_reg_30442[1]),
        .I2(or_ln134_144_fu_22393_p3[1]),
        .I3(or_ln134_143_fu_22387_p3[1]),
        .I4(x_assign_217_reg_30496[1]),
        .I5(x_assign_219_reg_30528[1]),
        .O(\xor_ln124_301_reg_30579[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[2]_i_1 
       (.I0(reg_2110[2]),
        .I1(xor_ln124_237_reg_29827[2]),
        .I2(x_assign_199_reg_30448[2]),
        .I3(\xor_ln124_301_reg_30579[2]_i_2_n_0 ),
        .I4(or_ln134_133_fu_22223_p3[2]),
        .I5(or_ln134_134_fu_22229_p3[2]),
        .O(xor_ln124_301_fu_22461_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[2]_i_2 
       (.I0(\reg_2170_reg_n_0_[2] ),
        .I1(x_assign_198_reg_30442[2]),
        .I2(or_ln134_144_fu_22393_p3[2]),
        .I3(or_ln134_143_fu_22387_p3[2]),
        .I4(x_assign_217_reg_30496[2]),
        .I5(x_assign_219_reg_30528[2]),
        .O(\xor_ln124_301_reg_30579[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[4]_i_1 
       (.I0(reg_2110[4]),
        .I1(xor_ln124_237_reg_29827[4]),
        .I2(or_ln134_132_fu_22217_p3[6]),
        .I3(\xor_ln124_301_reg_30579[4]_i_2_n_0 ),
        .I4(or_ln134_133_fu_22223_p3[4]),
        .I5(or_ln134_134_fu_22229_p3[4]),
        .O(xor_ln124_301_fu_22461_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[4]_i_2 
       (.I0(\reg_2170_reg_n_0_[4] ),
        .I1(x_assign_198_reg_30442[4]),
        .I2(or_ln134_144_fu_22393_p3[4]),
        .I3(or_ln134_143_fu_22387_p3[4]),
        .I4(or_ln134_143_fu_22387_p3[5]),
        .I5(or_ln134_145_fu_22399_p3[5]),
        .O(\xor_ln124_301_reg_30579[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[5]_i_1 
       (.I0(reg_2110[5]),
        .I1(xor_ln124_237_reg_29827[5]),
        .I2(or_ln134_132_fu_22217_p3[7]),
        .I3(\xor_ln124_301_reg_30579[5]_i_2_n_0 ),
        .I4(or_ln134_133_fu_22223_p3[5]),
        .I5(or_ln134_134_fu_22229_p3[5]),
        .O(xor_ln124_301_fu_22461_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[5]_i_2 
       (.I0(\reg_2170_reg_n_0_[5] ),
        .I1(x_assign_198_reg_30442[5]),
        .I2(or_ln134_144_fu_22393_p3[5]),
        .I3(or_ln134_143_fu_22387_p3[5]),
        .I4(or_ln134_143_fu_22387_p3[6]),
        .I5(or_ln134_145_fu_22399_p3[6]),
        .O(\xor_ln124_301_reg_30579[5]_i_2_n_0 ));
  FDRE \xor_ln124_301_reg_30579_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22461_p2[0]),
        .Q(xor_ln124_301_reg_30579[0]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_30579_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22461_p2[1]),
        .Q(xor_ln124_301_reg_30579[1]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_30579_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22461_p2[2]),
        .Q(xor_ln124_301_reg_30579[2]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_30579_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22461_p2[3]),
        .Q(xor_ln124_301_reg_30579[3]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_30579_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22461_p2[4]),
        .Q(xor_ln124_301_reg_30579[4]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_30579_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22461_p2[5]),
        .Q(xor_ln124_301_reg_30579[5]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_30579_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22461_p2[6]),
        .Q(xor_ln124_301_reg_30579[6]),
        .R(1'b0));
  FDRE \xor_ln124_301_reg_30579_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_301_fu_22461_p2[7]),
        .Q(xor_ln124_301_reg_30579[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[2]_i_1 
       (.I0(\reg_2138_reg_n_0_[2] ),
        .I1(xor_ln124_238_reg_29832[2]),
        .I2(or_ln134_131_fu_22211_p3[2]),
        .I3(\xor_ln124_302_reg_30584[2]_i_2_n_0 ),
        .I4(x_assign_196_reg_30426[2]),
        .I5(x_assign_201_reg_30464[2]),
        .O(xor_ln124_302_fu_22489_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[2]_i_2 
       (.I0(reg_2155[2]),
        .I1(or_ln134_132_fu_22217_p3[2]),
        .I2(x_assign_218_reg_30512[2]),
        .I3(x_assign_216_reg_30490[2]),
        .I4(or_ln134_145_fu_22399_p3[2]),
        .I5(or_ln134_146_fu_22405_p3[2]),
        .O(\xor_ln124_302_reg_30584[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[5]_i_1 
       (.I0(\reg_2138_reg_n_0_[5] ),
        .I1(xor_ln124_238_reg_29832[5]),
        .I2(or_ln134_131_fu_22211_p3[5]),
        .I3(\xor_ln124_302_reg_30584[5]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[7]),
        .I5(or_ln134_133_fu_22223_p3[7]),
        .O(xor_ln124_302_fu_22489_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[5]_i_2 
       (.I0(reg_2155[5]),
        .I1(or_ln134_132_fu_22217_p3[5]),
        .I2(or_ln134_144_fu_22393_p3[6]),
        .I3(x_assign_216_reg_30490[5]),
        .I4(or_ln134_145_fu_22399_p3[5]),
        .I5(x_assign_216_reg_30490[4]),
        .O(\xor_ln124_302_reg_30584[5]_i_2_n_0 ));
  FDRE \xor_ln124_302_reg_30584_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22489_p2[0]),
        .Q(xor_ln124_302_reg_30584[0]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_30584_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22489_p2[1]),
        .Q(xor_ln124_302_reg_30584[1]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_30584_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22489_p2[2]),
        .Q(xor_ln124_302_reg_30584[2]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_30584_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22489_p2[3]),
        .Q(xor_ln124_302_reg_30584[3]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_30584_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22489_p2[4]),
        .Q(xor_ln124_302_reg_30584[4]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_30584_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22489_p2[5]),
        .Q(xor_ln124_302_reg_30584[5]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_30584_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22489_p2[6]),
        .Q(xor_ln124_302_reg_30584[6]),
        .R(1'b0));
  FDRE \xor_ln124_302_reg_30584_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_302_fu_22489_p2[7]),
        .Q(xor_ln124_302_reg_30584[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[0]_i_1 
       (.I0(\reg_2130_reg_n_0_[0] ),
        .I1(xor_ln124_239_reg_29837[0]),
        .I2(x_assign_201_reg_30464[6]),
        .I3(\xor_ln124_303_reg_30589[0]_i_2_n_0 ),
        .I4(x_assign_196_reg_30426[0]),
        .I5(x_assign_201_reg_30464[0]),
        .O(xor_ln124_303_fu_22517_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[0]_i_2 
       (.I0(reg_2178[0]),
        .I1(x_assign_198_reg_30442[6]),
        .I2(or_ln134_143_fu_22387_p3[1]),
        .I3(or_ln134_145_fu_22399_p3[1]),
        .I4(x_assign_219_reg_30528[7]),
        .I5(x_assign_216_reg_30490[7]),
        .O(\xor_ln124_303_reg_30589[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[1]_i_1 
       (.I0(\reg_2130_reg_n_0_[1] ),
        .I1(xor_ln124_239_reg_29837[1]),
        .I2(x_assign_201_reg_30464[7]),
        .I3(\xor_ln124_303_reg_30589[1]_i_2_n_0 ),
        .I4(x_assign_196_reg_30426[1]),
        .I5(x_assign_201_reg_30464[1]),
        .O(xor_ln124_303_fu_22517_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[1]_i_2 
       (.I0(reg_2178[1]),
        .I1(x_assign_198_reg_30442[7]),
        .I2(x_assign_217_reg_30496[1]),
        .I3(x_assign_219_reg_30528[1]),
        .I4(or_ln134_145_fu_22399_p3[1]),
        .I5(x_assign_216_reg_30490[0]),
        .O(\xor_ln124_303_reg_30589[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[2]_i_1 
       (.I0(\reg_2130_reg_n_0_[2] ),
        .I1(xor_ln124_239_reg_29837[2]),
        .I2(or_ln134_133_fu_22223_p3[2]),
        .I3(\xor_ln124_303_reg_30589[2]_i_2_n_0 ),
        .I4(x_assign_196_reg_30426[2]),
        .I5(x_assign_201_reg_30464[2]),
        .O(xor_ln124_303_fu_22517_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[2]_i_2 
       (.I0(reg_2178[2]),
        .I1(or_ln134_134_fu_22229_p3[2]),
        .I2(x_assign_217_reg_30496[2]),
        .I3(x_assign_219_reg_30528[2]),
        .I4(or_ln134_145_fu_22399_p3[2]),
        .I5(or_ln134_146_fu_22405_p3[2]),
        .O(\xor_ln124_303_reg_30589[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[3]_i_1 
       (.I0(\reg_2130_reg_n_0_[3] ),
        .I1(xor_ln124_239_reg_29837[3]),
        .I2(or_ln134_133_fu_22223_p3[3]),
        .I3(\xor_ln124_303_reg_30589[3]_i_2_n_0 ),
        .I4(x_assign_196_reg_30426[3]),
        .I5(x_assign_201_reg_30464[3]),
        .O(xor_ln124_303_fu_22517_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[3]_i_2 
       (.I0(reg_2178[3]),
        .I1(or_ln134_134_fu_22229_p3[3]),
        .I2(x_assign_217_reg_30496[3]),
        .I3(x_assign_219_reg_30528[3]),
        .I4(or_ln134_145_fu_22399_p3[3]),
        .I5(or_ln134_146_fu_22405_p3[3]),
        .O(\xor_ln124_303_reg_30589[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[4]_i_1 
       (.I0(\reg_2130_reg_n_0_[4] ),
        .I1(xor_ln124_239_reg_29837[4]),
        .I2(or_ln134_133_fu_22223_p3[4]),
        .I3(\xor_ln124_303_reg_30589[4]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[6]),
        .I5(x_assign_201_reg_30464[4]),
        .O(xor_ln124_303_fu_22517_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[4]_i_2 
       (.I0(reg_2178[4]),
        .I1(or_ln134_134_fu_22229_p3[4]),
        .I2(or_ln134_143_fu_22387_p3[5]),
        .I3(or_ln134_145_fu_22399_p3[5]),
        .I4(or_ln134_145_fu_22399_p3[4]),
        .I5(or_ln134_146_fu_22405_p3[4]),
        .O(\xor_ln124_303_reg_30589[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[5]_i_1 
       (.I0(\reg_2130_reg_n_0_[5] ),
        .I1(xor_ln124_239_reg_29837[5]),
        .I2(or_ln134_133_fu_22223_p3[5]),
        .I3(\xor_ln124_303_reg_30589[5]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[7]),
        .I5(or_ln134_133_fu_22223_p3[7]),
        .O(xor_ln124_303_fu_22517_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[5]_i_2 
       (.I0(reg_2178[5]),
        .I1(or_ln134_134_fu_22229_p3[5]),
        .I2(or_ln134_143_fu_22387_p3[6]),
        .I3(or_ln134_145_fu_22399_p3[6]),
        .I4(or_ln134_145_fu_22399_p3[5]),
        .I5(x_assign_216_reg_30490[4]),
        .O(\xor_ln124_303_reg_30589[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[6]_i_1 
       (.I0(\reg_2130_reg_n_0_[6] ),
        .I1(xor_ln124_239_reg_29837[6]),
        .I2(x_assign_201_reg_30464[4]),
        .I3(\xor_ln124_303_reg_30589[6]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[0]),
        .I5(x_assign_201_reg_30464[6]),
        .O(xor_ln124_303_fu_22517_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[6]_i_2 
       (.I0(reg_2178[6]),
        .I1(x_assign_198_reg_30442[4]),
        .I2(or_ln134_143_fu_22387_p3[7]),
        .I3(or_ln134_145_fu_22399_p3[7]),
        .I4(or_ln134_145_fu_22399_p3[6]),
        .I5(x_assign_216_reg_30490[5]),
        .O(\xor_ln124_303_reg_30589[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[7]_i_1 
       (.I0(\reg_2130_reg_n_0_[7] ),
        .I1(xor_ln124_239_reg_29837[7]),
        .I2(or_ln134_133_fu_22223_p3[7]),
        .I3(\xor_ln124_303_reg_30589[7]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[1]),
        .I5(x_assign_201_reg_30464[7]),
        .O(xor_ln124_303_fu_22517_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_303_reg_30589[7]_i_2 
       (.I0(reg_2178[7]),
        .I1(x_assign_198_reg_30442[5]),
        .I2(or_ln134_143_fu_22387_p3[0]),
        .I3(x_assign_219_reg_30528[7]),
        .I4(or_ln134_145_fu_22399_p3[7]),
        .I5(x_assign_216_reg_30490[6]),
        .O(\xor_ln124_303_reg_30589[7]_i_2_n_0 ));
  FDRE \xor_ln124_303_reg_30589_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_303_fu_22517_p2[0]),
        .Q(xor_ln124_303_reg_30589[0]),
        .R(1'b0));
  FDRE \xor_ln124_303_reg_30589_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_303_fu_22517_p2[1]),
        .Q(xor_ln124_303_reg_30589[1]),
        .R(1'b0));
  FDRE \xor_ln124_303_reg_30589_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_303_fu_22517_p2[2]),
        .Q(xor_ln124_303_reg_30589[2]),
        .R(1'b0));
  FDRE \xor_ln124_303_reg_30589_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_303_fu_22517_p2[3]),
        .Q(xor_ln124_303_reg_30589[3]),
        .R(1'b0));
  FDRE \xor_ln124_303_reg_30589_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_303_fu_22517_p2[4]),
        .Q(xor_ln124_303_reg_30589[4]),
        .R(1'b0));
  FDRE \xor_ln124_303_reg_30589_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_303_fu_22517_p2[5]),
        .Q(xor_ln124_303_reg_30589[5]),
        .R(1'b0));
  FDRE \xor_ln124_303_reg_30589_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_303_fu_22517_p2[6]),
        .Q(xor_ln124_303_reg_30589[6]),
        .R(1'b0));
  FDRE \xor_ln124_303_reg_30589_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_303_fu_22517_p2[7]),
        .Q(xor_ln124_303_reg_30589[7]),
        .R(1'b0));
  FDRE \xor_ln124_308_reg_30855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_308_fu_24171_p2[0]),
        .Q(xor_ln124_308_reg_30855[0]),
        .R(1'b0));
  FDRE \xor_ln124_308_reg_30855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_308_fu_24171_p2[1]),
        .Q(xor_ln124_308_reg_30855[1]),
        .R(1'b0));
  FDRE \xor_ln124_308_reg_30855_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_308_fu_24171_p2[2]),
        .Q(xor_ln124_308_reg_30855[2]),
        .R(1'b0));
  FDRE \xor_ln124_308_reg_30855_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_308_fu_24171_p2[3]),
        .Q(xor_ln124_308_reg_30855[3]),
        .R(1'b0));
  FDRE \xor_ln124_308_reg_30855_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_308_fu_24171_p2[4]),
        .Q(xor_ln124_308_reg_30855[4]),
        .R(1'b0));
  FDRE \xor_ln124_308_reg_30855_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_308_fu_24171_p2[5]),
        .Q(xor_ln124_308_reg_30855[5]),
        .R(1'b0));
  FDRE \xor_ln124_308_reg_30855_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_308_fu_24171_p2[6]),
        .Q(xor_ln124_308_reg_30855[6]),
        .R(1'b0));
  FDRE \xor_ln124_308_reg_30855_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_308_fu_24171_p2[7]),
        .Q(xor_ln124_308_reg_30855[7]),
        .R(1'b0));
  FDRE \xor_ln124_309_reg_30860_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_309_fu_24198_p2[0]),
        .Q(xor_ln124_309_reg_30860[0]),
        .R(1'b0));
  FDRE \xor_ln124_309_reg_30860_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_309_fu_24198_p2[1]),
        .Q(xor_ln124_309_reg_30860[1]),
        .R(1'b0));
  FDRE \xor_ln124_309_reg_30860_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_309_fu_24198_p2[2]),
        .Q(xor_ln124_309_reg_30860[2]),
        .R(1'b0));
  FDRE \xor_ln124_309_reg_30860_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_309_fu_24198_p2[3]),
        .Q(xor_ln124_309_reg_30860[3]),
        .R(1'b0));
  FDRE \xor_ln124_309_reg_30860_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_309_fu_24198_p2[4]),
        .Q(xor_ln124_309_reg_30860[4]),
        .R(1'b0));
  FDRE \xor_ln124_309_reg_30860_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_309_fu_24198_p2[5]),
        .Q(xor_ln124_309_reg_30860[5]),
        .R(1'b0));
  FDRE \xor_ln124_309_reg_30860_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_309_fu_24198_p2[6]),
        .Q(xor_ln124_309_reg_30860[6]),
        .R(1'b0));
  FDRE \xor_ln124_309_reg_30860_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_309_fu_24198_p2[7]),
        .Q(xor_ln124_309_reg_30860[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_30_reg_27622[2]_i_2 
       (.I0(or_ln134_10_fu_3692_p3[2]),
        .I1(or_ln134_8_fu_3686_p3[2]),
        .O(\xor_ln124_30_reg_27622[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_30_reg_27622[3]_i_2 
       (.I0(or_ln134_10_fu_3692_p3[3]),
        .I1(or_ln134_8_fu_3686_p3[3]),
        .O(\xor_ln124_30_reg_27622[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_30_reg_27622[4]_i_2 
       (.I0(or_ln134_10_fu_3692_p3[4]),
        .I1(or_ln134_8_fu_3686_p3[4]),
        .O(\xor_ln124_30_reg_27622[4]_i_2_n_0 ));
  FDRE \xor_ln124_30_reg_27622_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_3775_p2[0]),
        .Q(xor_ln124_30_reg_27622[0]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_27622_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_3775_p2[1]),
        .Q(xor_ln124_30_reg_27622[1]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_27622_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_3775_p2[2]),
        .Q(xor_ln124_30_reg_27622[2]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_27622_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_3775_p2[3]),
        .Q(xor_ln124_30_reg_27622[3]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_27622_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_3775_p2[4]),
        .Q(xor_ln124_30_reg_27622[4]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_27622_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_3775_p2[5]),
        .Q(xor_ln124_30_reg_27622[5]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_27622_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_3775_p2[6]),
        .Q(xor_ln124_30_reg_27622[6]),
        .R(1'b0));
  FDRE \xor_ln124_30_reg_27622_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_30_fu_3775_p2[7]),
        .Q(xor_ln124_30_reg_27622[7]),
        .R(1'b0));
  FDRE \xor_ln124_310_reg_30865_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_310_fu_24225_p2[0]),
        .Q(xor_ln124_310_reg_30865[0]),
        .R(1'b0));
  FDRE \xor_ln124_310_reg_30865_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_310_fu_24225_p2[1]),
        .Q(xor_ln124_310_reg_30865[1]),
        .R(1'b0));
  FDRE \xor_ln124_310_reg_30865_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_310_fu_24225_p2[2]),
        .Q(xor_ln124_310_reg_30865[2]),
        .R(1'b0));
  FDRE \xor_ln124_310_reg_30865_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_310_fu_24225_p2[3]),
        .Q(xor_ln124_310_reg_30865[3]),
        .R(1'b0));
  FDRE \xor_ln124_310_reg_30865_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_310_fu_24225_p2[4]),
        .Q(xor_ln124_310_reg_30865[4]),
        .R(1'b0));
  FDRE \xor_ln124_310_reg_30865_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_310_fu_24225_p2[5]),
        .Q(xor_ln124_310_reg_30865[5]),
        .R(1'b0));
  FDRE \xor_ln124_310_reg_30865_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_310_fu_24225_p2[6]),
        .Q(xor_ln124_310_reg_30865[6]),
        .R(1'b0));
  FDRE \xor_ln124_310_reg_30865_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_310_fu_24225_p2[7]),
        .Q(xor_ln124_310_reg_30865[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_311_reg_30870[0]_i_1 
       (.I0(xor_ln124_271_reg_30213[0]),
        .I1(\reg_2163_reg_n_0_[0] ),
        .I2(x_assign_225_reg_30805[0]),
        .I3(x_assign_220_reg_30767[0]),
        .I4(or_ln134_149_fu_24138_p3[0]),
        .I5(x_assign_222_reg_30783[6]),
        .O(xor_ln124_311_fu_24252_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_311_reg_30870[1]_i_1 
       (.I0(xor_ln124_271_reg_30213[1]),
        .I1(\reg_2163_reg_n_0_[1] ),
        .I2(x_assign_225_reg_30805[1]),
        .I3(x_assign_220_reg_30767[1]),
        .I4(or_ln134_149_fu_24138_p3[1]),
        .I5(x_assign_222_reg_30783[7]),
        .O(xor_ln124_311_fu_24252_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_311_reg_30870[2]_i_1 
       (.I0(xor_ln124_271_reg_30213[2]),
        .I1(\reg_2163_reg_n_0_[2] ),
        .I2(x_assign_225_reg_30805[2]),
        .I3(x_assign_220_reg_30767[2]),
        .I4(or_ln134_149_fu_24138_p3[2]),
        .I5(or_ln134_150_fu_24144_p3[2]),
        .O(xor_ln124_311_fu_24252_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_311_reg_30870[3]_i_1 
       (.I0(xor_ln124_271_reg_30213[3]),
        .I1(\reg_2163_reg_n_0_[3] ),
        .I2(x_assign_225_reg_30805[3]),
        .I3(x_assign_220_reg_30767[3]),
        .I4(or_ln134_149_fu_24138_p3[3]),
        .I5(or_ln134_150_fu_24144_p3[3]),
        .O(xor_ln124_311_fu_24252_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_311_reg_30870[4]_i_1 
       (.I0(xor_ln124_271_reg_30213[4]),
        .I1(\reg_2163_reg_n_0_[4] ),
        .I2(or_ln134_149_fu_24138_p3[6]),
        .I3(or_ln134_147_fu_24126_p3[6]),
        .I4(or_ln134_149_fu_24138_p3[4]),
        .I5(or_ln134_150_fu_24144_p3[4]),
        .O(xor_ln124_311_fu_24252_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_311_reg_30870[5]_i_1 
       (.I0(xor_ln124_271_reg_30213[5]),
        .I1(\reg_2163_reg_n_0_[5] ),
        .I2(or_ln134_149_fu_24138_p3[7]),
        .I3(or_ln134_147_fu_24126_p3[7]),
        .I4(or_ln134_149_fu_24138_p3[5]),
        .I5(or_ln134_150_fu_24144_p3[5]),
        .O(xor_ln124_311_fu_24252_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_311_reg_30870[6]_i_1 
       (.I0(xor_ln124_271_reg_30213[6]),
        .I1(\reg_2163_reg_n_0_[6] ),
        .I2(or_ln134_149_fu_24138_p3[0]),
        .I3(x_assign_220_reg_30767[6]),
        .I4(or_ln134_149_fu_24138_p3[6]),
        .I5(or_ln134_150_fu_24144_p3[6]),
        .O(xor_ln124_311_fu_24252_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_311_reg_30870[7]_i_1 
       (.I0(xor_ln124_271_reg_30213[7]),
        .I1(\reg_2163_reg_n_0_[7] ),
        .I2(or_ln134_149_fu_24138_p3[1]),
        .I3(x_assign_220_reg_30767[7]),
        .I4(or_ln134_149_fu_24138_p3[7]),
        .I5(or_ln134_150_fu_24144_p3[7]),
        .O(xor_ln124_311_fu_24252_p2[7]));
  FDRE \xor_ln124_311_reg_30870_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_311_fu_24252_p2[0]),
        .Q(xor_ln124_311_reg_30870[0]),
        .R(1'b0));
  FDRE \xor_ln124_311_reg_30870_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_311_fu_24252_p2[1]),
        .Q(xor_ln124_311_reg_30870[1]),
        .R(1'b0));
  FDRE \xor_ln124_311_reg_30870_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_311_fu_24252_p2[2]),
        .Q(xor_ln124_311_reg_30870[2]),
        .R(1'b0));
  FDRE \xor_ln124_311_reg_30870_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_311_fu_24252_p2[3]),
        .Q(xor_ln124_311_reg_30870[3]),
        .R(1'b0));
  FDRE \xor_ln124_311_reg_30870_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_311_fu_24252_p2[4]),
        .Q(xor_ln124_311_reg_30870[4]),
        .R(1'b0));
  FDRE \xor_ln124_311_reg_30870_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_311_fu_24252_p2[5]),
        .Q(xor_ln124_311_reg_30870[5]),
        .R(1'b0));
  FDRE \xor_ln124_311_reg_30870_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_311_fu_24252_p2[6]),
        .Q(xor_ln124_311_reg_30870[6]),
        .R(1'b0));
  FDRE \xor_ln124_311_reg_30870_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage6),
        .D(xor_ln124_311_fu_24252_p2[7]),
        .Q(xor_ln124_311_reg_30870[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_316_reg_30831[3]_i_2 
       (.I0(reg_2202[3]),
        .I1(or_ln134_151_fu_23914_p3[3]),
        .O(\xor_ln124_316_reg_30831[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_316_reg_30831[4]_i_2 
       (.I0(reg_2202[4]),
        .I1(or_ln134_151_fu_23914_p3[4]),
        .O(\xor_ln124_316_reg_30831[4]_i_2_n_0 ));
  FDRE \xor_ln124_316_reg_30831_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_316_fu_24038_p2[0]),
        .Q(xor_ln124_316_reg_30831[0]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_30831_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_316_fu_24038_p2[1]),
        .Q(xor_ln124_316_reg_30831[1]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_30831_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_316_fu_24038_p2[2]),
        .Q(xor_ln124_316_reg_30831[2]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_30831_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_316_fu_24038_p2[3]),
        .Q(xor_ln124_316_reg_30831[3]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_30831_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_316_fu_24038_p2[4]),
        .Q(xor_ln124_316_reg_30831[4]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_30831_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_316_fu_24038_p2[5]),
        .Q(xor_ln124_316_reg_30831[5]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_30831_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_316_fu_24038_p2[6]),
        .Q(xor_ln124_316_reg_30831[6]),
        .R(1'b0));
  FDRE \xor_ln124_316_reg_30831_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_316_fu_24038_p2[7]),
        .Q(xor_ln124_316_reg_30831[7]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_30837_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_317_fu_24065_p2[0]),
        .Q(xor_ln124_317_reg_30837[0]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_30837_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_317_fu_24065_p2[1]),
        .Q(xor_ln124_317_reg_30837[1]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_30837_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_317_fu_24065_p2[2]),
        .Q(xor_ln124_317_reg_30837[2]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_30837_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_317_fu_24065_p2[3]),
        .Q(xor_ln124_317_reg_30837[3]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_30837_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_317_fu_24065_p2[4]),
        .Q(xor_ln124_317_reg_30837[4]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_30837_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_317_fu_24065_p2[5]),
        .Q(xor_ln124_317_reg_30837[5]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_30837_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_317_fu_24065_p2[6]),
        .Q(xor_ln124_317_reg_30837[6]),
        .R(1'b0));
  FDRE \xor_ln124_317_reg_30837_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_317_fu_24065_p2[7]),
        .Q(xor_ln124_317_reg_30837[7]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_30843_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_318_fu_24093_p2[0]),
        .Q(xor_ln124_318_reg_30843[0]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_30843_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_318_fu_24093_p2[1]),
        .Q(xor_ln124_318_reg_30843[1]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_30843_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_318_fu_24093_p2[2]),
        .Q(xor_ln124_318_reg_30843[2]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_30843_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_318_fu_24093_p2[3]),
        .Q(xor_ln124_318_reg_30843[3]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_30843_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_318_fu_24093_p2[4]),
        .Q(xor_ln124_318_reg_30843[4]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_30843_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_318_fu_24093_p2[5]),
        .Q(xor_ln124_318_reg_30843[5]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_30843_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_318_fu_24093_p2[6]),
        .Q(xor_ln124_318_reg_30843[6]),
        .R(1'b0));
  FDRE \xor_ln124_318_reg_30843_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_318_fu_24093_p2[7]),
        .Q(xor_ln124_318_reg_30843[7]),
        .R(1'b0));
  FDRE \xor_ln124_319_reg_30849_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_319_fu_24120_p2[0]),
        .Q(xor_ln124_319_reg_30849[0]),
        .R(1'b0));
  FDRE \xor_ln124_319_reg_30849_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_319_fu_24120_p2[1]),
        .Q(xor_ln124_319_reg_30849[1]),
        .R(1'b0));
  FDRE \xor_ln124_319_reg_30849_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_319_fu_24120_p2[2]),
        .Q(xor_ln124_319_reg_30849[2]),
        .R(1'b0));
  FDRE \xor_ln124_319_reg_30849_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_319_fu_24120_p2[3]),
        .Q(xor_ln124_319_reg_30849[3]),
        .R(1'b0));
  FDRE \xor_ln124_319_reg_30849_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_319_fu_24120_p2[4]),
        .Q(xor_ln124_319_reg_30849[4]),
        .R(1'b0));
  FDRE \xor_ln124_319_reg_30849_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_319_fu_24120_p2[5]),
        .Q(xor_ln124_319_reg_30849[5]),
        .R(1'b0));
  FDRE \xor_ln124_319_reg_30849_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_319_fu_24120_p2[6]),
        .Q(xor_ln124_319_reg_30849[6]),
        .R(1'b0));
  FDRE \xor_ln124_319_reg_30849_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_319_fu_24120_p2[7]),
        .Q(xor_ln124_319_reg_30849[7]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_27628_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_3802_p2[0]),
        .Q(xor_ln124_31_reg_27628[0]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_27628_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_3802_p2[1]),
        .Q(xor_ln124_31_reg_27628[1]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_27628_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_3802_p2[2]),
        .Q(xor_ln124_31_reg_27628[2]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_27628_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_3802_p2[3]),
        .Q(xor_ln124_31_reg_27628[3]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_27628_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_3802_p2[4]),
        .Q(xor_ln124_31_reg_27628[4]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_27628_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_3802_p2[5]),
        .Q(xor_ln124_31_reg_27628[5]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_27628_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_3802_p2[6]),
        .Q(xor_ln124_31_reg_27628[6]),
        .R(1'b0));
  FDRE \xor_ln124_31_reg_27628_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_31_fu_3802_p2[7]),
        .Q(xor_ln124_31_reg_27628[7]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_31033_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_324_fu_25065_p2[0]),
        .Q(xor_ln124_324_reg_31033[0]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_31033_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_324_fu_25065_p2[1]),
        .Q(xor_ln124_324_reg_31033[1]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_31033_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_324_fu_25065_p2[2]),
        .Q(xor_ln124_324_reg_31033[2]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_31033_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_324_fu_25065_p2[3]),
        .Q(xor_ln124_324_reg_31033[3]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_31033_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_324_fu_25065_p2[4]),
        .Q(xor_ln124_324_reg_31033[4]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_31033_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_324_fu_25065_p2[5]),
        .Q(xor_ln124_324_reg_31033[5]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_31033_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_324_fu_25065_p2[6]),
        .Q(xor_ln124_324_reg_31033[6]),
        .R(1'b0));
  FDRE \xor_ln124_324_reg_31033_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_324_fu_25065_p2[7]),
        .Q(xor_ln124_324_reg_31033[7]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_30974_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_325_fu_24827_p2[0]),
        .Q(xor_ln124_325_reg_30974[0]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_30974_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_325_fu_24827_p2[1]),
        .Q(xor_ln124_325_reg_30974[1]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_30974_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_325_fu_24827_p2[2]),
        .Q(xor_ln124_325_reg_30974[2]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_30974_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_325_fu_24827_p2[3]),
        .Q(xor_ln124_325_reg_30974[3]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_30974_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_325_fu_24827_p2[4]),
        .Q(xor_ln124_325_reg_30974[4]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_30974_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_325_fu_24827_p2[5]),
        .Q(xor_ln124_325_reg_30974[5]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_30974_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_325_fu_24827_p2[6]),
        .Q(xor_ln124_325_reg_30974[6]),
        .R(1'b0));
  FDRE \xor_ln124_325_reg_30974_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_325_fu_24827_p2[7]),
        .Q(xor_ln124_325_reg_30974[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_326_reg_31038[5]_i_1 
       (.I0(or_ln134_155_fu_25032_p3[5]),
        .I1(z_158_reg_30891[5]),
        .I2(or_ln134_157_fu_24793_p3[7]),
        .I3(or_ln134_155_fu_25032_p3[7]),
        .I4(or_ln134_156_fu_25038_p3[5]),
        .I5(xor_ln124_286_reg_30396[5]),
        .O(xor_ln124_326_fu_25091_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_326_reg_31038[6]_i_1 
       (.I0(or_ln134_155_fu_25032_p3[6]),
        .I1(z_158_reg_30891[6]),
        .I2(x_assign_237_reg_30923[6]),
        .I3(x_assign_232_reg_30901[6]),
        .I4(or_ln134_156_fu_25038_p3[6]),
        .I5(xor_ln124_286_reg_30396[6]),
        .O(xor_ln124_326_fu_25091_p2[6]));
  FDRE \xor_ln124_326_reg_31038_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_326_fu_25091_p2[0]),
        .Q(xor_ln124_326_reg_31038[0]),
        .R(1'b0));
  FDRE \xor_ln124_326_reg_31038_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_326_fu_25091_p2[1]),
        .Q(xor_ln124_326_reg_31038[1]),
        .R(1'b0));
  FDRE \xor_ln124_326_reg_31038_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_326_fu_25091_p2[2]),
        .Q(xor_ln124_326_reg_31038[2]),
        .R(1'b0));
  FDRE \xor_ln124_326_reg_31038_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_326_fu_25091_p2[3]),
        .Q(xor_ln124_326_reg_31038[3]),
        .R(1'b0));
  FDRE \xor_ln124_326_reg_31038_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_326_fu_25091_p2[4]),
        .Q(xor_ln124_326_reg_31038[4]),
        .R(1'b0));
  FDRE \xor_ln124_326_reg_31038_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_326_fu_25091_p2[5]),
        .Q(xor_ln124_326_reg_31038[5]),
        .R(1'b0));
  FDRE \xor_ln124_326_reg_31038_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_326_fu_25091_p2[6]),
        .Q(xor_ln124_326_reg_31038[6]),
        .R(1'b0));
  FDRE \xor_ln124_326_reg_31038_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_326_fu_25091_p2[7]),
        .Q(xor_ln124_326_reg_31038[7]),
        .R(1'b0));
  FDRE \xor_ln124_327_reg_30980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_327_fu_24854_p2[0]),
        .Q(xor_ln124_327_reg_30980[0]),
        .R(1'b0));
  FDRE \xor_ln124_327_reg_30980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_327_fu_24854_p2[1]),
        .Q(xor_ln124_327_reg_30980[1]),
        .R(1'b0));
  FDRE \xor_ln124_327_reg_30980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_327_fu_24854_p2[2]),
        .Q(xor_ln124_327_reg_30980[2]),
        .R(1'b0));
  FDRE \xor_ln124_327_reg_30980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_327_fu_24854_p2[3]),
        .Q(xor_ln124_327_reg_30980[3]),
        .R(1'b0));
  FDRE \xor_ln124_327_reg_30980_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_327_fu_24854_p2[4]),
        .Q(xor_ln124_327_reg_30980[4]),
        .R(1'b0));
  FDRE \xor_ln124_327_reg_30980_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_327_fu_24854_p2[5]),
        .Q(xor_ln124_327_reg_30980[5]),
        .R(1'b0));
  FDRE \xor_ln124_327_reg_30980_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_327_fu_24854_p2[6]),
        .Q(xor_ln124_327_reg_30980[6]),
        .R(1'b0));
  FDRE \xor_ln124_327_reg_30980_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage8),
        .D(xor_ln124_327_fu_24854_p2[7]),
        .Q(xor_ln124_327_reg_30980[7]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_31043_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_332_fu_25299_p2[0]),
        .Q(xor_ln124_332_reg_31043[0]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_31043_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_332_fu_25299_p2[1]),
        .Q(xor_ln124_332_reg_31043[1]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_31043_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_332_fu_25299_p2[2]),
        .Q(xor_ln124_332_reg_31043[2]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_31043_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_332_fu_25299_p2[3]),
        .Q(xor_ln124_332_reg_31043[3]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_31043_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_332_fu_25299_p2[4]),
        .Q(xor_ln124_332_reg_31043[4]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_31043_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_332_fu_25299_p2[5]),
        .Q(xor_ln124_332_reg_31043[5]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_31043_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_332_fu_25299_p2[6]),
        .Q(xor_ln124_332_reg_31043[6]),
        .R(1'b0));
  FDRE \xor_ln124_332_reg_31043_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_332_fu_25299_p2[7]),
        .Q(xor_ln124_332_reg_31043[7]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_31049_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_333_fu_25326_p2[0]),
        .Q(xor_ln124_333_reg_31049[0]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_31049_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_333_fu_25326_p2[1]),
        .Q(xor_ln124_333_reg_31049[1]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_31049_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_333_fu_25326_p2[2]),
        .Q(xor_ln124_333_reg_31049[2]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_31049_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_333_fu_25326_p2[3]),
        .Q(xor_ln124_333_reg_31049[3]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_31049_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_333_fu_25326_p2[4]),
        .Q(xor_ln124_333_reg_31049[4]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_31049_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_333_fu_25326_p2[5]),
        .Q(xor_ln124_333_reg_31049[5]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_31049_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_333_fu_25326_p2[6]),
        .Q(xor_ln124_333_reg_31049[6]),
        .R(1'b0));
  FDRE \xor_ln124_333_reg_31049_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_333_fu_25326_p2[7]),
        .Q(xor_ln124_333_reg_31049[7]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_31055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_334_fu_25354_p2[0]),
        .Q(xor_ln124_334_reg_31055[0]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_31055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_334_fu_25354_p2[1]),
        .Q(xor_ln124_334_reg_31055[1]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_31055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_334_fu_25354_p2[2]),
        .Q(xor_ln124_334_reg_31055[2]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_31055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_334_fu_25354_p2[3]),
        .Q(xor_ln124_334_reg_31055[3]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_31055_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_334_fu_25354_p2[4]),
        .Q(xor_ln124_334_reg_31055[4]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_31055_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_334_fu_25354_p2[5]),
        .Q(xor_ln124_334_reg_31055[5]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_31055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_334_fu_25354_p2[6]),
        .Q(xor_ln124_334_reg_31055[6]),
        .R(1'b0));
  FDRE \xor_ln124_334_reg_31055_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_334_fu_25354_p2[7]),
        .Q(xor_ln124_334_reg_31055[7]),
        .R(1'b0));
  FDRE \xor_ln124_335_reg_31061_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_335_fu_25382_p2[0]),
        .Q(xor_ln124_335_reg_31061[0]),
        .R(1'b0));
  FDRE \xor_ln124_335_reg_31061_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_335_fu_25382_p2[1]),
        .Q(xor_ln124_335_reg_31061[1]),
        .R(1'b0));
  FDRE \xor_ln124_335_reg_31061_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_335_fu_25382_p2[2]),
        .Q(xor_ln124_335_reg_31061[2]),
        .R(1'b0));
  FDRE \xor_ln124_335_reg_31061_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_335_fu_25382_p2[3]),
        .Q(xor_ln124_335_reg_31061[3]),
        .R(1'b0));
  FDRE \xor_ln124_335_reg_31061_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_335_fu_25382_p2[4]),
        .Q(xor_ln124_335_reg_31061[4]),
        .R(1'b0));
  FDRE \xor_ln124_335_reg_31061_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_335_fu_25382_p2[5]),
        .Q(xor_ln124_335_reg_31061[5]),
        .R(1'b0));
  FDRE \xor_ln124_335_reg_31061_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_335_fu_25382_p2[6]),
        .Q(xor_ln124_335_reg_31061[6]),
        .R(1'b0));
  FDRE \xor_ln124_335_reg_31061_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_335_fu_25382_p2[7]),
        .Q(xor_ln124_335_reg_31061[7]),
        .R(1'b0));
  FDRE \xor_ln124_340_reg_31166_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_340_fu_25977_p2[0]),
        .Q(xor_ln124_340_reg_31166[0]),
        .R(1'b0));
  FDRE \xor_ln124_340_reg_31166_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_340_fu_25977_p2[1]),
        .Q(xor_ln124_340_reg_31166[1]),
        .R(1'b0));
  FDRE \xor_ln124_340_reg_31166_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_340_fu_25977_p2[2]),
        .Q(xor_ln124_340_reg_31166[2]),
        .R(1'b0));
  FDRE \xor_ln124_340_reg_31166_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_340_fu_25977_p2[3]),
        .Q(xor_ln124_340_reg_31166[3]),
        .R(1'b0));
  FDRE \xor_ln124_340_reg_31166_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_340_fu_25977_p2[4]),
        .Q(xor_ln124_340_reg_31166[4]),
        .R(1'b0));
  FDRE \xor_ln124_340_reg_31166_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_340_fu_25977_p2[5]),
        .Q(xor_ln124_340_reg_31166[5]),
        .R(1'b0));
  FDRE \xor_ln124_340_reg_31166_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_340_fu_25977_p2[6]),
        .Q(xor_ln124_340_reg_31166[6]),
        .R(1'b0));
  FDRE \xor_ln124_340_reg_31166_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_340_fu_25977_p2[7]),
        .Q(xor_ln124_340_reg_31166[7]),
        .R(1'b0));
  FDRE \xor_ln124_341_reg_31171_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_341_fu_26004_p2[0]),
        .Q(xor_ln124_341_reg_31171[0]),
        .R(1'b0));
  FDRE \xor_ln124_341_reg_31171_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_341_fu_26004_p2[1]),
        .Q(xor_ln124_341_reg_31171[1]),
        .R(1'b0));
  FDRE \xor_ln124_341_reg_31171_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_341_fu_26004_p2[2]),
        .Q(xor_ln124_341_reg_31171[2]),
        .R(1'b0));
  FDRE \xor_ln124_341_reg_31171_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_341_fu_26004_p2[3]),
        .Q(xor_ln124_341_reg_31171[3]),
        .R(1'b0));
  FDRE \xor_ln124_341_reg_31171_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_341_fu_26004_p2[4]),
        .Q(xor_ln124_341_reg_31171[4]),
        .R(1'b0));
  FDRE \xor_ln124_341_reg_31171_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_341_fu_26004_p2[5]),
        .Q(xor_ln124_341_reg_31171[5]),
        .R(1'b0));
  FDRE \xor_ln124_341_reg_31171_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_341_fu_26004_p2[6]),
        .Q(xor_ln124_341_reg_31171[6]),
        .R(1'b0));
  FDRE \xor_ln124_341_reg_31171_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_341_fu_26004_p2[7]),
        .Q(xor_ln124_341_reg_31171[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_342_reg_31176[0]_i_1 
       (.I0(reg_2211[0]),
        .I1(xor_ln124_302_reg_30584[0]),
        .I2(x_assign_244_reg_31087[0]),
        .I3(x_assign_249_reg_31125[0]),
        .I4(x_assign_244_reg_31087[6]),
        .I5(x_assign_247_reg_31109[6]),
        .O(xor_ln124_342_fu_26031_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_342_reg_31176[1]_i_1 
       (.I0(reg_2211[1]),
        .I1(xor_ln124_302_reg_30584[1]),
        .I2(x_assign_244_reg_31087[1]),
        .I3(x_assign_249_reg_31125[1]),
        .I4(x_assign_244_reg_31087[7]),
        .I5(x_assign_247_reg_31109[7]),
        .O(xor_ln124_342_fu_26031_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_342_reg_31176[2]_i_1 
       (.I0(reg_2211[2]),
        .I1(xor_ln124_302_reg_30584[2]),
        .I2(x_assign_244_reg_31087[2]),
        .I3(x_assign_249_reg_31125[2]),
        .I4(or_ln134_163_fu_25932_p3[2]),
        .I5(or_ln134_164_fu_25938_p3[2]),
        .O(xor_ln124_342_fu_26031_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_342_reg_31176[3]_i_1 
       (.I0(reg_2211[3]),
        .I1(xor_ln124_302_reg_30584[3]),
        .I2(x_assign_244_reg_31087[3]),
        .I3(x_assign_249_reg_31125[3]),
        .I4(or_ln134_163_fu_25932_p3[3]),
        .I5(or_ln134_164_fu_25938_p3[3]),
        .O(xor_ln124_342_fu_26031_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_342_reg_31176[4]_i_1 
       (.I0(reg_2211[4]),
        .I1(xor_ln124_302_reg_30584[4]),
        .I2(or_ln134_163_fu_25932_p3[6]),
        .I3(or_ln134_165_fu_25944_p3[6]),
        .I4(or_ln134_163_fu_25932_p3[4]),
        .I5(or_ln134_164_fu_25938_p3[4]),
        .O(xor_ln124_342_fu_26031_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_342_reg_31176[5]_i_1 
       (.I0(reg_2211[5]),
        .I1(xor_ln124_302_reg_30584[5]),
        .I2(or_ln134_163_fu_25932_p3[7]),
        .I3(or_ln134_165_fu_25944_p3[7]),
        .I4(or_ln134_163_fu_25932_p3[5]),
        .I5(or_ln134_164_fu_25938_p3[5]),
        .O(xor_ln124_342_fu_26031_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_342_reg_31176[6]_i_1 
       (.I0(reg_2211[6]),
        .I1(xor_ln124_302_reg_30584[6]),
        .I2(x_assign_244_reg_31087[6]),
        .I3(x_assign_249_reg_31125[6]),
        .I4(or_ln134_163_fu_25932_p3[6]),
        .I5(or_ln134_164_fu_25938_p3[6]),
        .O(xor_ln124_342_fu_26031_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_342_reg_31176[7]_i_1 
       (.I0(reg_2211[7]),
        .I1(xor_ln124_302_reg_30584[7]),
        .I2(x_assign_244_reg_31087[7]),
        .I3(x_assign_249_reg_31125[7]),
        .I4(or_ln134_163_fu_25932_p3[7]),
        .I5(or_ln134_164_fu_25938_p3[7]),
        .O(xor_ln124_342_fu_26031_p2[7]));
  FDRE \xor_ln124_342_reg_31176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_342_fu_26031_p2[0]),
        .Q(xor_ln124_342_reg_31176[0]),
        .R(1'b0));
  FDRE \xor_ln124_342_reg_31176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_342_fu_26031_p2[1]),
        .Q(xor_ln124_342_reg_31176[1]),
        .R(1'b0));
  FDRE \xor_ln124_342_reg_31176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_342_fu_26031_p2[2]),
        .Q(xor_ln124_342_reg_31176[2]),
        .R(1'b0));
  FDRE \xor_ln124_342_reg_31176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_342_fu_26031_p2[3]),
        .Q(xor_ln124_342_reg_31176[3]),
        .R(1'b0));
  FDRE \xor_ln124_342_reg_31176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_342_fu_26031_p2[4]),
        .Q(xor_ln124_342_reg_31176[4]),
        .R(1'b0));
  FDRE \xor_ln124_342_reg_31176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_342_fu_26031_p2[5]),
        .Q(xor_ln124_342_reg_31176[5]),
        .R(1'b0));
  FDRE \xor_ln124_342_reg_31176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_342_fu_26031_p2[6]),
        .Q(xor_ln124_342_reg_31176[6]),
        .R(1'b0));
  FDRE \xor_ln124_342_reg_31176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_342_fu_26031_p2[7]),
        .Q(xor_ln124_342_reg_31176[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_343_reg_31182[0]_i_1 
       (.I0(reg_2207[0]),
        .I1(xor_ln124_303_reg_30589[0]),
        .I2(x_assign_244_reg_31087[0]),
        .I3(x_assign_249_reg_31125[0]),
        .I4(x_assign_246_reg_31103[6]),
        .I5(x_assign_249_reg_31125[6]),
        .O(xor_ln124_343_fu_26058_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_343_reg_31182[1]_i_1 
       (.I0(reg_2207[1]),
        .I1(xor_ln124_303_reg_30589[1]),
        .I2(x_assign_244_reg_31087[1]),
        .I3(x_assign_249_reg_31125[1]),
        .I4(x_assign_246_reg_31103[7]),
        .I5(x_assign_249_reg_31125[7]),
        .O(xor_ln124_343_fu_26058_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_343_reg_31182[2]_i_1 
       (.I0(reg_2207[2]),
        .I1(xor_ln124_303_reg_30589[2]),
        .I2(x_assign_244_reg_31087[2]),
        .I3(x_assign_249_reg_31125[2]),
        .I4(or_ln134_166_fu_25950_p3[2]),
        .I5(or_ln134_165_fu_25944_p3[2]),
        .O(xor_ln124_343_fu_26058_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_343_reg_31182[3]_i_1 
       (.I0(reg_2207[3]),
        .I1(xor_ln124_303_reg_30589[3]),
        .I2(x_assign_244_reg_31087[3]),
        .I3(x_assign_249_reg_31125[3]),
        .I4(or_ln134_166_fu_25950_p3[3]),
        .I5(or_ln134_165_fu_25944_p3[3]),
        .O(xor_ln124_343_fu_26058_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_343_reg_31182[4]_i_1 
       (.I0(reg_2207[4]),
        .I1(xor_ln124_303_reg_30589[4]),
        .I2(or_ln134_163_fu_25932_p3[6]),
        .I3(or_ln134_165_fu_25944_p3[6]),
        .I4(or_ln134_166_fu_25950_p3[4]),
        .I5(or_ln134_165_fu_25944_p3[4]),
        .O(xor_ln124_343_fu_26058_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_343_reg_31182[5]_i_1 
       (.I0(reg_2207[5]),
        .I1(xor_ln124_303_reg_30589[5]),
        .I2(or_ln134_163_fu_25932_p3[7]),
        .I3(or_ln134_165_fu_25944_p3[7]),
        .I4(or_ln134_166_fu_25950_p3[5]),
        .I5(or_ln134_165_fu_25944_p3[5]),
        .O(xor_ln124_343_fu_26058_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_343_reg_31182[6]_i_1 
       (.I0(reg_2207[6]),
        .I1(xor_ln124_303_reg_30589[6]),
        .I2(x_assign_244_reg_31087[6]),
        .I3(x_assign_249_reg_31125[6]),
        .I4(or_ln134_166_fu_25950_p3[6]),
        .I5(or_ln134_165_fu_25944_p3[6]),
        .O(xor_ln124_343_fu_26058_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_343_reg_31182[7]_i_1 
       (.I0(reg_2207[7]),
        .I1(xor_ln124_303_reg_30589[7]),
        .I2(x_assign_244_reg_31087[7]),
        .I3(x_assign_249_reg_31125[7]),
        .I4(or_ln134_166_fu_25950_p3[7]),
        .I5(or_ln134_165_fu_25944_p3[7]),
        .O(xor_ln124_343_fu_26058_p2[7]));
  FDRE \xor_ln124_343_reg_31182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_343_fu_26058_p2[0]),
        .Q(xor_ln124_343_reg_31182[0]),
        .R(1'b0));
  FDRE \xor_ln124_343_reg_31182_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_343_fu_26058_p2[1]),
        .Q(xor_ln124_343_reg_31182[1]),
        .R(1'b0));
  FDRE \xor_ln124_343_reg_31182_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_343_fu_26058_p2[2]),
        .Q(xor_ln124_343_reg_31182[2]),
        .R(1'b0));
  FDRE \xor_ln124_343_reg_31182_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_343_fu_26058_p2[3]),
        .Q(xor_ln124_343_reg_31182[3]),
        .R(1'b0));
  FDRE \xor_ln124_343_reg_31182_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_343_fu_26058_p2[4]),
        .Q(xor_ln124_343_reg_31182[4]),
        .R(1'b0));
  FDRE \xor_ln124_343_reg_31182_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_343_fu_26058_p2[5]),
        .Q(xor_ln124_343_reg_31182[5]),
        .R(1'b0));
  FDRE \xor_ln124_343_reg_31182_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_343_fu_26058_p2[6]),
        .Q(xor_ln124_343_reg_31182[6]),
        .R(1'b0));
  FDRE \xor_ln124_343_reg_31182_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage11),
        .D(xor_ln124_343_fu_26058_p2[7]),
        .Q(xor_ln124_343_reg_31182[7]),
        .R(1'b0));
  FDRE \xor_ln124_360_reg_31281_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_360_fu_26709_p2[0]),
        .Q(xor_ln124_360_reg_31281[0]),
        .R(1'b0));
  FDRE \xor_ln124_360_reg_31281_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_360_fu_26709_p2[1]),
        .Q(xor_ln124_360_reg_31281[1]),
        .R(1'b0));
  FDRE \xor_ln124_360_reg_31281_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_360_fu_26709_p2[2]),
        .Q(xor_ln124_360_reg_31281[2]),
        .R(1'b0));
  FDRE \xor_ln124_360_reg_31281_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_360_fu_26709_p2[3]),
        .Q(xor_ln124_360_reg_31281[3]),
        .R(1'b0));
  FDRE \xor_ln124_360_reg_31281_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_360_fu_26709_p2[4]),
        .Q(xor_ln124_360_reg_31281[4]),
        .R(1'b0));
  FDRE \xor_ln124_360_reg_31281_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_360_fu_26709_p2[5]),
        .Q(xor_ln124_360_reg_31281[5]),
        .R(1'b0));
  FDRE \xor_ln124_360_reg_31281_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_360_fu_26709_p2[6]),
        .Q(xor_ln124_360_reg_31281[6]),
        .R(1'b0));
  FDRE \xor_ln124_360_reg_31281_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_360_fu_26709_p2[7]),
        .Q(xor_ln124_360_reg_31281[7]),
        .R(1'b0));
  FDRE \xor_ln124_361_reg_31286_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_361_fu_26737_p2[0]),
        .Q(xor_ln124_361_reg_31286[0]),
        .R(1'b0));
  FDRE \xor_ln124_361_reg_31286_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_361_fu_26737_p2[1]),
        .Q(xor_ln124_361_reg_31286[1]),
        .R(1'b0));
  FDRE \xor_ln124_361_reg_31286_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_361_fu_26737_p2[2]),
        .Q(xor_ln124_361_reg_31286[2]),
        .R(1'b0));
  FDRE \xor_ln124_361_reg_31286_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_361_fu_26737_p2[3]),
        .Q(xor_ln124_361_reg_31286[3]),
        .R(1'b0));
  FDRE \xor_ln124_361_reg_31286_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_361_fu_26737_p2[4]),
        .Q(xor_ln124_361_reg_31286[4]),
        .R(1'b0));
  FDRE \xor_ln124_361_reg_31286_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_361_fu_26737_p2[5]),
        .Q(xor_ln124_361_reg_31286[5]),
        .R(1'b0));
  FDRE \xor_ln124_361_reg_31286_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_361_fu_26737_p2[6]),
        .Q(xor_ln124_361_reg_31286[6]),
        .R(1'b0));
  FDRE \xor_ln124_361_reg_31286_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_361_fu_26737_p2[7]),
        .Q(xor_ln124_361_reg_31286[7]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_31291_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_362_fu_26770_p2[0]),
        .Q(xor_ln124_362_reg_31291[0]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_31291_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_362_fu_26770_p2[1]),
        .Q(xor_ln124_362_reg_31291[1]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_31291_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_362_fu_26770_p2[2]),
        .Q(xor_ln124_362_reg_31291[2]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_31291_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_362_fu_26770_p2[3]),
        .Q(xor_ln124_362_reg_31291[3]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_31291_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_362_fu_26770_p2[4]),
        .Q(xor_ln124_362_reg_31291[4]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_31291_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_362_fu_26770_p2[5]),
        .Q(xor_ln124_362_reg_31291[5]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_31291_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_362_fu_26770_p2[6]),
        .Q(xor_ln124_362_reg_31291[6]),
        .R(1'b0));
  FDRE \xor_ln124_362_reg_31291_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_362_fu_26770_p2[7]),
        .Q(xor_ln124_362_reg_31291[7]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_31296_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_363_fu_26804_p2[0]),
        .Q(xor_ln124_363_reg_31296[0]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_31296_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_363_fu_26804_p2[1]),
        .Q(xor_ln124_363_reg_31296[1]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_31296_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_363_fu_26804_p2[2]),
        .Q(xor_ln124_363_reg_31296[2]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_31296_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_363_fu_26804_p2[3]),
        .Q(xor_ln124_363_reg_31296[3]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_31296_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_363_fu_26804_p2[4]),
        .Q(xor_ln124_363_reg_31296[4]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_31296_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_363_fu_26804_p2[5]),
        .Q(xor_ln124_363_reg_31296[5]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_31296_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_363_fu_26804_p2[6]),
        .Q(xor_ln124_363_reg_31296[6]),
        .R(1'b0));
  FDRE \xor_ln124_363_reg_31296_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage12),
        .D(xor_ln124_363_fu_26804_p2[7]),
        .Q(xor_ln124_363_reg_31296[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_364_reg_31344[0]_i_1 
       (.I0(reg_2197[0]),
        .I1(xor_ln124_316_reg_30831[0]),
        .I2(x_assign_259_reg_31318[6]),
        .I3(or_ln134_171_fu_27052_p3[0]),
        .I4(x_assign_259_reg_31318[0]),
        .I5(x_assign_258_reg_31312[0]),
        .O(xor_ln124_364_fu_27103_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_364_reg_31344[1]_i_1 
       (.I0(reg_2197[1]),
        .I1(xor_ln124_316_reg_30831[1]),
        .I2(x_assign_259_reg_31318[7]),
        .I3(or_ln134_171_fu_27052_p3[1]),
        .I4(x_assign_259_reg_31318[1]),
        .I5(x_assign_258_reg_31312[1]),
        .O(xor_ln124_364_fu_27103_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_364_reg_31344[2]_i_1 
       (.I0(reg_2197[2]),
        .I1(xor_ln124_316_reg_30831[2]),
        .I2(or_ln134_172_fu_27058_p3[2]),
        .I3(or_ln134_171_fu_27052_p3[2]),
        .I4(x_assign_259_reg_31318[2]),
        .I5(x_assign_258_reg_31312[2]),
        .O(xor_ln124_364_fu_27103_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_31344[3]_i_1 
       (.I0(reg_2197[3]),
        .I1(xor_ln124_316_reg_30831[3]),
        .I2(or_ln134_172_fu_27058_p3[3]),
        .I3(or_ln134_171_fu_27052_p3[3]),
        .I4(x_assign_259_reg_31318[3]),
        .I5(x_assign_258_reg_31312[3]),
        .O(xor_ln124_364_fu_27103_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_364_reg_31344[4]_i_1 
       (.I0(reg_2197[4]),
        .I1(xor_ln124_316_reg_30831[4]),
        .I2(or_ln134_172_fu_27058_p3[4]),
        .I3(or_ln134_171_fu_27052_p3[4]),
        .I4(or_ln134_172_fu_27058_p3[6]),
        .I5(or_ln134_174_fu_27070_p3[6]),
        .O(xor_ln124_364_fu_27103_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_364_reg_31344[5]_i_1 
       (.I0(reg_2197[5]),
        .I1(xor_ln124_316_reg_30831[5]),
        .I2(or_ln134_172_fu_27058_p3[5]),
        .I3(or_ln134_171_fu_27052_p3[5]),
        .I4(or_ln134_172_fu_27058_p3[7]),
        .I5(or_ln134_174_fu_27070_p3[7]),
        .O(xor_ln124_364_fu_27103_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_364_reg_31344[6]_i_1 
       (.I0(reg_2197[6]),
        .I1(xor_ln124_316_reg_30831[6]),
        .I2(or_ln134_172_fu_27058_p3[6]),
        .I3(or_ln134_171_fu_27052_p3[6]),
        .I4(x_assign_259_reg_31318[6]),
        .I5(x_assign_258_reg_31312[6]),
        .O(xor_ln124_364_fu_27103_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_364_reg_31344[7]_i_1 
       (.I0(reg_2197[7]),
        .I1(xor_ln124_316_reg_30831[7]),
        .I2(or_ln134_172_fu_27058_p3[7]),
        .I3(or_ln134_171_fu_27052_p3[7]),
        .I4(x_assign_259_reg_31318[7]),
        .I5(x_assign_258_reg_31312[7]),
        .O(xor_ln124_364_fu_27103_p2[7]));
  FDRE \xor_ln124_364_reg_31344_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_364_fu_27103_p2[0]),
        .Q(xor_ln124_364_reg_31344[0]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_31344_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_364_fu_27103_p2[1]),
        .Q(xor_ln124_364_reg_31344[1]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_31344_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_364_fu_27103_p2[2]),
        .Q(xor_ln124_364_reg_31344[2]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_31344_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_364_fu_27103_p2[3]),
        .Q(xor_ln124_364_reg_31344[3]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_31344_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_364_fu_27103_p2[4]),
        .Q(xor_ln124_364_reg_31344[4]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_31344_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_364_fu_27103_p2[5]),
        .Q(xor_ln124_364_reg_31344[5]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_31344_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_364_fu_27103_p2[6]),
        .Q(xor_ln124_364_reg_31344[6]),
        .R(1'b0));
  FDRE \xor_ln124_364_reg_31344_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_364_fu_27103_p2[7]),
        .Q(xor_ln124_364_reg_31344[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_365_reg_31349[0]_i_1 
       (.I0(xor_ln124_317_reg_30837[0]),
        .I1(reg_2207[0]),
        .I2(x_assign_258_reg_31312[6]),
        .I3(or_ln134_173_fu_27064_p3[0]),
        .I4(x_assign_259_reg_31318[0]),
        .I5(x_assign_258_reg_31312[0]),
        .O(xor_ln124_365_fu_27136_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_365_reg_31349[1]_i_1 
       (.I0(xor_ln124_317_reg_30837[1]),
        .I1(reg_2207[1]),
        .I2(x_assign_258_reg_31312[7]),
        .I3(or_ln134_173_fu_27064_p3[1]),
        .I4(x_assign_259_reg_31318[1]),
        .I5(x_assign_258_reg_31312[1]),
        .O(xor_ln124_365_fu_27136_p2[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_365_reg_31349[2]_i_1 
       (.I0(xor_ln124_317_reg_30837[2]),
        .I1(reg_2207[2]),
        .I2(or_ln134_174_fu_27070_p3[2]),
        .I3(or_ln134_173_fu_27064_p3[2]),
        .I4(x_assign_259_reg_31318[2]),
        .I5(x_assign_258_reg_31312[2]),
        .O(xor_ln124_365_fu_27136_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_31349[3]_i_1 
       (.I0(xor_ln124_317_reg_30837[3]),
        .I1(reg_2207[3]),
        .I2(or_ln134_174_fu_27070_p3[3]),
        .I3(or_ln134_173_fu_27064_p3[3]),
        .I4(x_assign_259_reg_31318[3]),
        .I5(x_assign_258_reg_31312[3]),
        .O(xor_ln124_365_fu_27136_p2[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_365_reg_31349[4]_i_1 
       (.I0(xor_ln124_317_reg_30837[4]),
        .I1(reg_2207[4]),
        .I2(or_ln134_174_fu_27070_p3[4]),
        .I3(or_ln134_173_fu_27064_p3[4]),
        .I4(or_ln134_172_fu_27058_p3[6]),
        .I5(or_ln134_174_fu_27070_p3[6]),
        .O(xor_ln124_365_fu_27136_p2[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_365_reg_31349[5]_i_1 
       (.I0(xor_ln124_317_reg_30837[5]),
        .I1(reg_2207[5]),
        .I2(or_ln134_174_fu_27070_p3[5]),
        .I3(or_ln134_173_fu_27064_p3[5]),
        .I4(or_ln134_172_fu_27058_p3[7]),
        .I5(or_ln134_174_fu_27070_p3[7]),
        .O(xor_ln124_365_fu_27136_p2[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_365_reg_31349[6]_i_1 
       (.I0(xor_ln124_317_reg_30837[6]),
        .I1(reg_2207[6]),
        .I2(or_ln134_174_fu_27070_p3[6]),
        .I3(or_ln134_173_fu_27064_p3[6]),
        .I4(x_assign_259_reg_31318[6]),
        .I5(x_assign_258_reg_31312[6]),
        .O(xor_ln124_365_fu_27136_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_365_reg_31349[7]_i_1 
       (.I0(xor_ln124_317_reg_30837[7]),
        .I1(reg_2207[7]),
        .I2(or_ln134_174_fu_27070_p3[7]),
        .I3(or_ln134_173_fu_27064_p3[7]),
        .I4(x_assign_259_reg_31318[7]),
        .I5(x_assign_258_reg_31312[7]),
        .O(xor_ln124_365_fu_27136_p2[7]));
  FDRE \xor_ln124_365_reg_31349_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_365_fu_27136_p2[0]),
        .Q(xor_ln124_365_reg_31349[0]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_31349_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_365_fu_27136_p2[1]),
        .Q(xor_ln124_365_reg_31349[1]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_31349_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_365_fu_27136_p2[2]),
        .Q(xor_ln124_365_reg_31349[2]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_31349_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_365_fu_27136_p2[3]),
        .Q(xor_ln124_365_reg_31349[3]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_31349_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_365_fu_27136_p2[4]),
        .Q(xor_ln124_365_reg_31349[4]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_31349_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_365_fu_27136_p2[5]),
        .Q(xor_ln124_365_reg_31349[5]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_31349_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_365_fu_27136_p2[6]),
        .Q(xor_ln124_365_reg_31349[6]),
        .R(1'b0));
  FDRE \xor_ln124_365_reg_31349_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_365_fu_27136_p2[7]),
        .Q(xor_ln124_365_reg_31349[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_366_reg_31354[0]_i_1 
       (.I0(xor_ln124_1058_reg_31301[0]),
        .I1(xor_ln124_318_reg_30843[0]),
        .I2(x_assign_259_reg_31318[6]),
        .I3(or_ln134_171_fu_27052_p3[0]),
        .I4(reg_2185[0]),
        .O(xor_ln124_366_fu_27158_p2[0]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_366_reg_31354[1]_i_1 
       (.I0(xor_ln124_1058_reg_31301[1]),
        .I1(xor_ln124_318_reg_30843[1]),
        .I2(x_assign_259_reg_31318[7]),
        .I3(or_ln134_171_fu_27052_p3[1]),
        .I4(reg_2185[1]),
        .O(xor_ln124_366_fu_27158_p2[1]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_366_reg_31354[2]_i_1 
       (.I0(xor_ln124_1058_reg_31301[2]),
        .I1(xor_ln124_318_reg_30843[2]),
        .I2(or_ln134_172_fu_27058_p3[2]),
        .I3(or_ln134_171_fu_27052_p3[2]),
        .I4(reg_2185[2]),
        .O(xor_ln124_366_fu_27158_p2[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_366_reg_31354[3]_i_1 
       (.I0(xor_ln124_1058_reg_31301[3]),
        .I1(xor_ln124_318_reg_30843[3]),
        .I2(or_ln134_172_fu_27058_p3[3]),
        .I3(or_ln134_171_fu_27052_p3[3]),
        .I4(reg_2185[3]),
        .O(xor_ln124_366_fu_27158_p2[3]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_366_reg_31354[4]_i_1 
       (.I0(xor_ln124_1058_reg_31301[4]),
        .I1(xor_ln124_318_reg_30843[4]),
        .I2(or_ln134_172_fu_27058_p3[4]),
        .I3(or_ln134_171_fu_27052_p3[4]),
        .I4(reg_2185[4]),
        .O(xor_ln124_366_fu_27158_p2[4]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_366_reg_31354[5]_i_1 
       (.I0(xor_ln124_1058_reg_31301[5]),
        .I1(xor_ln124_318_reg_30843[5]),
        .I2(or_ln134_172_fu_27058_p3[5]),
        .I3(or_ln134_171_fu_27052_p3[5]),
        .I4(reg_2185[5]),
        .O(xor_ln124_366_fu_27158_p2[5]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_366_reg_31354[6]_i_1 
       (.I0(xor_ln124_1058_reg_31301[6]),
        .I1(xor_ln124_318_reg_30843[6]),
        .I2(or_ln134_172_fu_27058_p3[6]),
        .I3(or_ln134_171_fu_27052_p3[6]),
        .I4(reg_2185[6]),
        .O(xor_ln124_366_fu_27158_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_366_reg_31354[7]_i_1 
       (.I0(xor_ln124_1058_reg_31301[7]),
        .I1(xor_ln124_318_reg_30843[7]),
        .I2(or_ln134_172_fu_27058_p3[7]),
        .I3(or_ln134_171_fu_27052_p3[7]),
        .I4(reg_2185[7]),
        .O(xor_ln124_366_fu_27158_p2[7]));
  FDRE \xor_ln124_366_reg_31354_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_366_fu_27158_p2[0]),
        .Q(xor_ln124_366_reg_31354[0]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_31354_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_366_fu_27158_p2[1]),
        .Q(xor_ln124_366_reg_31354[1]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_31354_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_366_fu_27158_p2[2]),
        .Q(xor_ln124_366_reg_31354[2]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_31354_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_366_fu_27158_p2[3]),
        .Q(xor_ln124_366_reg_31354[3]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_31354_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_366_fu_27158_p2[4]),
        .Q(xor_ln124_366_reg_31354[4]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_31354_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_366_fu_27158_p2[5]),
        .Q(xor_ln124_366_reg_31354[5]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_31354_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_366_fu_27158_p2[6]),
        .Q(xor_ln124_366_reg_31354[6]),
        .R(1'b0));
  FDRE \xor_ln124_366_reg_31354_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_366_fu_27158_p2[7]),
        .Q(xor_ln124_366_reg_31354[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_367_reg_31359[0]_i_1 
       (.I0(xor_ln124_319_reg_30849[0]),
        .I1(z_175_reg_31307[0]),
        .I2(x_assign_258_reg_31312[6]),
        .I3(or_ln134_173_fu_27064_p3[0]),
        .I4(xor_ln124_1058_reg_31301[0]),
        .O(xor_ln124_367_fu_27179_p2[0]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_367_reg_31359[1]_i_1 
       (.I0(xor_ln124_319_reg_30849[1]),
        .I1(z_175_reg_31307[1]),
        .I2(x_assign_258_reg_31312[7]),
        .I3(or_ln134_173_fu_27064_p3[1]),
        .I4(xor_ln124_1058_reg_31301[1]),
        .O(xor_ln124_367_fu_27179_p2[1]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_367_reg_31359[2]_i_1 
       (.I0(xor_ln124_319_reg_30849[2]),
        .I1(z_175_reg_31307[2]),
        .I2(or_ln134_174_fu_27070_p3[2]),
        .I3(or_ln134_173_fu_27064_p3[2]),
        .I4(xor_ln124_1058_reg_31301[2]),
        .O(xor_ln124_367_fu_27179_p2[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_367_reg_31359[3]_i_1 
       (.I0(xor_ln124_319_reg_30849[3]),
        .I1(z_175_reg_31307[3]),
        .I2(or_ln134_174_fu_27070_p3[3]),
        .I3(or_ln134_173_fu_27064_p3[3]),
        .I4(xor_ln124_1058_reg_31301[3]),
        .O(xor_ln124_367_fu_27179_p2[3]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_367_reg_31359[4]_i_1 
       (.I0(xor_ln124_319_reg_30849[4]),
        .I1(z_175_reg_31307[4]),
        .I2(or_ln134_174_fu_27070_p3[4]),
        .I3(or_ln134_173_fu_27064_p3[4]),
        .I4(xor_ln124_1058_reg_31301[4]),
        .O(xor_ln124_367_fu_27179_p2[4]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_367_reg_31359[5]_i_1 
       (.I0(xor_ln124_319_reg_30849[5]),
        .I1(z_175_reg_31307[5]),
        .I2(or_ln134_174_fu_27070_p3[5]),
        .I3(or_ln134_173_fu_27064_p3[5]),
        .I4(xor_ln124_1058_reg_31301[5]),
        .O(xor_ln124_367_fu_27179_p2[5]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_367_reg_31359[6]_i_1 
       (.I0(xor_ln124_319_reg_30849[6]),
        .I1(z_175_reg_31307[6]),
        .I2(or_ln134_174_fu_27070_p3[6]),
        .I3(or_ln134_173_fu_27064_p3[6]),
        .I4(xor_ln124_1058_reg_31301[6]),
        .O(xor_ln124_367_fu_27179_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_367_reg_31359[7]_i_1 
       (.I0(xor_ln124_319_reg_30849[7]),
        .I1(z_175_reg_31307[7]),
        .I2(or_ln134_174_fu_27070_p3[7]),
        .I3(or_ln134_173_fu_27064_p3[7]),
        .I4(xor_ln124_1058_reg_31301[7]),
        .O(xor_ln124_367_fu_27179_p2[7]));
  FDRE \xor_ln124_367_reg_31359_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_367_fu_27179_p2[0]),
        .Q(xor_ln124_367_reg_31359[0]),
        .R(1'b0));
  FDRE \xor_ln124_367_reg_31359_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_367_fu_27179_p2[1]),
        .Q(xor_ln124_367_reg_31359[1]),
        .R(1'b0));
  FDRE \xor_ln124_367_reg_31359_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_367_fu_27179_p2[2]),
        .Q(xor_ln124_367_reg_31359[2]),
        .R(1'b0));
  FDRE \xor_ln124_367_reg_31359_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_367_fu_27179_p2[3]),
        .Q(xor_ln124_367_reg_31359[3]),
        .R(1'b0));
  FDRE \xor_ln124_367_reg_31359_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_367_fu_27179_p2[4]),
        .Q(xor_ln124_367_reg_31359[4]),
        .R(1'b0));
  FDRE \xor_ln124_367_reg_31359_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_367_fu_27179_p2[5]),
        .Q(xor_ln124_367_reg_31359[5]),
        .R(1'b0));
  FDRE \xor_ln124_367_reg_31359_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_367_fu_27179_p2[6]),
        .Q(xor_ln124_367_reg_31359[6]),
        .R(1'b0));
  FDRE \xor_ln124_367_reg_31359_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage14),
        .D(xor_ln124_367_fu_27179_p2[7]),
        .Q(xor_ln124_367_reg_31359[7]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_27793_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_4949_p2[0]),
        .Q(xor_ln124_37_reg_27793[0]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_27793_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_4949_p2[1]),
        .Q(xor_ln124_37_reg_27793[1]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_27793_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_4949_p2[2]),
        .Q(xor_ln124_37_reg_27793[2]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_27793_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_4949_p2[3]),
        .Q(xor_ln124_37_reg_27793[3]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_27793_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_4949_p2[4]),
        .Q(xor_ln124_37_reg_27793[4]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_27793_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_4949_p2[5]),
        .Q(xor_ln124_37_reg_27793[5]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_27793_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_4949_p2[6]),
        .Q(xor_ln124_37_reg_27793[6]),
        .R(1'b0));
  FDRE \xor_ln124_37_reg_27793_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_37_fu_4949_p2[7]),
        .Q(xor_ln124_37_reg_27793[7]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_27798_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_4976_p2[0]),
        .Q(xor_ln124_39_reg_27798[0]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_27798_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_4976_p2[1]),
        .Q(xor_ln124_39_reg_27798[1]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_27798_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_4976_p2[2]),
        .Q(xor_ln124_39_reg_27798[2]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_27798_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_4976_p2[3]),
        .Q(xor_ln124_39_reg_27798[3]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_27798_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_4976_p2[4]),
        .Q(xor_ln124_39_reg_27798[4]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_27798_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_4976_p2[5]),
        .Q(xor_ln124_39_reg_27798[5]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_27798_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_4976_p2[6]),
        .Q(xor_ln124_39_reg_27798[6]),
        .R(1'b0));
  FDRE \xor_ln124_39_reg_27798_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_39_fu_4976_p2[7]),
        .Q(xor_ln124_39_reg_27798[7]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_27451_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3131_p2[0]),
        .Q(xor_ln124_42_reg_27451[0]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_27451_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3131_p2[1]),
        .Q(xor_ln124_42_reg_27451[1]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_27451_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3131_p2[2]),
        .Q(xor_ln124_42_reg_27451[2]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_27451_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3131_p2[3]),
        .Q(xor_ln124_42_reg_27451[3]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_27451_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3131_p2[4]),
        .Q(xor_ln124_42_reg_27451[4]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_27451_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3131_p2[5]),
        .Q(xor_ln124_42_reg_27451[5]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_27451_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3131_p2[6]),
        .Q(xor_ln124_42_reg_27451[6]),
        .R(1'b0));
  FDRE \xor_ln124_42_reg_27451_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_42_fu_3131_p2[7]),
        .Q(xor_ln124_42_reg_27451[7]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_27717_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4527_p2[0]),
        .Q(xor_ln124_44_reg_27717[0]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_27717_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4527_p2[1]),
        .Q(xor_ln124_44_reg_27717[1]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_27717_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4527_p2[2]),
        .Q(xor_ln124_44_reg_27717[2]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_27717_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4527_p2[3]),
        .Q(xor_ln124_44_reg_27717[3]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_27717_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4527_p2[4]),
        .Q(xor_ln124_44_reg_27717[4]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_27717_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4527_p2[5]),
        .Q(xor_ln124_44_reg_27717[5]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_27717_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4527_p2[6]),
        .Q(xor_ln124_44_reg_27717[6]),
        .R(1'b0));
  FDRE \xor_ln124_44_reg_27717_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_44_fu_4527_p2[7]),
        .Q(xor_ln124_44_reg_27717[7]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_27723_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4556_p2[0]),
        .Q(xor_ln124_45_reg_27723[0]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_27723_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4556_p2[1]),
        .Q(xor_ln124_45_reg_27723[1]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_27723_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4556_p2[2]),
        .Q(xor_ln124_45_reg_27723[2]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_27723_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4556_p2[3]),
        .Q(xor_ln124_45_reg_27723[3]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_27723_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4556_p2[4]),
        .Q(xor_ln124_45_reg_27723[4]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_27723_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4556_p2[5]),
        .Q(xor_ln124_45_reg_27723[5]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_27723_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4556_p2[6]),
        .Q(xor_ln124_45_reg_27723[6]),
        .R(1'b0));
  FDRE \xor_ln124_45_reg_27723_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_45_fu_4556_p2[7]),
        .Q(xor_ln124_45_reg_27723[7]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_27729_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4585_p2[0]),
        .Q(xor_ln124_46_reg_27729[0]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_27729_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4585_p2[1]),
        .Q(xor_ln124_46_reg_27729[1]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_27729_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4585_p2[2]),
        .Q(xor_ln124_46_reg_27729[2]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_27729_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4585_p2[3]),
        .Q(xor_ln124_46_reg_27729[3]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_27729_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4585_p2[4]),
        .Q(xor_ln124_46_reg_27729[4]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_27729_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4585_p2[5]),
        .Q(xor_ln124_46_reg_27729[5]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_27729_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4585_p2[6]),
        .Q(xor_ln124_46_reg_27729[6]),
        .R(1'b0));
  FDRE \xor_ln124_46_reg_27729_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_46_fu_4585_p2[7]),
        .Q(xor_ln124_46_reg_27729[7]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_27735_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4615_p2[0]),
        .Q(xor_ln124_47_reg_27735[0]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_27735_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4615_p2[1]),
        .Q(xor_ln124_47_reg_27735[1]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_27735_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4615_p2[2]),
        .Q(xor_ln124_47_reg_27735[2]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_27735_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4615_p2[3]),
        .Q(xor_ln124_47_reg_27735[3]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_27735_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4615_p2[4]),
        .Q(xor_ln124_47_reg_27735[4]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_27735_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4615_p2[5]),
        .Q(xor_ln124_47_reg_27735[5]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_27735_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4615_p2[6]),
        .Q(xor_ln124_47_reg_27735[6]),
        .R(1'b0));
  FDRE \xor_ln124_47_reg_27735_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_47_fu_4615_p2[7]),
        .Q(xor_ln124_47_reg_27735[7]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_27435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3007_p2[0]),
        .Q(xor_ln124_5_reg_27435[0]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_27435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3007_p2[1]),
        .Q(xor_ln124_5_reg_27435[1]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_27435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3007_p2[2]),
        .Q(xor_ln124_5_reg_27435[2]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_27435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3007_p2[3]),
        .Q(xor_ln124_5_reg_27435[3]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_27435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3007_p2[4]),
        .Q(xor_ln124_5_reg_27435[4]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_27435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3007_p2[5]),
        .Q(xor_ln124_5_reg_27435[5]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_27435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3007_p2[6]),
        .Q(xor_ln124_5_reg_27435[6]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_27435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage9),
        .D(xor_ln124_5_fu_3007_p2[7]),
        .Q(xor_ln124_5_reg_27435[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[3]_i_1 
       (.I0(x_assign_19_reg_27782[3]),
        .I1(x_assign_18_reg_27746[3]),
        .I2(or_ln134_11_fu_5378_p3[3]),
        .I3(\xor_ln124_60_reg_27867[3]_i_2_n_0 ),
        .I4(reg_2104[3]),
        .I5(pt_load_reg_27190_pp0_iter1_reg[3]),
        .O(xor_ln124_60_fu_5498_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[3]_i_2 
       (.I0(reg_2110[3]),
        .I1(or_ln134_12_reg_27787[3]),
        .I2(x_assign_36_reg_27803[3]),
        .I3(x_assign_38_reg_27814[3]),
        .I4(or_ln134_23_reg_27809[3]),
        .I5(or_ln134_24_reg_27820[3]),
        .O(\xor_ln124_60_reg_27867[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[4]_i_1 
       (.I0(or_ln134_12_reg_27787[6]),
        .I1(or_ln134_14_fu_4921_p3[6]),
        .I2(or_ln134_11_fu_5378_p3[4]),
        .I3(\xor_ln124_60_reg_27867[4]_i_2_n_0 ),
        .I4(reg_2104[4]),
        .I5(pt_load_reg_27190_pp0_iter1_reg[4]),
        .O(xor_ln124_60_fu_5498_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[4]_i_2 
       (.I0(reg_2110[4]),
        .I1(or_ln134_12_reg_27787[4]),
        .I2(or_ln134_26_reg_27830[5]),
        .I3(x_assign_38_reg_27814[4]),
        .I4(or_ln134_23_reg_27809[4]),
        .I5(or_ln134_24_reg_27820[4]),
        .O(\xor_ln124_60_reg_27867[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[5]_i_1 
       (.I0(or_ln134_12_reg_27787[7]),
        .I1(or_ln134_14_fu_4921_p3[7]),
        .I2(or_ln134_11_fu_5378_p3[5]),
        .I3(\xor_ln124_60_reg_27867[5]_i_2_n_0 ),
        .I4(reg_2104[5]),
        .I5(pt_load_reg_27190_pp0_iter1_reg[5]),
        .O(xor_ln124_60_fu_5498_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[5]_i_2 
       (.I0(reg_2110[5]),
        .I1(or_ln134_12_reg_27787[5]),
        .I2(or_ln134_26_reg_27830[6]),
        .I3(x_assign_38_reg_27814[5]),
        .I4(or_ln134_23_reg_27809[5]),
        .I5(x_assign_38_reg_27814[4]),
        .O(\xor_ln124_60_reg_27867[5]_i_2_n_0 ));
  FDRE \xor_ln124_60_reg_27867_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5498_p2[0]),
        .Q(xor_ln124_60_reg_27867[0]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_27867_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5498_p2[1]),
        .Q(xor_ln124_60_reg_27867[1]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_27867_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5498_p2[2]),
        .Q(xor_ln124_60_reg_27867[2]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_27867_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5498_p2[3]),
        .Q(xor_ln124_60_reg_27867[3]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_27867_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5498_p2[4]),
        .Q(xor_ln124_60_reg_27867[4]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_27867_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5498_p2[5]),
        .Q(xor_ln124_60_reg_27867[5]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_27867_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5498_p2[6]),
        .Q(xor_ln124_60_reg_27867[6]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_27867_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_60_fu_5498_p2[7]),
        .Q(xor_ln124_60_reg_27867[7]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_27835_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5342_p2[0]),
        .Q(xor_ln124_61_reg_27835[0]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_27835_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5342_p2[1]),
        .Q(xor_ln124_61_reg_27835[1]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_27835_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5342_p2[2]),
        .Q(xor_ln124_61_reg_27835[2]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_27835_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5342_p2[3]),
        .Q(xor_ln124_61_reg_27835[3]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_27835_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5342_p2[4]),
        .Q(xor_ln124_61_reg_27835[4]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_27835_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5342_p2[5]),
        .Q(xor_ln124_61_reg_27835[5]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_27835_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5342_p2[6]),
        .Q(xor_ln124_61_reg_27835[6]),
        .R(1'b0));
  FDRE \xor_ln124_61_reg_27835_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_61_fu_5342_p2[7]),
        .Q(xor_ln124_61_reg_27835[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[0]_i_1 
       (.I0(reg_2116[0]),
        .I1(or_ln134_25_reg_27825[0]),
        .I2(or_ln134_12_reg_27787[0]),
        .I3(\xor_ln124_62_reg_27872[0]_i_2_n_0 ),
        .I4(pt_load_2_reg_27236[0]),
        .I5(x_assign_16_reg_27701[6]),
        .O(xor_ln124_62_fu_5524_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[0]_i_2 
       (.I0(x_assign_16_reg_27701[0]),
        .I1(x_assign_21_reg_27655[0]),
        .I2(or_ln134_26_reg_27830[1]),
        .I3(x_assign_38_reg_27814[0]),
        .I4(\reg_2130_reg_n_0_[0] ),
        .I5(x_assign_36_reg_27803[7]),
        .O(\xor_ln124_62_reg_27872[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[2]_i_1 
       (.I0(reg_2116[2]),
        .I1(or_ln134_25_reg_27825[2]),
        .I2(or_ln134_12_reg_27787[2]),
        .I3(\xor_ln124_62_reg_27872[2]_i_2_n_0 ),
        .I4(pt_load_2_reg_27236[2]),
        .I5(or_ln134_11_fu_5378_p3[2]),
        .O(xor_ln124_62_fu_5524_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[2]_i_2 
       (.I0(x_assign_16_reg_27701[2]),
        .I1(x_assign_21_reg_27655[2]),
        .I2(x_assign_36_reg_27803[2]),
        .I3(x_assign_38_reg_27814[2]),
        .I4(\reg_2130_reg_n_0_[2] ),
        .I5(or_ln134_26_reg_27830[2]),
        .O(\xor_ln124_62_reg_27872[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[4]_i_1 
       (.I0(reg_2116[4]),
        .I1(or_ln134_25_reg_27825[4]),
        .I2(or_ln134_12_reg_27787[4]),
        .I3(\xor_ln124_62_reg_27872[4]_i_2_n_0 ),
        .I4(pt_load_2_reg_27236[4]),
        .I5(or_ln134_11_fu_5378_p3[4]),
        .O(xor_ln124_62_fu_5524_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[4]_i_2 
       (.I0(or_ln134_11_fu_5378_p3[6]),
        .I1(x_assign_21_reg_27655[4]),
        .I2(or_ln134_26_reg_27830[5]),
        .I3(x_assign_38_reg_27814[4]),
        .I4(\reg_2130_reg_n_0_[4] ),
        .I5(or_ln134_26_reg_27830[4]),
        .O(\xor_ln124_62_reg_27872[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[7]_i_1 
       (.I0(reg_2116[7]),
        .I1(or_ln134_25_reg_27825[7]),
        .I2(or_ln134_12_reg_27787[7]),
        .I3(\xor_ln124_62_reg_27872[7]_i_2_n_0 ),
        .I4(pt_load_2_reg_27236[7]),
        .I5(or_ln134_11_fu_5378_p3[7]),
        .O(xor_ln124_62_fu_5524_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[7]_i_2 
       (.I0(x_assign_16_reg_27701[7]),
        .I1(x_assign_21_reg_27655[7]),
        .I2(x_assign_36_reg_27803[7]),
        .I3(x_assign_38_reg_27814[7]),
        .I4(\reg_2130_reg_n_0_[7] ),
        .I5(or_ln134_26_reg_27830[7]),
        .O(\xor_ln124_62_reg_27872[7]_i_2_n_0 ));
  FDRE \xor_ln124_62_reg_27872_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5524_p2[0]),
        .Q(xor_ln124_62_reg_27872[0]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_27872_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5524_p2[1]),
        .Q(xor_ln124_62_reg_27872[1]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_27872_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5524_p2[2]),
        .Q(xor_ln124_62_reg_27872[2]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_27872_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5524_p2[3]),
        .Q(xor_ln124_62_reg_27872[3]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_27872_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5524_p2[4]),
        .Q(xor_ln124_62_reg_27872[4]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_27872_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5524_p2[5]),
        .Q(xor_ln124_62_reg_27872[5]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_27872_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5524_p2[6]),
        .Q(xor_ln124_62_reg_27872[6]),
        .R(1'b0));
  FDRE \xor_ln124_62_reg_27872_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln124_62_fu_5524_p2[7]),
        .Q(xor_ln124_62_reg_27872[7]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_27841_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5372_p2[0]),
        .Q(xor_ln124_63_reg_27841[0]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_27841_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5372_p2[1]),
        .Q(xor_ln124_63_reg_27841[1]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_27841_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5372_p2[2]),
        .Q(xor_ln124_63_reg_27841[2]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_27841_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5372_p2[3]),
        .Q(xor_ln124_63_reg_27841[3]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_27841_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5372_p2[4]),
        .Q(xor_ln124_63_reg_27841[4]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_27841_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5372_p2[5]),
        .Q(xor_ln124_63_reg_27841[5]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_27841_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5372_p2[6]),
        .Q(xor_ln124_63_reg_27841[6]),
        .R(1'b0));
  FDRE \xor_ln124_63_reg_27841_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(xor_ln124_63_fu_5372_p2[7]),
        .Q(xor_ln124_63_reg_27841[7]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_27384_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_2833_p2[0]),
        .Q(xor_ln124_64_reg_27384[0]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_27384_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_2833_p2[1]),
        .Q(xor_ln124_64_reg_27384[1]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_27384_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_2833_p2[2]),
        .Q(xor_ln124_64_reg_27384[2]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_27384_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_2833_p2[3]),
        .Q(xor_ln124_64_reg_27384[3]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_27384_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_2833_p2[4]),
        .Q(xor_ln124_64_reg_27384[4]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_27384_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_2833_p2[5]),
        .Q(xor_ln124_64_reg_27384[5]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_27384_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_2833_p2[6]),
        .Q(xor_ln124_64_reg_27384[6]),
        .R(1'b0));
  FDRE \xor_ln124_64_reg_27384_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_64_fu_2833_p2[7]),
        .Q(xor_ln124_64_reg_27384[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[0]_i_1 
       (.I0(xor_ln124_5_reg_27435[0]),
        .I1(reg_2116[0]),
        .I2(or_ln134_19_reg_27903[0]),
        .I3(\xor_ln124_76_reg_28029[0]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[0]),
        .I5(x_assign_30_reg_27909[0]),
        .O(xor_ln124_76_fu_6570_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[0]_i_2 
       (.I0(reg_2155[0]),
        .I1(x_assign_31_reg_27915[6]),
        .I2(or_ln134_31_fu_6524_p3[0]),
        .I3(x_assign_50_reg_27967[7]),
        .I4(or_ln134_32_fu_6530_p3[1]),
        .I5(x_assign_48_reg_27945[0]),
        .O(\xor_ln124_76_reg_28029[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[1]_i_1 
       (.I0(xor_ln124_5_reg_27435[1]),
        .I1(reg_2116[1]),
        .I2(or_ln134_19_reg_27903[1]),
        .I3(\xor_ln124_76_reg_28029[1]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[1]),
        .I5(x_assign_30_reg_27909[1]),
        .O(xor_ln124_76_fu_6570_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[1]_i_2 
       (.I0(reg_2155[1]),
        .I1(x_assign_31_reg_27915[7]),
        .I2(or_ln134_31_fu_6524_p3[1]),
        .I3(or_ln134_32_fu_6530_p3[1]),
        .I4(x_assign_50_reg_27967[1]),
        .I5(x_assign_48_reg_27945[1]),
        .O(\xor_ln124_76_reg_28029[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[2]_i_1 
       (.I0(xor_ln124_5_reg_27435[2]),
        .I1(reg_2116[2]),
        .I2(or_ln134_19_reg_27903[2]),
        .I3(\xor_ln124_76_reg_28029[2]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[2]),
        .I5(x_assign_30_reg_27909[2]),
        .O(xor_ln124_76_fu_6570_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[2]_i_2 
       (.I0(reg_2155[2]),
        .I1(or_ln134_20_reg_27921[2]),
        .I2(or_ln134_31_fu_6524_p3[2]),
        .I3(or_ln134_32_fu_6530_p3[2]),
        .I4(x_assign_50_reg_27967[2]),
        .I5(x_assign_48_reg_27945[2]),
        .O(\xor_ln124_76_reg_28029[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[4]_i_1 
       (.I0(xor_ln124_5_reg_27435[4]),
        .I1(reg_2116[4]),
        .I2(or_ln134_19_reg_27903[4]),
        .I3(\xor_ln124_76_reg_28029[4]_i_2_n_0 ),
        .I4(or_ln134_20_reg_27921[6]),
        .I5(x_assign_30_reg_27909[4]),
        .O(xor_ln124_76_fu_6570_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[4]_i_2 
       (.I0(reg_2155[4]),
        .I1(or_ln134_20_reg_27921[4]),
        .I2(or_ln134_31_fu_6524_p3[4]),
        .I3(or_ln134_32_fu_6530_p3[4]),
        .I4(or_ln134_32_fu_6530_p3[5]),
        .I5(x_assign_48_reg_27945[4]),
        .O(\xor_ln124_76_reg_28029[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[5]_i_1 
       (.I0(xor_ln124_5_reg_27435[5]),
        .I1(reg_2116[5]),
        .I2(or_ln134_19_reg_27903[5]),
        .I3(\xor_ln124_76_reg_28029[5]_i_2_n_0 ),
        .I4(or_ln134_20_reg_27921[7]),
        .I5(x_assign_30_reg_27909[5]),
        .O(xor_ln124_76_fu_6570_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[5]_i_2 
       (.I0(reg_2155[5]),
        .I1(or_ln134_20_reg_27921[5]),
        .I2(or_ln134_31_fu_6524_p3[5]),
        .I3(or_ln134_32_fu_6530_p3[5]),
        .I4(or_ln134_32_fu_6530_p3[6]),
        .I5(x_assign_48_reg_27945[5]),
        .O(\xor_ln124_76_reg_28029[5]_i_2_n_0 ));
  FDRE \xor_ln124_76_reg_28029_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6570_p2[0]),
        .Q(xor_ln124_76_reg_28029[0]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_28029_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6570_p2[1]),
        .Q(xor_ln124_76_reg_28029[1]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_28029_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6570_p2[2]),
        .Q(xor_ln124_76_reg_28029[2]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_28029_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6570_p2[3]),
        .Q(xor_ln124_76_reg_28029[3]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_28029_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6570_p2[4]),
        .Q(xor_ln124_76_reg_28029[4]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_28029_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6570_p2[5]),
        .Q(xor_ln124_76_reg_28029[5]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_28029_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6570_p2[6]),
        .Q(xor_ln124_76_reg_28029[6]),
        .R(1'b0));
  FDRE \xor_ln124_76_reg_28029_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_76_fu_6570_p2[7]),
        .Q(xor_ln124_76_reg_28029[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[0]_i_1 
       (.I0(\reg_2130_reg_n_0_[0] ),
        .I1(xor_ln124_11_reg_27462[0]),
        .I2(x_assign_33_reg_27927[6]),
        .I3(\xor_ln124_77_reg_28034[0]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[0]),
        .I5(x_assign_30_reg_27909[0]),
        .O(xor_ln124_77_fu_6598_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[0]_i_2 
       (.I0(\reg_2138_reg_n_0_[0] ),
        .I1(x_assign_30_reg_27909[6]),
        .I2(or_ln134_31_fu_6524_p3[0]),
        .I3(x_assign_50_reg_27967[7]),
        .I4(or_ln134_31_fu_6524_p3[1]),
        .I5(or_ln134_33_fu_6536_p3[1]),
        .O(\xor_ln124_77_reg_28034[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[2]_i_1 
       (.I0(\reg_2130_reg_n_0_[2] ),
        .I1(xor_ln124_11_reg_27462[2]),
        .I2(or_ln134_21_reg_27933[2]),
        .I3(\xor_ln124_77_reg_28034[2]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[2]),
        .I5(x_assign_30_reg_27909[2]),
        .O(xor_ln124_77_fu_6598_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[2]_i_2 
       (.I0(\reg_2138_reg_n_0_[2] ),
        .I1(or_ln134_22_reg_27939[2]),
        .I2(or_ln134_31_fu_6524_p3[2]),
        .I3(or_ln134_32_fu_6530_p3[2]),
        .I4(x_assign_49_reg_27951[2]),
        .I5(x_assign_51_reg_27983[2]),
        .O(\xor_ln124_77_reg_28034[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[4]_i_1 
       (.I0(\reg_2130_reg_n_0_[4] ),
        .I1(xor_ln124_11_reg_27462[4]),
        .I2(or_ln134_21_reg_27933[4]),
        .I3(\xor_ln124_77_reg_28034[4]_i_2_n_0 ),
        .I4(or_ln134_20_reg_27921[6]),
        .I5(x_assign_30_reg_27909[4]),
        .O(xor_ln124_77_fu_6598_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[4]_i_2 
       (.I0(\reg_2138_reg_n_0_[4] ),
        .I1(or_ln134_22_reg_27939[4]),
        .I2(or_ln134_31_fu_6524_p3[4]),
        .I3(or_ln134_32_fu_6530_p3[4]),
        .I4(or_ln134_31_fu_6524_p3[5]),
        .I5(or_ln134_33_fu_6536_p3[5]),
        .O(\xor_ln124_77_reg_28034[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[5]_i_1 
       (.I0(\reg_2130_reg_n_0_[5] ),
        .I1(xor_ln124_11_reg_27462[5]),
        .I2(or_ln134_21_reg_27933[5]),
        .I3(\xor_ln124_77_reg_28034[5]_i_2_n_0 ),
        .I4(or_ln134_20_reg_27921[7]),
        .I5(x_assign_30_reg_27909[5]),
        .O(xor_ln124_77_fu_6598_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[5]_i_2 
       (.I0(\reg_2138_reg_n_0_[5] ),
        .I1(or_ln134_22_reg_27939[5]),
        .I2(or_ln134_31_fu_6524_p3[5]),
        .I3(or_ln134_32_fu_6530_p3[5]),
        .I4(or_ln134_31_fu_6524_p3[6]),
        .I5(or_ln134_33_fu_6536_p3[6]),
        .O(\xor_ln124_77_reg_28034[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[6]_i_1 
       (.I0(\reg_2130_reg_n_0_[6] ),
        .I1(xor_ln124_11_reg_27462[6]),
        .I2(x_assign_33_reg_27927[4]),
        .I3(\xor_ln124_77_reg_28034[6]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[6]),
        .I5(x_assign_30_reg_27909[6]),
        .O(xor_ln124_77_fu_6598_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[6]_i_2 
       (.I0(\reg_2138_reg_n_0_[6] ),
        .I1(x_assign_30_reg_27909[4]),
        .I2(or_ln134_31_fu_6524_p3[6]),
        .I3(or_ln134_32_fu_6530_p3[6]),
        .I4(or_ln134_31_fu_6524_p3[7]),
        .I5(or_ln134_33_fu_6536_p3[7]),
        .O(\xor_ln124_77_reg_28034[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[7]_i_1 
       (.I0(\reg_2130_reg_n_0_[7] ),
        .I1(xor_ln124_11_reg_27462[7]),
        .I2(x_assign_33_reg_27927[5]),
        .I3(\xor_ln124_77_reg_28034[7]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[7]),
        .I5(x_assign_30_reg_27909[7]),
        .O(xor_ln124_77_fu_6598_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[7]_i_2 
       (.I0(\reg_2138_reg_n_0_[7] ),
        .I1(x_assign_30_reg_27909[5]),
        .I2(or_ln134_31_fu_6524_p3[7]),
        .I3(or_ln134_32_fu_6530_p3[7]),
        .I4(or_ln134_31_fu_6524_p3[0]),
        .I5(or_ln134_33_fu_6536_p3[0]),
        .O(\xor_ln124_77_reg_28034[7]_i_2_n_0 ));
  FDRE \xor_ln124_77_reg_28034_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6598_p2[0]),
        .Q(xor_ln124_77_reg_28034[0]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_28034_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6598_p2[1]),
        .Q(xor_ln124_77_reg_28034[1]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_28034_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6598_p2[2]),
        .Q(xor_ln124_77_reg_28034[2]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_28034_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6598_p2[3]),
        .Q(xor_ln124_77_reg_28034[3]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_28034_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6598_p2[4]),
        .Q(xor_ln124_77_reg_28034[4]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_28034_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6598_p2[5]),
        .Q(xor_ln124_77_reg_28034[5]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_28034_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6598_p2[6]),
        .Q(xor_ln124_77_reg_28034[6]),
        .R(1'b0));
  FDRE \xor_ln124_77_reg_28034_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_77_fu_6598_p2[7]),
        .Q(xor_ln124_77_reg_28034[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[6]_i_1 
       (.I0(xor_ln124_14_reg_27488[6]),
        .I1(\reg_2163_reg_n_0_[6] ),
        .I2(or_ln134_20_reg_27921[6]),
        .I3(\xor_ln124_78_reg_28039[6]_i_2_n_0 ),
        .I4(reg_2123[6]),
        .I5(or_ln134_19_reg_27903[6]),
        .O(xor_ln124_78_fu_6626_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[6]_i_2 
       (.I0(x_assign_33_reg_27927[6]),
        .I1(or_ln134_19_reg_27903[0]),
        .I2(or_ln134_32_fu_6530_p3[7]),
        .I3(x_assign_48_reg_27945[6]),
        .I4(or_ln134_33_fu_6536_p3[6]),
        .I5(x_assign_48_reg_27945[5]),
        .O(\xor_ln124_78_reg_28039[6]_i_2_n_0 ));
  FDRE \xor_ln124_78_reg_28039_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6626_p2[0]),
        .Q(xor_ln124_78_reg_28039[0]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_28039_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6626_p2[1]),
        .Q(xor_ln124_78_reg_28039[1]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_28039_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6626_p2[2]),
        .Q(xor_ln124_78_reg_28039[2]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_28039_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6626_p2[3]),
        .Q(xor_ln124_78_reg_28039[3]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_28039_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6626_p2[4]),
        .Q(xor_ln124_78_reg_28039[4]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_28039_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6626_p2[5]),
        .Q(xor_ln124_78_reg_28039[5]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_28039_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6626_p2[6]),
        .Q(xor_ln124_78_reg_28039[6]),
        .R(1'b0));
  FDRE \xor_ln124_78_reg_28039_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_78_fu_6626_p2[7]),
        .Q(xor_ln124_78_reg_28039[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[1]_i_1 
       (.I0(\reg_2146_reg_n_0_[1] ),
        .I1(xor_ln124_15_reg_27520[1]),
        .I2(x_assign_28_reg_27897[1]),
        .I3(\xor_ln124_79_reg_28044[1]_i_2_n_0 ),
        .I4(x_assign_33_reg_27927[7]),
        .I5(x_assign_30_reg_27909[7]),
        .O(xor_ln124_79_fu_6654_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[1]_i_2 
       (.I0(\reg_2170_reg_n_0_[1] ),
        .I1(x_assign_33_reg_27927[1]),
        .I2(x_assign_49_reg_27951[1]),
        .I3(x_assign_51_reg_27983[1]),
        .I4(or_ln134_33_fu_6536_p3[1]),
        .I5(x_assign_48_reg_27945[0]),
        .O(\xor_ln124_79_reg_28044[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[4]_i_1 
       (.I0(\reg_2146_reg_n_0_[4] ),
        .I1(xor_ln124_15_reg_27520[4]),
        .I2(or_ln134_19_reg_27903[6]),
        .I3(\xor_ln124_79_reg_28044[4]_i_2_n_0 ),
        .I4(or_ln134_21_reg_27933[4]),
        .I5(or_ln134_22_reg_27939[4]),
        .O(xor_ln124_79_fu_6654_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[4]_i_2 
       (.I0(\reg_2170_reg_n_0_[4] ),
        .I1(x_assign_33_reg_27927[4]),
        .I2(or_ln134_31_fu_6524_p3[5]),
        .I3(or_ln134_33_fu_6536_p3[5]),
        .I4(or_ln134_33_fu_6536_p3[4]),
        .I5(or_ln134_34_fu_6542_p3[4]),
        .O(\xor_ln124_79_reg_28044[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[6]_i_1 
       (.I0(\reg_2146_reg_n_0_[6] ),
        .I1(xor_ln124_15_reg_27520[6]),
        .I2(or_ln134_19_reg_27903[0]),
        .I3(\xor_ln124_79_reg_28044[6]_i_2_n_0 ),
        .I4(x_assign_33_reg_27927[4]),
        .I5(x_assign_30_reg_27909[4]),
        .O(xor_ln124_79_fu_6654_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[6]_i_2 
       (.I0(\reg_2170_reg_n_0_[6] ),
        .I1(x_assign_33_reg_27927[6]),
        .I2(or_ln134_31_fu_6524_p3[7]),
        .I3(or_ln134_33_fu_6536_p3[7]),
        .I4(or_ln134_33_fu_6536_p3[6]),
        .I5(x_assign_48_reg_27945[5]),
        .O(\xor_ln124_79_reg_28044[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[7]_i_1 
       (.I0(\reg_2146_reg_n_0_[7] ),
        .I1(xor_ln124_15_reg_27520[7]),
        .I2(or_ln134_19_reg_27903[1]),
        .I3(\xor_ln124_79_reg_28044[7]_i_2_n_0 ),
        .I4(x_assign_33_reg_27927[5]),
        .I5(x_assign_30_reg_27909[5]),
        .O(xor_ln124_79_fu_6654_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[7]_i_2 
       (.I0(\reg_2170_reg_n_0_[7] ),
        .I1(x_assign_33_reg_27927[7]),
        .I2(or_ln134_31_fu_6524_p3[0]),
        .I3(or_ln134_33_fu_6536_p3[0]),
        .I4(or_ln134_33_fu_6536_p3[7]),
        .I5(x_assign_48_reg_27945[6]),
        .O(\xor_ln124_79_reg_28044[7]_i_2_n_0 ));
  FDRE \xor_ln124_79_reg_28044_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6654_p2[0]),
        .Q(xor_ln124_79_reg_28044[0]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_28044_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6654_p2[1]),
        .Q(xor_ln124_79_reg_28044[1]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_28044_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6654_p2[2]),
        .Q(xor_ln124_79_reg_28044[2]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_28044_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6654_p2[3]),
        .Q(xor_ln124_79_reg_28044[3]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_28044_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6654_p2[4]),
        .Q(xor_ln124_79_reg_28044[4]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_28044_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6654_p2[5]),
        .Q(xor_ln124_79_reg_28044[5]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_28044_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6654_p2[6]),
        .Q(xor_ln124_79_reg_28044[6]),
        .R(1'b0));
  FDRE \xor_ln124_79_reg_28044_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(xor_ln124_79_fu_6654_p2[7]),
        .Q(xor_ln124_79_reg_28044[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[3]_i_1 
       (.I0(xor_ln124_28_reg_27610[3]),
        .I1(reg_2155[3]),
        .I2(x_assign_43_reg_28091[3]),
        .I3(\xor_ln124_92_reg_28217[3]_i_2_n_0 ),
        .I4(\reg_2138_reg_n_0_[3] ),
        .I5(x_assign_42_reg_28085[3]),
        .O(xor_ln124_92_fu_7702_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[3]_i_2 
       (.I0(or_ln134_28_fu_7486_p3[3]),
        .I1(or_ln134_27_fu_7480_p3[3]),
        .I2(x_assign_60_reg_28133[3]),
        .I3(x_assign_62_reg_28155[3]),
        .I4(or_ln134_40_fu_7662_p3[3]),
        .I5(or_ln134_39_fu_7656_p3[3]),
        .O(\xor_ln124_92_reg_28217[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[4]_i_1 
       (.I0(xor_ln124_28_reg_27610[4]),
        .I1(reg_2155[4]),
        .I2(x_assign_43_reg_28091[4]),
        .I3(\xor_ln124_92_reg_28217[4]_i_2_n_0 ),
        .I4(\reg_2138_reg_n_0_[4] ),
        .I5(or_ln134_30_fu_7498_p3[6]),
        .O(xor_ln124_92_fu_7702_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[4]_i_2 
       (.I0(or_ln134_28_fu_7486_p3[4]),
        .I1(or_ln134_27_fu_7480_p3[4]),
        .I2(or_ln134_42_fu_7674_p3[5]),
        .I3(or_ln134_40_fu_7662_p3[5]),
        .I4(or_ln134_40_fu_7662_p3[4]),
        .I5(or_ln134_39_fu_7656_p3[4]),
        .O(\xor_ln124_92_reg_28217[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[5]_i_1 
       (.I0(xor_ln124_28_reg_27610[5]),
        .I1(reg_2155[5]),
        .I2(x_assign_43_reg_28091[5]),
        .I3(\xor_ln124_92_reg_28217[5]_i_2_n_0 ),
        .I4(\reg_2138_reg_n_0_[5] ),
        .I5(or_ln134_30_fu_7498_p3[7]),
        .O(xor_ln124_92_fu_7702_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[5]_i_2 
       (.I0(or_ln134_28_fu_7486_p3[5]),
        .I1(or_ln134_27_fu_7480_p3[5]),
        .I2(or_ln134_42_fu_7674_p3[6]),
        .I3(or_ln134_40_fu_7662_p3[6]),
        .I4(or_ln134_40_fu_7662_p3[5]),
        .I5(or_ln134_39_fu_7656_p3[5]),
        .O(\xor_ln124_92_reg_28217[5]_i_2_n_0 ));
  FDRE \xor_ln124_92_reg_28217_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7702_p2[0]),
        .Q(xor_ln124_92_reg_28217[0]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_28217_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7702_p2[1]),
        .Q(xor_ln124_92_reg_28217[1]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_28217_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7702_p2[2]),
        .Q(xor_ln124_92_reg_28217[2]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_28217_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7702_p2[3]),
        .Q(xor_ln124_92_reg_28217[3]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_28217_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7702_p2[4]),
        .Q(xor_ln124_92_reg_28217[4]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_28217_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7702_p2[5]),
        .Q(xor_ln124_92_reg_28217[5]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_28217_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7702_p2[6]),
        .Q(xor_ln124_92_reg_28217[6]),
        .R(1'b0));
  FDRE \xor_ln124_92_reg_28217_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_92_fu_7702_p2[7]),
        .Q(xor_ln124_92_reg_28217[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[0]_i_1 
       (.I0(\reg_2130_reg_n_0_[0] ),
        .I1(reg_2178[0]),
        .I2(x_assign_43_reg_28091[0]),
        .I3(\xor_ln124_93_reg_28222[0]_i_2_n_0 ),
        .I4(xor_ln124_29_reg_27616[0]),
        .I5(x_assign_42_reg_28085[0]),
        .O(xor_ln124_93_fu_7730_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[0]_i_2 
       (.I0(x_assign_42_reg_28085[6]),
        .I1(or_ln134_29_fu_7492_p3[0]),
        .I2(x_assign_63_reg_28171[0]),
        .I3(or_ln134_39_fu_7656_p3[1]),
        .I4(or_ln134_40_fu_7662_p3[0]),
        .I5(x_assign_61_reg_28139[7]),
        .O(\xor_ln124_93_reg_28222[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[2]_i_1 
       (.I0(\reg_2130_reg_n_0_[2] ),
        .I1(reg_2178[2]),
        .I2(x_assign_43_reg_28091[2]),
        .I3(\xor_ln124_93_reg_28222[2]_i_2_n_0 ),
        .I4(xor_ln124_29_reg_27616[2]),
        .I5(x_assign_42_reg_28085[2]),
        .O(xor_ln124_93_fu_7730_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[2]_i_2 
       (.I0(or_ln134_30_fu_7498_p3[2]),
        .I1(or_ln134_29_fu_7492_p3[2]),
        .I2(x_assign_63_reg_28171[2]),
        .I3(x_assign_61_reg_28139[2]),
        .I4(or_ln134_40_fu_7662_p3[2]),
        .I5(or_ln134_39_fu_7656_p3[2]),
        .O(\xor_ln124_93_reg_28222[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[4]_i_1 
       (.I0(\reg_2130_reg_n_0_[4] ),
        .I1(reg_2178[4]),
        .I2(x_assign_43_reg_28091[4]),
        .I3(\xor_ln124_93_reg_28222[4]_i_2_n_0 ),
        .I4(xor_ln124_29_reg_27616[4]),
        .I5(or_ln134_30_fu_7498_p3[6]),
        .O(xor_ln124_93_fu_7730_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[4]_i_2 
       (.I0(or_ln134_30_fu_7498_p3[4]),
        .I1(or_ln134_29_fu_7492_p3[4]),
        .I2(x_assign_63_reg_28171[4]),
        .I3(or_ln134_39_fu_7656_p3[5]),
        .I4(or_ln134_40_fu_7662_p3[4]),
        .I5(or_ln134_39_fu_7656_p3[4]),
        .O(\xor_ln124_93_reg_28222[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[5]_i_1 
       (.I0(\reg_2130_reg_n_0_[5] ),
        .I1(reg_2178[5]),
        .I2(x_assign_43_reg_28091[5]),
        .I3(\xor_ln124_93_reg_28222[5]_i_2_n_0 ),
        .I4(xor_ln124_29_reg_27616[5]),
        .I5(or_ln134_30_fu_7498_p3[7]),
        .O(xor_ln124_93_fu_7730_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[5]_i_2 
       (.I0(or_ln134_30_fu_7498_p3[5]),
        .I1(or_ln134_29_fu_7492_p3[5]),
        .I2(x_assign_63_reg_28171[5]),
        .I3(or_ln134_39_fu_7656_p3[6]),
        .I4(or_ln134_40_fu_7662_p3[5]),
        .I5(or_ln134_39_fu_7656_p3[5]),
        .O(\xor_ln124_93_reg_28222[5]_i_2_n_0 ));
  FDRE \xor_ln124_93_reg_28222_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_7730_p2[0]),
        .Q(xor_ln124_93_reg_28222[0]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_28222_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_7730_p2[1]),
        .Q(xor_ln124_93_reg_28222[1]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_28222_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_7730_p2[2]),
        .Q(xor_ln124_93_reg_28222[2]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_28222_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_7730_p2[3]),
        .Q(xor_ln124_93_reg_28222[3]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_28222_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_7730_p2[4]),
        .Q(xor_ln124_93_reg_28222[4]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_28222_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_7730_p2[5]),
        .Q(xor_ln124_93_reg_28222[5]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_28222_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_7730_p2[6]),
        .Q(xor_ln124_93_reg_28222[6]),
        .R(1'b0));
  FDRE \xor_ln124_93_reg_28222_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_93_fu_7730_p2[7]),
        .Q(xor_ln124_93_reg_28222[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[0]_i_1 
       (.I0(xor_ln124_30_reg_27622[0]),
        .I1(\reg_2163_reg_n_0_[0] ),
        .I2(x_assign_43_reg_28091[6]),
        .I3(\xor_ln124_94_reg_28227[0]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[0] ),
        .I5(x_assign_40_reg_28069[6]),
        .O(xor_ln124_94_fu_7758_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[0]_i_2 
       (.I0(x_assign_45_reg_28107[0]),
        .I1(x_assign_40_reg_28069[0]),
        .I2(or_ln134_42_fu_7674_p3[1]),
        .I3(or_ln134_40_fu_7662_p3[1]),
        .I4(or_ln134_42_fu_7674_p3[0]),
        .I5(x_assign_63_reg_28171[7]),
        .O(\xor_ln124_94_reg_28227[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[1]_i_1 
       (.I0(xor_ln124_30_reg_27622[1]),
        .I1(\reg_2163_reg_n_0_[1] ),
        .I2(x_assign_43_reg_28091[7]),
        .I3(\xor_ln124_94_reg_28227[1]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[1] ),
        .I5(x_assign_40_reg_28069[7]),
        .O(xor_ln124_94_fu_7758_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[1]_i_2 
       (.I0(x_assign_45_reg_28107[1]),
        .I1(x_assign_40_reg_28069[1]),
        .I2(x_assign_60_reg_28133[1]),
        .I3(x_assign_62_reg_28155[1]),
        .I4(or_ln134_42_fu_7674_p3[1]),
        .I5(x_assign_63_reg_28171[0]),
        .O(\xor_ln124_94_reg_28227[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[3]_i_1 
       (.I0(xor_ln124_30_reg_27622[3]),
        .I1(\reg_2163_reg_n_0_[3] ),
        .I2(or_ln134_28_fu_7486_p3[3]),
        .I3(\xor_ln124_94_reg_28227[3]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[3] ),
        .I5(or_ln134_27_fu_7480_p3[3]),
        .O(xor_ln124_94_fu_7758_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[3]_i_2 
       (.I0(x_assign_45_reg_28107[3]),
        .I1(x_assign_40_reg_28069[3]),
        .I2(x_assign_60_reg_28133[3]),
        .I3(x_assign_62_reg_28155[3]),
        .I4(or_ln134_42_fu_7674_p3[3]),
        .I5(or_ln134_41_fu_7668_p3[3]),
        .O(\xor_ln124_94_reg_28227[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[4]_i_1 
       (.I0(xor_ln124_30_reg_27622[4]),
        .I1(\reg_2163_reg_n_0_[4] ),
        .I2(or_ln134_28_fu_7486_p3[4]),
        .I3(\xor_ln124_94_reg_28227[4]_i_2_n_0 ),
        .I4(\reg_2170_reg_n_0_[4] ),
        .I5(or_ln134_27_fu_7480_p3[4]),
        .O(xor_ln124_94_fu_7758_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[4]_i_2 
       (.I0(or_ln134_29_fu_7492_p3[6]),
        .I1(x_assign_40_reg_28069[4]),
        .I2(or_ln134_42_fu_7674_p3[5]),
        .I3(or_ln134_40_fu_7662_p3[5]),
        .I4(or_ln134_42_fu_7674_p3[4]),
        .I5(or_ln134_41_fu_7668_p3[4]),
        .O(\xor_ln124_94_reg_28227[4]_i_2_n_0 ));
  FDRE \xor_ln124_94_reg_28227_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_7758_p2[0]),
        .Q(xor_ln124_94_reg_28227[0]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_28227_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_7758_p2[1]),
        .Q(xor_ln124_94_reg_28227[1]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_28227_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_7758_p2[2]),
        .Q(xor_ln124_94_reg_28227[2]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_28227_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_7758_p2[3]),
        .Q(xor_ln124_94_reg_28227[3]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_28227_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_7758_p2[4]),
        .Q(xor_ln124_94_reg_28227[4]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_28227_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_7758_p2[5]),
        .Q(xor_ln124_94_reg_28227[5]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_28227_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_7758_p2[6]),
        .Q(xor_ln124_94_reg_28227[6]),
        .R(1'b0));
  FDRE \xor_ln124_94_reg_28227_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_94_fu_7758_p2[7]),
        .Q(xor_ln124_94_reg_28227[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[0]_i_1 
       (.I0(xor_ln124_31_reg_27628[0]),
        .I1(\reg_2146_reg_n_0_[0] ),
        .I2(x_assign_40_reg_28069[0]),
        .I3(\xor_ln124_95_reg_28232[0]_i_2_n_0 ),
        .I4(or_ln134_29_fu_7492_p3[0]),
        .I5(x_assign_42_reg_28085[6]),
        .O(xor_ln124_95_fu_7786_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[0]_i_2 
       (.I0(reg_2185[0]),
        .I1(x_assign_45_reg_28107[0]),
        .I2(or_ln134_42_fu_7674_p3[0]),
        .I3(x_assign_63_reg_28171[7]),
        .I4(x_assign_63_reg_28171[0]),
        .I5(or_ln134_39_fu_7656_p3[1]),
        .O(\xor_ln124_95_reg_28232[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[1]_i_1 
       (.I0(xor_ln124_31_reg_27628[1]),
        .I1(\reg_2146_reg_n_0_[1] ),
        .I2(x_assign_40_reg_28069[1]),
        .I3(\xor_ln124_95_reg_28232[1]_i_2_n_0 ),
        .I4(or_ln134_29_fu_7492_p3[1]),
        .I5(x_assign_42_reg_28085[7]),
        .O(xor_ln124_95_fu_7786_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[1]_i_2 
       (.I0(reg_2185[1]),
        .I1(x_assign_45_reg_28107[1]),
        .I2(or_ln134_42_fu_7674_p3[1]),
        .I3(x_assign_63_reg_28171[0]),
        .I4(x_assign_63_reg_28171[1]),
        .I5(x_assign_61_reg_28139[1]),
        .O(\xor_ln124_95_reg_28232[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[2]_i_1 
       (.I0(xor_ln124_31_reg_27628[2]),
        .I1(\reg_2146_reg_n_0_[2] ),
        .I2(x_assign_40_reg_28069[2]),
        .I3(\xor_ln124_95_reg_28232[2]_i_2_n_0 ),
        .I4(or_ln134_29_fu_7492_p3[2]),
        .I5(or_ln134_30_fu_7498_p3[2]),
        .O(xor_ln124_95_fu_7786_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[2]_i_2 
       (.I0(reg_2185[2]),
        .I1(x_assign_45_reg_28107[2]),
        .I2(or_ln134_42_fu_7674_p3[2]),
        .I3(or_ln134_41_fu_7668_p3[2]),
        .I4(x_assign_63_reg_28171[2]),
        .I5(x_assign_61_reg_28139[2]),
        .O(\xor_ln124_95_reg_28232[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[3]_i_1 
       (.I0(xor_ln124_31_reg_27628[3]),
        .I1(\reg_2146_reg_n_0_[3] ),
        .I2(x_assign_40_reg_28069[3]),
        .I3(\xor_ln124_95_reg_28232[3]_i_2_n_0 ),
        .I4(or_ln134_29_fu_7492_p3[3]),
        .I5(or_ln134_30_fu_7498_p3[3]),
        .O(xor_ln124_95_fu_7786_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[3]_i_2 
       (.I0(reg_2185[3]),
        .I1(x_assign_45_reg_28107[3]),
        .I2(or_ln134_42_fu_7674_p3[3]),
        .I3(or_ln134_41_fu_7668_p3[3]),
        .I4(x_assign_63_reg_28171[3]),
        .I5(x_assign_61_reg_28139[3]),
        .O(\xor_ln124_95_reg_28232[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[5]_i_1 
       (.I0(xor_ln124_31_reg_27628[5]),
        .I1(\reg_2146_reg_n_0_[5] ),
        .I2(x_assign_40_reg_28069[5]),
        .I3(\xor_ln124_95_reg_28232[5]_i_2_n_0 ),
        .I4(or_ln134_29_fu_7492_p3[5]),
        .I5(or_ln134_30_fu_7498_p3[5]),
        .O(xor_ln124_95_fu_7786_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[5]_i_2 
       (.I0(reg_2185[5]),
        .I1(or_ln134_29_fu_7492_p3[7]),
        .I2(or_ln134_42_fu_7674_p3[5]),
        .I3(x_assign_63_reg_28171[4]),
        .I4(x_assign_63_reg_28171[5]),
        .I5(or_ln134_39_fu_7656_p3[6]),
        .O(\xor_ln124_95_reg_28232[5]_i_2_n_0 ));
  FDRE \xor_ln124_95_reg_28232_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_7786_p2[0]),
        .Q(xor_ln124_95_reg_28232[0]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_28232_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_7786_p2[1]),
        .Q(xor_ln124_95_reg_28232[1]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_28232_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_7786_p2[2]),
        .Q(xor_ln124_95_reg_28232[2]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_28232_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_7786_p2[3]),
        .Q(xor_ln124_95_reg_28232[3]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_28232_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_7786_p2[4]),
        .Q(xor_ln124_95_reg_28232[4]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_28232_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_7786_p2[5]),
        .Q(xor_ln124_95_reg_28232[5]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_28232_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_7786_p2[6]),
        .Q(xor_ln124_95_reg_28232[6]),
        .R(1'b0));
  FDRE \xor_ln124_95_reg_28232_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage7),
        .D(xor_ln124_95_fu_7786_p2[7]),
        .Q(xor_ln124_95_reg_28232[7]),
        .R(1'b0));
  FDRE \z_158_reg_30891_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s1_address0117_out),
        .D(clefia_s1_q0[0]),
        .Q(z_158_reg_30891[0]),
        .R(1'b0));
  FDRE \z_158_reg_30891_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s1_address0117_out),
        .D(clefia_s1_q0[1]),
        .Q(z_158_reg_30891[1]),
        .R(1'b0));
  FDRE \z_158_reg_30891_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s1_address0117_out),
        .D(clefia_s1_q0[2]),
        .Q(z_158_reg_30891[2]),
        .R(1'b0));
  FDRE \z_158_reg_30891_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s1_address0117_out),
        .D(clefia_s1_q0[3]),
        .Q(z_158_reg_30891[3]),
        .R(1'b0));
  FDRE \z_158_reg_30891_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s1_address0117_out),
        .D(clefia_s1_q0[4]),
        .Q(z_158_reg_30891[4]),
        .R(1'b0));
  FDRE \z_158_reg_30891_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s1_address0117_out),
        .D(clefia_s1_q0[5]),
        .Q(z_158_reg_30891[5]),
        .R(1'b0));
  FDRE \z_158_reg_30891_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s1_address0117_out),
        .D(clefia_s1_q0[6]),
        .Q(z_158_reg_30891[6]),
        .R(1'b0));
  FDRE \z_158_reg_30891_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s1_address0117_out),
        .D(clefia_s1_q0[7]),
        .Q(z_158_reg_30891[7]),
        .R(1'b0));
  FDRE \z_161_reg_30986_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s1_address0118_out),
        .D(clefia_s1_q0[0]),
        .Q(z_161_reg_30986[0]),
        .R(1'b0));
  FDRE \z_161_reg_30986_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s1_address0118_out),
        .D(clefia_s1_q0[1]),
        .Q(z_161_reg_30986[1]),
        .R(1'b0));
  FDRE \z_161_reg_30986_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s1_address0118_out),
        .D(clefia_s1_q0[2]),
        .Q(z_161_reg_30986[2]),
        .R(1'b0));
  FDRE \z_161_reg_30986_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s1_address0118_out),
        .D(clefia_s1_q0[3]),
        .Q(z_161_reg_30986[3]),
        .R(1'b0));
  FDRE \z_161_reg_30986_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s1_address0118_out),
        .D(clefia_s1_q0[4]),
        .Q(z_161_reg_30986[4]),
        .R(1'b0));
  FDRE \z_161_reg_30986_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s1_address0118_out),
        .D(clefia_s1_q0[5]),
        .Q(z_161_reg_30986[5]),
        .R(1'b0));
  FDRE \z_161_reg_30986_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s1_address0118_out),
        .D(clefia_s1_q0[6]),
        .Q(z_161_reg_30986[6]),
        .R(1'b0));
  FDRE \z_161_reg_30986_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s1_address0118_out),
        .D(clefia_s1_q0[7]),
        .Q(z_161_reg_30986[7]),
        .R(1'b0));
  FDRE \z_175_reg_31307_reg[0] 
       (.C(ap_clk),
        .CE(ct_address0124_out),
        .D(clefia_s0_q0[0]),
        .Q(z_175_reg_31307[0]),
        .R(1'b0));
  FDRE \z_175_reg_31307_reg[1] 
       (.C(ap_clk),
        .CE(ct_address0124_out),
        .D(clefia_s0_q0[1]),
        .Q(z_175_reg_31307[1]),
        .R(1'b0));
  FDRE \z_175_reg_31307_reg[2] 
       (.C(ap_clk),
        .CE(ct_address0124_out),
        .D(clefia_s0_q0[2]),
        .Q(z_175_reg_31307[2]),
        .R(1'b0));
  FDRE \z_175_reg_31307_reg[3] 
       (.C(ap_clk),
        .CE(ct_address0124_out),
        .D(clefia_s0_q0[3]),
        .Q(z_175_reg_31307[3]),
        .R(1'b0));
  FDRE \z_175_reg_31307_reg[4] 
       (.C(ap_clk),
        .CE(ct_address0124_out),
        .D(clefia_s0_q0[4]),
        .Q(z_175_reg_31307[4]),
        .R(1'b0));
  FDRE \z_175_reg_31307_reg[5] 
       (.C(ap_clk),
        .CE(ct_address0124_out),
        .D(clefia_s0_q0[5]),
        .Q(z_175_reg_31307[5]),
        .R(1'b0));
  FDRE \z_175_reg_31307_reg[6] 
       (.C(ap_clk),
        .CE(ct_address0124_out),
        .D(clefia_s0_q0[6]),
        .Q(z_175_reg_31307[6]),
        .R(1'b0));
  FDRE \z_175_reg_31307_reg[7] 
       (.C(ap_clk),
        .CE(ct_address0124_out),
        .D(clefia_s0_q0[7]),
        .Q(z_175_reg_31307[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s0_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    q3_reg_0,
    q3_reg_1,
    q2_reg_0,
    q2_reg_1,
    D,
    q3_reg_2,
    \xor_ln124_64_reg_27384_reg[5] ,
    \ap_CS_fsm_reg[0] ,
    q2_reg_2,
    ap_enable_reg_pp0_iter3_reg,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[10] ,
    \xor_ln124_301_reg_30579_reg[7] ,
    q3_reg_3,
    q0_reg_0,
    q2_reg_3,
    q0_reg_1,
    clefia_s1_address0114_out,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_enable_reg_pp0_iter3_reg_1,
    q0_reg_2,
    \reg_2155_reg[7] ,
    clefia_s1_address0118_out,
    clefia_s1_address0117_out,
    \xor_ln124_253_reg_30015_reg[7] ,
    \xor_ln124_220_reg_29634_reg[7] ,
    \xor_ln124_236_reg_29822_reg[5] ,
    \reg_2116_reg[6] ,
    \reg_2130_reg[7] ,
    \reg_2138_reg[7] ,
    \xor_ln124_222_reg_29644_reg[7] ,
    clefia_s1_address312_out,
    \or_ln134_97_reg_29414_reg[7] ,
    reg_21101,
    clefia_s1_address31,
    \xor_ln124_60_reg_27867_reg[7] ,
    \ap_CS_fsm_reg[11] ,
    ce211,
    \xor_ln124_28_reg_27610_reg[7] ,
    ce012,
    \xor_ln124_44_reg_27717_reg[7] ,
    \xor_ln124_172_reg_29142_reg[7] ,
    \x_assign_126_reg_29315_reg[6] ,
    \reg_2138_reg[4] ,
    \xor_ln124_158_reg_28979_reg[7] ,
    \reg_2178_reg[6] ,
    \xor_ln124_190_reg_29282_reg[7] ,
    ap_enable_reg_pp0_iter2_reg,
    \xor_ln124_62_reg_27872_reg[7] ,
    \reg_2178_reg[7] ,
    \xor_ln124_30_reg_27622_reg[7] ,
    \x_assign_162_reg_29878_reg[7] ,
    \reg_2123_reg[6] ,
    \ap_CS_fsm_reg[3] ,
    q2_reg_4,
    \x_assign_126_reg_29315_reg[7] ,
    q3_reg_4,
    q3_reg_5,
    q2_reg_5,
    q2_reg_6,
    q3_reg_6,
    q3_reg_7,
    q2_reg_7,
    q2_reg_8,
    q3_reg_8,
    q3_reg_9,
    \x_assign_122_reg_29080_reg[6] ,
    q3_reg_10,
    \xor_ln124_111_reg_28420_reg[7] ,
    \reg_2100_reg[7] ,
    q2_reg_9,
    q3_reg_11,
    q3_reg_12,
    q3_reg_13,
    q3_reg_14,
    q2_reg_10,
    \tmp_413_reg_29107_reg[0] ,
    \reg_2146_reg[7] ,
    q3_reg_15,
    q3_reg_16,
    \pt_load_3_reg_27267_reg[7] ,
    q3_reg_17,
    q3_reg_18,
    q3_reg_19,
    \trunc_ln134_217_reg_29327_reg[4] ,
    \reg_2146_reg[4] ,
    \reg_2146_reg[3] ,
    \reg_2146_reg[0] ,
    q3_reg_20,
    \trunc_ln134_190_reg_29172_reg[6] ,
    \trunc_ln134_197_reg_29210_reg[6] ,
    q2_reg_11,
    \x_assign_9_reg_27344_reg[7] ,
    \trunc_ln134_19_reg_27410_reg[0] ,
    q2_reg_12,
    q2_reg_13,
    q2_reg_14,
    q2_reg_15,
    q0_reg_3,
    \xor_ln124_309_reg_30860_reg[7] ,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    \or_ln134_12_reg_27787_reg[1] ,
    \reg_2116_reg[6]_0 ,
    \trunc_ln134_197_reg_29210_reg[0] ,
    \tmp_395_reg_29215_reg[0] ,
    q3_reg_21,
    q3_reg_22,
    \x_assign_117_reg_29204_reg[1] ,
    \x_assign_117_reg_29204_reg[0] ,
    \reg_2146_reg[7]_0 ,
    p_47_in,
    \reg_2146_reg[5] ,
    \reg_2146_reg[2] ,
    \x_assign_115_reg_29188_reg[5] ,
    \x_assign_114_reg_29182_reg[7] ,
    \x_assign_114_reg_29182_reg[6] ,
    q3_reg_23,
    \x_assign_114_reg_29182_reg[1] ,
    \x_assign_114_reg_29182_reg[0] ,
    \xor_ln124_29_reg_27616_reg[5] ,
    p_45_in,
    \xor_ln124_29_reg_27616_reg[2] ,
    q0_reg_7,
    \reg_2202_reg[7] ,
    q0_reg_8,
    q0_reg_9,
    \reg_2211_reg[7] ,
    \x_assign_252_reg_31193_reg[7] ,
    \x_assign_255_reg_31215_reg[7] ,
    q0_reg_10,
    q0_reg_11,
    q0_reg_12,
    \xor_ln124_29_reg_27616_reg[3] ,
    \xor_ln124_92_reg_28217_reg[7] ,
    \reg_2123_reg[7] ,
    q3_reg_24,
    q3_reg_25,
    p_43_in,
    \reg_2146_reg[6] ,
    \reg_2146_reg[4]_0 ,
    \reg_2146_reg[3]_0 ,
    \reg_2146_reg[2]_0 ,
    \reg_2146_reg[1] ,
    \xor_ln124_143_reg_28796_reg[7] ,
    \x_assign_126_reg_29315_reg[7]_0 ,
    \x_assign_126_reg_29315_reg[5] ,
    \x_assign_126_reg_29315_reg[4] ,
    \x_assign_126_reg_29315_reg[7]_1 ,
    \x_assign_126_reg_29315_reg[6]_0 ,
    q0_reg_13,
    q0_reg_14,
    q0_reg_15,
    q0_reg_16,
    \xor_ln124_14_reg_27488_reg[7] ,
    \reg_2170_reg[6] ,
    \reg_2202_reg[4] ,
    \xor_ln124_5_reg_27435_reg[7] ,
    \reg_2116_reg[7] ,
    q0_reg_17,
    ap_clk,
    clefia_s0_ce0,
    clefia_s0_ce3,
    clefia_s0_ce4,
    clefia_s0_ce5,
    ADDRBWRADDR,
    Q,
    \xor_ln124_47_reg_27735_reg[7] ,
    \xor_ln124_47_reg_27735_reg[7]_0 ,
    \xor_ln124_47_reg_27735_reg[7]_1 ,
    \xor_ln124_47_reg_27735_reg[7]_2 ,
    pt_q0,
    \xor_ln124_45_reg_27723_reg[7] ,
    \xor_ln124_47_reg_27735_reg[2] ,
    \xor_ln124_47_reg_27735_reg[3] ,
    \xor_ln124_47_reg_27735_reg[4] ,
    reg_21301,
    q2_reg_16,
    ap_enable_reg_pp0_iter2,
    reg_2110122_out,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    q0_reg_18,
    \xor_ln124_363_reg_31296_reg[7] ,
    q0_reg_i_35_0,
    ct_address01,
    clefia_s1_address0119_out,
    ct_ce07,
    \reg_2146_reg[0]_0 ,
    reg_2146111_out,
    reg_21461,
    reg_215518_out,
    reg_21551,
    q0_reg_19,
    q0_reg_20,
    q0_reg_21,
    clefia_s1_address214_out,
    clefia_s1_address0112_out,
    clefia_s1_address215_out,
    clefia_s1_address21,
    clefia_s1_address01,
    clefia_s1_address0110_out,
    q0_reg_i_35_1,
    q0_reg_i_35_2,
    clefia_s1_address0116_out,
    \xor_ln124_361_reg_31286_reg[7] ,
    q0_reg_i_69_0,
    clefia_s1_address0115_out,
    clefia_s1_address117_out,
    clefia_s1_address0113_out,
    q2_reg_17,
    \xor_ln124_254_reg_30020_reg[7] ,
    clefia_s1_address019_out,
    q3_reg_26,
    \xor_ln124_222_reg_29644_reg[7]_0 ,
    q3_reg_27,
    clefia_s1_address118_out,
    \xor_ln124_252_reg_30010_reg[7] ,
    clefia_s1_address116_out,
    clefia_s1_address213_out,
    clefia_s1_address11,
    q3_reg_28,
    q3_reg_i_65_0,
    q3_reg_i_65_1,
    x_assign_162_reg_29878,
    or_ln134_110_fu_18833_p3,
    or_ln134_108_fu_18821_p3,
    q3_reg_i_31_0,
    clefia_s1_address0111_out,
    \xor_ln124_236_reg_29822_reg[7] ,
    \xor_ln124_236_reg_29822_reg[7]_0 ,
    or_ln134_99_fu_17683_p3,
    \xor_ln124_236_reg_29822_reg[7]_1 ,
    or_ln134_100_fu_17689_p3,
    or_ln134_102_fu_17701_p3,
    x_assign_168_reg_29738,
    x_assign_170_reg_29760,
    x_assign_169_reg_29744,
    \xor_ln124_189_reg_29276_reg[7] ,
    q3_reg_i_150_0,
    x_assign_153_reg_29712,
    or_ln134_114_fu_17877_p3,
    q3_reg_i_113__0_0,
    \xor_ln124_236_reg_29822_reg[4] ,
    \xor_ln124_236_reg_29822_reg[4]_0 ,
    \xor_ln124_236_reg_29822_reg[3] ,
    \xor_ln124_236_reg_29822_reg[3]_0 ,
    x_assign_148_reg_29674,
    \xor_ln124_191_reg_29288_reg[7] ,
    \xor_ln124_63_reg_27841_reg[7] ,
    \xor_ln124_37_reg_27793_reg[5] ,
    \xor_ln124_205_reg_29424_reg[5] ,
    x_assign_21_reg_27655,
    or_ln134_11_fu_5378_p3,
    x_assign_16_reg_27701,
    \xor_ln124_205_reg_29424_reg[2] ,
    x_assign_126_reg_29315,
    \xor_ln124_126_reg_28603_reg[7] ,
    \xor_ln124_207_reg_29430_reg[2] ,
    \xor_ln124_183_reg_29387_reg[7] ,
    \xor_ln124_63_reg_27841_reg[2] ,
    \xor_ln124_39_reg_27798_reg[7] ,
    \xor_ln124_284_reg_30386_reg[7] ,
    \xor_ln124_172_reg_29142_reg[7]_0 ,
    x_assign_122_reg_29080,
    \xor_ln124_172_reg_29142_reg[5] ,
    or_ln134_81_fu_13329_p3,
    or_ln134_82_fu_13335_p3,
    or_ln134_14_fu_4921_p3,
    \xor_ln124_37_reg_27793_reg[7] ,
    or_ln134_75_fu_13967_p3,
    \xor_ln124_172_reg_29142_reg[4] ,
    \xor_ln124_172_reg_29142_reg[4]_0 ,
    \xor_ln124_46_reg_27729_reg[4] ,
    \xor_ln124_46_reg_27729_reg[5] ,
    \xor_ln124_175_reg_29160_reg[3] ,
    \xor_ln124_188_reg_29270_reg[4] ,
    \xor_ln124_286_reg_30396_reg[7] ,
    \xor_ln124_188_reg_29270_reg[4]_0 ,
    x_assign_18_reg_27746,
    x_assign_112_reg_29166,
    \xor_ln124_173_reg_29148_reg[2] ,
    \xor_ln124_173_reg_29148_reg[7] ,
    or_ln134_69_fu_13075_p3,
    \xor_ln124_172_reg_29142_reg[3] ,
    \xor_ln124_181_reg_29382_reg[5] ,
    \xor_ln124_205_reg_29424_reg[7] ,
    \xor_ln124_181_reg_29382_reg[5]_0 ,
    \xor_ln124_46_reg_27729_reg[3] ,
    \xor_ln124_188_reg_29270_reg[3] ,
    \xor_ln124_189_reg_29276_reg[7]_0 ,
    or_ln134_77_fu_13979_p3,
    \xor_ln124_45_reg_27723_reg[7]_0 ,
    \xor_ln124_45_reg_27723_reg[5] ,
    \xor_ln124_205_reg_29424_reg[4] ,
    \xor_ln124_205_reg_29424_reg[3] ,
    \xor_ln124_126_reg_28603_reg[7]_0 ,
    x_assign_64_reg_28445,
    x_assign_67_reg_28467,
    or_ln134_45_fu_9756_p3,
    x_assign_87_reg_28547,
    or_ln134_58_fu_9938_p3,
    or_ln134_56_fu_9926_p3,
    \xor_ln124_191_reg_29288_reg[7]_0 ,
    q3_reg_i_60_0,
    or_ln134_46_fu_9762_p3,
    q2_reg_18,
    \xor_ln124_124_reg_28593_reg[5] ,
    \xor_ln124_124_reg_28593_reg[5]_0 ,
    \xor_ln124_126_reg_28603_reg[3] ,
    q2_reg_i_37_0,
    \xor_ln124_126_reg_28603_reg[3]_0 ,
    \xor_ln124_126_reg_28603_reg[3]_1 ,
    x_assign_66_reg_28461,
    \xor_ln124_191_reg_29288_reg[7]_1 ,
    or_ln134_78_fu_13985_p3,
    \xor_ln124_189_reg_29276_reg[5] ,
    x_assign_115_reg_29188,
    x_assign_114_reg_29182,
    \xor_ln124_191_reg_29288_reg[2] ,
    \xor_ln124_191_reg_29288_reg[2]_0 ,
    x_assign_9_reg_27344,
    \xor_ln124_42_reg_27451_reg[3] ,
    \xor_ln124_64_reg_27384_reg[5]_0 ,
    \xor_ln124_42_reg_27451_reg[5] ,
    q3_reg_i_100_0,
    x_assign_165_reg_29900,
    x_assign_160_reg_29862,
    q3_reg_i_75_0,
    or_ln134_107_fu_18815_p3,
    \xor_ln124_295_reg_30737_reg[7] ,
    \xor_ln124_295_reg_30737_reg[7]_0 ,
    or_ln134_141_fu_23268_p3,
    or_ln134_142_fu_23274_p3,
    x_assign_208_reg_30610,
    \xor_ln124_293_reg_30727_reg[7] ,
    \xor_ln124_293_reg_30727_reg[7]_0 ,
    x_assign_211_reg_30632,
    x_assign_210_reg_30626,
    \xor_ln124_295_reg_30737_reg[3] ,
    \xor_ln124_1058_reg_31301_reg[4] ,
    \xor_ln124_333_reg_31049_reg[7] ,
    \xor_ln124_333_reg_31049_reg[7]_0 ,
    or_ln134_161_fu_25265_p3,
    \xor_ln124_333_reg_31049_reg[5] ,
    or_ln134_12_reg_27787,
    \xor_ln124_124_reg_28593_reg[7] ,
    \xor_ln124_60_reg_27867_reg[7]_0 ,
    or_ln134_26_reg_27830,
    x_assign_38_reg_27814,
    \xor_ln124_60_reg_27867_reg[7]_1 ,
    q0_reg_i_151__0_0,
    q0_reg_i_151__0_1,
    x_assign_36_reg_27803,
    q2_reg_i_116_0,
    \xor_ln124_124_reg_28593_reg[7]_0 ,
    or_ln134_55_fu_9920_p3,
    x_assign_85_reg_28515,
    \xor_ln124_44_reg_27717_reg[5] ,
    \xor_ln124_44_reg_27717_reg[4] ,
    \xor_ln124_44_reg_27717_reg[3] ,
    or_ln134_122_fu_19009_p3,
    or_ln134_121_fu_19003_p3,
    x_assign_182_reg_29948,
    x_assign_180_reg_29926,
    or_ln134_119_fu_18991_p3,
    x_assign_129_reg_29321,
    \xor_ln124_172_reg_29142_reg[2] ,
    x_assign_102_reg_29021,
    \xor_ln124_173_reg_29148_reg[7]_0 ,
    or_ln134_70_fu_13081_p3,
    x_assign_103_reg_29027,
    \xor_ln124_173_reg_29148_reg[5] ,
    \xor_ln124_173_reg_29148_reg[4] ,
    \xor_ln124_173_reg_29148_reg[3] ,
    \xor_ln124_252_reg_30010_reg[4] ,
    q2_reg_i_38_0,
    \xor_ln124_94_reg_28227_reg[7] ,
    x_assign_43_reg_28091,
    x_assign_40_reg_28069,
    or_ln134_29_fu_7492_p3,
    or_ln134_42_fu_7674_p3,
    or_ln134_40_fu_7662_p3,
    x_assign_63_reg_28171,
    q3_reg_i_60_1,
    or_ln134_30_fu_7498_p3,
    \xor_ln124_94_reg_28227_reg[5] ,
    \xor_ln124_94_reg_28227_reg[5]_0 ,
    q2_reg_i_58,
    q2_reg_i_41_0,
    q3_reg_i_44_0,
    q3_reg_i_125__0_0,
    q2_reg_i_37_1,
    x_assign_42_reg_28085,
    q3_reg_i_101_0,
    x_assign_141_reg_29524,
    or_ln134_94_fu_16569_p3,
    x_assign_136_reg_29486,
    q3_reg_i_160_0,
    or_ln134_91_fu_16551_p3,
    x_assign_138_reg_29502,
    q2_reg_i_84_0,
    x_assign_189_reg_30276,
    or_ln134_123_fu_21079_p3,
    x_assign_186_reg_30254,
    q3_reg_i_100_1,
    or_ln134_124_fu_21085_p3,
    q2_reg_i_100_0,
    q2_reg_i_100_1,
    \xor_ln124_286_reg_30396_reg[3] ,
    x_assign_187_reg_30260,
    \xor_ln124_327_reg_30980_reg[7] ,
    x_assign_232_reg_30901,
    x_assign_237_reg_30923,
    or_ln134_158_fu_24799_p3,
    or_ln134_157_fu_24793_p3,
    \xor_ln124_325_reg_30974_reg[7] ,
    x_assign_234_reg_30917,
    \xor_ln124_325_reg_30974_reg[7]_0 ,
    or_ln134_155_fu_25032_p3,
    \xor_ln124_363_reg_31296_reg[7]_0 ,
    or_ln134_169_fu_26414_p3,
    or_ln134_170_fu_26420_p3,
    or_ln134_168_fu_26408_p3,
    \xor_ln124_360_reg_31281_reg[7] ,
    \xor_ln124_361_reg_31286_reg[7]_0 ,
    x_assign_255_reg_31215,
    x_assign_252_reg_31193,
    or_ln134_92_fu_16557_p3,
    or_ln134_106_fu_16745_p3,
    or_ln134_105_fu_16739_p3,
    x_assign_156_reg_29550,
    x_assign_158_reg_29572,
    q2_reg_i_174_0,
    q2_reg_i_120_0,
    or_ln134_103_fu_16727_p3,
    \xor_ln124_286_reg_30396_reg[7]_0 ,
    x_assign_204_reg_30302,
    x_assign_206_reg_30324,
    or_ln134_137_fu_21267_p3,
    or_ln134_136_fu_21261_p3,
    q0_reg_i_46_0,
    \xor_ln124_362_reg_31291_reg[7] ,
    x_assign_254_reg_31199,
    \xor_ln124_92_reg_28217_reg[7]_0 ,
    or_ln134_39_fu_7656_p3,
    q3_reg_i_150_1,
    x_assign_61_reg_28139,
    \xor_ln124_156_reg_28969_reg[7] ,
    or_ln134_62_fu_12026_p3,
    x_assign_91_reg_28843,
    or_ln134_60_fu_12014_p3,
    x_assign_88_reg_28821,
    x_assign_110_reg_28907,
    x_assign_108_reg_28885,
    or_ln134_72_fu_12190_p3,
    or_ln134_71_fu_12184_p3,
    \xor_ln124_156_reg_28969_reg[5] ,
    \xor_ln124_156_reg_28969_reg[3] ,
    \xor_ln124_220_reg_29634_reg[4] ,
    \xor_ln124_284_reg_30386_reg[7]_0 ,
    or_ln134_135_fu_21255_p3,
    \xor_ln124_110_reg_28415_reg[7] ,
    x_assign_52_reg_28257,
    \xor_ln124_110_reg_28415_reg[7]_0 ,
    x_assign_55_reg_28279,
    x_assign_57_reg_28295,
    or_ln134_50_fu_8806_p3,
    or_ln134_48_fu_8794_p3,
    or_ln134_49_fu_8800_p3,
    q3_reg_i_60_2,
    or_ln134_37_fu_8624_p3,
    or_ln134_38_fu_8630_p3,
    q2_reg_i_41_1,
    q2_reg_i_114_0,
    \xor_ln124_175_reg_29160_reg[7] ,
    x_assign_100_reg_29005,
    \xor_ln124_174_reg_29154_reg[3] ,
    x_assign_120_reg_29074,
    q3_reg_i_101_1,
    \xor_ln124_302_reg_30584_reg[7] ,
    or_ln134_131_fu_22211_p3,
    x_assign_201_reg_30464,
    or_ln134_132_fu_22217_p3,
    x_assign_218_reg_30512,
    x_assign_216_reg_30490,
    or_ln134_145_fu_22399_p3,
    q2_reg_i_28_0,
    or_ln134_133_fu_22223_p3,
    x_assign_198_reg_30442,
    q3_reg_i_39_0,
    \xor_ln124_302_reg_30584_reg[3] ,
    \xor_ln124_341_reg_31171_reg[7] ,
    or_ln134_166_fu_25950_p3,
    or_ln134_165_fu_25944_p3,
    x_assign_246_reg_31103,
    x_assign_247_reg_31109,
    or_ln134_164_fu_25938_p3,
    x_assign_249_reg_31125,
    \xor_ln124_108_reg_28405_reg[7] ,
    x_assign_73_reg_28327,
    \xor_ln124_108_reg_28405_reg[5] ,
    \xor_ln124_108_reg_28405_reg[5]_0 ,
    q3_reg_i_44_1,
    q3_reg_i_40_0,
    \xor_ln124_172_reg_29142_reg[7]_1 ,
    \xor_ln124_174_reg_29154_reg[7] ,
    \xor_ln124_172_reg_29142_reg[6] ,
    \xor_ln124_174_reg_29154_reg[5] ,
    \xor_ln124_174_reg_29154_reg[5]_0 ,
    \xor_ln124_172_reg_29142_reg[1] ,
    \xor_ln124_172_reg_29142_reg[0] ,
    or_ln134_113_fu_17871_p3,
    or_ln134_144_fu_22393_p3,
    \xor_ln124_302_reg_30584_reg[4] ,
    x_assign_199_reg_30448,
    x_assign_219_reg_30528,
    q2_reg_i_58_0,
    q3_reg_i_31_1,
    q0_reg_i_238__0_0,
    or_ln134_143_fu_22387_p3,
    q3_reg_i_26__0_0,
    x_assign_33_reg_27927,
    x_assign_30_reg_27909,
    x_assign_31_reg_27915,
    q2_reg_i_26_0,
    or_ln134_19_reg_27903,
    q2_reg_i_34_0,
    q2_reg_i_34_1,
    or_ln134_20_reg_27921,
    \xor_ln124_78_reg_28039_reg[3] ,
    q2_reg_i_27_0,
    x_assign_81_reg_28671,
    or_ln134_51_fu_10876_p3,
    x_assign_78_reg_28649,
    q3_reg_i_29_0,
    x_assign_79_reg_28655,
    q0_reg_i_49__0_0,
    q2_reg_i_35_0,
    q2_reg_i_35_1,
    x_assign_124_reg_29299,
    or_ln134_83_fu_15573_p3,
    \xor_ln124_181_reg_29382_reg[2] ,
    q2_reg_i_84_1,
    or_ln134_115_fu_19947_p3,
    x_assign_177_reg_30088,
    x_assign_174_reg_30066,
    \xor_ln124_270_reg_30208_reg[3] ,
    \xor_ln124_309_reg_30860_reg[7]_0 ,
    or_ln134_149_fu_24138_p3,
    or_ln134_150_fu_24144_p3,
    x_assign_223_reg_30789,
    x_assign_222_reg_30783,
    x_assign_243_reg_31007,
    \xor_ln124_334_reg_31055_reg[7] ,
    x_assign_240_reg_31001,
    or_ln134_162_fu_25271_p3,
    \xor_ln124_78_reg_28039_reg[7] ,
    x_assign_50_reg_27967,
    x_assign_48_reg_27945,
    or_ln134_33_fu_6536_p3,
    or_ln134_32_fu_6530_p3,
    \xor_ln124_78_reg_28039_reg[4] ,
    q0_reg_i_105_0,
    or_ln134_52_fu_10882_p3,
    x_assign_96_reg_28697,
    or_ln134_65_fu_11064_p3,
    or_ln134_64_fu_11058_p3,
    q0_reg_i_45__0_0,
    x_assign_98_reg_28719,
    \xor_ln124_206_reg_29461_reg[7] ,
    or_ln134_98_reg_29419,
    \xor_ln124_206_reg_29461_reg[7]_0 ,
    \xor_ln124_206_reg_29461_reg[7]_1 ,
    or_ln134_84_fu_15579_p3,
    x_assign_144_reg_29392,
    x_assign_146_reg_29403,
    or_ln134_116_fu_19953_p3,
    q0_reg_i_101__0_0,
    or_ln134_129_fu_20135_p3,
    x_assign_192_reg_30114,
    or_ln134_128_fu_20129_p3,
    \xor_ln124_270_reg_30208_reg[4] ,
    q2_reg_i_100_2,
    q2_reg_i_100_3,
    x_assign_194_reg_30136,
    x_assign_175_reg_30072,
    \xor_ln124_332_reg_31043_reg[4] ,
    \xor_ln124_181_reg_29382_reg[4] ,
    \xor_ln124_181_reg_29382_reg[3] ,
    q3_reg_i_100_2,
    \xor_ln124_76_reg_28029_reg[7] ,
    or_ln134_31_fu_6524_p3,
    \xor_ln124_140_reg_28781_reg[7] ,
    or_ln134_63_fu_11052_p3,
    q2_reg_i_173_0,
    q2_reg_i_173_1,
    q2_reg_i_200_0,
    q2_reg_i_111_0,
    q0_reg_i_239__0_0,
    or_ln134_127_fu_20123_p3,
    q2_reg_i_27_1,
    or_ln134_61_fu_12020_p3,
    x_assign_93_reg_28859,
    q0_reg_i_64_0,
    x_assign_75_reg_28359,
    x_assign_181_reg_29932,
    x_assign_157_reg_29556,
    q3_reg_29,
    q3_reg_30,
    q3_reg_31,
    q3_reg_32);
  output [7:0]DOADO;
  output [4:0]DOBDO;
  output [7:0]q3_reg_0;
  output [7:0]q3_reg_1;
  output [5:0]q2_reg_0;
  output [7:0]q2_reg_1;
  output [5:0]D;
  output q3_reg_2;
  output \xor_ln124_64_reg_27384_reg[5] ;
  output [7:0]\ap_CS_fsm_reg[0] ;
  output [7:0]q2_reg_2;
  output ap_enable_reg_pp0_iter3_reg;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[10] ;
  output [7:0]\xor_ln124_301_reg_30579_reg[7] ;
  output [7:0]q3_reg_3;
  output [7:0]q0_reg_0;
  output [7:0]q2_reg_3;
  output [7:0]q0_reg_1;
  output clefia_s1_address0114_out;
  output ap_enable_reg_pp0_iter3_reg_0;
  output ap_enable_reg_pp0_iter3_reg_1;
  output [7:0]q0_reg_2;
  output [7:0]\reg_2155_reg[7] ;
  output clefia_s1_address0118_out;
  output clefia_s1_address0117_out;
  output [7:0]\xor_ln124_253_reg_30015_reg[7] ;
  output [4:0]\xor_ln124_220_reg_29634_reg[7] ;
  output [4:0]\xor_ln124_236_reg_29822_reg[5] ;
  output [1:0]\reg_2116_reg[6] ;
  output [7:0]\reg_2130_reg[7] ;
  output [5:0]\reg_2138_reg[7] ;
  output [4:0]\xor_ln124_222_reg_29644_reg[7] ;
  output clefia_s1_address312_out;
  output [2:0]\or_ln134_97_reg_29414_reg[7] ;
  output reg_21101;
  output clefia_s1_address31;
  output [5:0]\xor_ln124_60_reg_27867_reg[7] ;
  output \ap_CS_fsm_reg[11] ;
  output ce211;
  output [4:0]\xor_ln124_28_reg_27610_reg[7] ;
  output ce012;
  output [3:0]\xor_ln124_44_reg_27717_reg[7] ;
  output [6:0]\xor_ln124_172_reg_29142_reg[7] ;
  output [2:0]\x_assign_126_reg_29315_reg[6] ;
  output [1:0]\reg_2138_reg[4] ;
  output [3:0]\xor_ln124_158_reg_28979_reg[7] ;
  output [3:0]\reg_2178_reg[6] ;
  output [1:0]\xor_ln124_190_reg_29282_reg[7] ;
  output ap_enable_reg_pp0_iter2_reg;
  output [4:0]\xor_ln124_62_reg_27872_reg[7] ;
  output [1:0]\reg_2178_reg[7] ;
  output [3:0]\xor_ln124_30_reg_27622_reg[7] ;
  output [3:0]\x_assign_162_reg_29878_reg[7] ;
  output [3:0]\reg_2123_reg[6] ;
  output \ap_CS_fsm_reg[3] ;
  output [7:0]q2_reg_4;
  output [7:0]\x_assign_126_reg_29315_reg[7] ;
  output q3_reg_4;
  output q3_reg_5;
  output q2_reg_5;
  output [2:0]q2_reg_6;
  output q3_reg_6;
  output q3_reg_7;
  output [1:0]q2_reg_7;
  output [2:0]q2_reg_8;
  output [0:0]q3_reg_8;
  output [5:0]q3_reg_9;
  output [7:0]\x_assign_122_reg_29080_reg[6] ;
  output q3_reg_10;
  output [7:0]\xor_ln124_111_reg_28420_reg[7] ;
  output [7:0]\reg_2100_reg[7] ;
  output q2_reg_9;
  output [3:0]q3_reg_11;
  output [1:0]q3_reg_12;
  output [1:0]q3_reg_13;
  output [1:0]q3_reg_14;
  output q2_reg_10;
  output [7:0]\tmp_413_reg_29107_reg[0] ;
  output [7:0]\reg_2146_reg[7] ;
  output [5:0]q3_reg_15;
  output q3_reg_16;
  output [7:0]\pt_load_3_reg_27267_reg[7] ;
  output [3:0]q3_reg_17;
  output [1:0]q3_reg_18;
  output [1:0]q3_reg_19;
  output \trunc_ln134_217_reg_29327_reg[4] ;
  output \reg_2146_reg[4] ;
  output \reg_2146_reg[3] ;
  output \reg_2146_reg[0] ;
  output [4:0]q3_reg_20;
  output \trunc_ln134_190_reg_29172_reg[6] ;
  output \trunc_ln134_197_reg_29210_reg[6] ;
  output [4:0]q2_reg_11;
  output [7:0]\x_assign_9_reg_27344_reg[7] ;
  output [7:0]\trunc_ln134_19_reg_27410_reg[0] ;
  output q2_reg_12;
  output [1:0]q2_reg_13;
  output [1:0]q2_reg_14;
  output q2_reg_15;
  output [7:0]q0_reg_3;
  output [5:0]\xor_ln124_309_reg_30860_reg[7] ;
  output q0_reg_4;
  output [3:0]q0_reg_5;
  output [1:0]q0_reg_6;
  output [4:0]\or_ln134_12_reg_27787_reg[1] ;
  output [3:0]\reg_2116_reg[6]_0 ;
  output \trunc_ln134_197_reg_29210_reg[0] ;
  output \tmp_395_reg_29215_reg[0] ;
  output q3_reg_21;
  output [1:0]q3_reg_22;
  output \x_assign_117_reg_29204_reg[1] ;
  output \x_assign_117_reg_29204_reg[0] ;
  output \reg_2146_reg[7]_0 ;
  output [1:0]p_47_in;
  output \reg_2146_reg[5] ;
  output \reg_2146_reg[2] ;
  output \x_assign_115_reg_29188_reg[5] ;
  output \x_assign_114_reg_29182_reg[7] ;
  output \x_assign_114_reg_29182_reg[6] ;
  output q3_reg_23;
  output \x_assign_114_reg_29182_reg[1] ;
  output \x_assign_114_reg_29182_reg[0] ;
  output \xor_ln124_29_reg_27616_reg[5] ;
  output [4:0]p_45_in;
  output \xor_ln124_29_reg_27616_reg[2] ;
  output [7:0]q0_reg_7;
  output [7:0]\reg_2202_reg[7] ;
  output q0_reg_8;
  output [1:0]q0_reg_9;
  output [7:0]\reg_2211_reg[7] ;
  output [7:0]\x_assign_252_reg_31193_reg[7] ;
  output [7:0]\x_assign_255_reg_31215_reg[7] ;
  output [3:0]q0_reg_10;
  output [1:0]q0_reg_11;
  output [7:0]q0_reg_12;
  output \xor_ln124_29_reg_27616_reg[3] ;
  output [5:0]\xor_ln124_92_reg_28217_reg[7] ;
  output [7:0]\reg_2123_reg[7] ;
  output q3_reg_24;
  output q3_reg_25;
  output [2:0]p_43_in;
  output \reg_2146_reg[6] ;
  output \reg_2146_reg[4]_0 ;
  output \reg_2146_reg[3]_0 ;
  output \reg_2146_reg[2]_0 ;
  output \reg_2146_reg[1] ;
  output [7:0]\xor_ln124_143_reg_28796_reg[7] ;
  output [7:0]\x_assign_126_reg_29315_reg[7]_0 ;
  output \x_assign_126_reg_29315_reg[5] ;
  output \x_assign_126_reg_29315_reg[4] ;
  output \x_assign_126_reg_29315_reg[7]_1 ;
  output \x_assign_126_reg_29315_reg[6]_0 ;
  output [4:0]q0_reg_13;
  output q0_reg_14;
  output [2:0]q0_reg_15;
  output q0_reg_16;
  output [6:0]\xor_ln124_14_reg_27488_reg[7] ;
  output [2:0]\reg_2170_reg[6] ;
  output [1:0]\reg_2202_reg[4] ;
  output [2:0]\xor_ln124_5_reg_27435_reg[7] ;
  output [1:0]\reg_2116_reg[7] ;
  output [1:0]q0_reg_17;
  input ap_clk;
  input clefia_s0_ce0;
  input clefia_s0_ce3;
  input clefia_s0_ce4;
  input clefia_s0_ce5;
  input [7:0]ADDRBWRADDR;
  input [3:0]Q;
  input [5:0]\xor_ln124_47_reg_27735_reg[7] ;
  input [7:0]\xor_ln124_47_reg_27735_reg[7]_0 ;
  input [7:0]\xor_ln124_47_reg_27735_reg[7]_1 ;
  input [6:0]\xor_ln124_47_reg_27735_reg[7]_2 ;
  input [6:0]pt_q0;
  input [7:0]\xor_ln124_45_reg_27723_reg[7] ;
  input \xor_ln124_47_reg_27735_reg[2] ;
  input [0:0]\xor_ln124_47_reg_27735_reg[3] ;
  input \xor_ln124_47_reg_27735_reg[4] ;
  input reg_21301;
  input [14:0]q2_reg_16;
  input ap_enable_reg_pp0_iter2;
  input reg_2110122_out;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter3;
  input [7:0]q0_reg_18;
  input [7:0]\xor_ln124_363_reg_31296_reg[7] ;
  input [7:0]q0_reg_i_35_0;
  input ct_address01;
  input clefia_s1_address0119_out;
  input ct_ce07;
  input \reg_2146_reg[0]_0 ;
  input reg_2146111_out;
  input reg_21461;
  input reg_215518_out;
  input reg_21551;
  input q0_reg_19;
  input [7:0]q0_reg_20;
  input q0_reg_21;
  input clefia_s1_address214_out;
  input clefia_s1_address0112_out;
  input clefia_s1_address215_out;
  input clefia_s1_address21;
  input clefia_s1_address01;
  input clefia_s1_address0110_out;
  input [7:0]q0_reg_i_35_1;
  input [7:0]q0_reg_i_35_2;
  input clefia_s1_address0116_out;
  input [7:0]\xor_ln124_361_reg_31286_reg[7] ;
  input [7:0]q0_reg_i_69_0;
  input clefia_s1_address0115_out;
  input clefia_s1_address117_out;
  input clefia_s1_address0113_out;
  input q2_reg_17;
  input [7:0]\xor_ln124_254_reg_30020_reg[7] ;
  input clefia_s1_address019_out;
  input [7:0]q3_reg_26;
  input [7:0]\xor_ln124_222_reg_29644_reg[7]_0 ;
  input [7:0]q3_reg_27;
  input clefia_s1_address118_out;
  input [7:0]\xor_ln124_252_reg_30010_reg[7] ;
  input clefia_s1_address116_out;
  input clefia_s1_address213_out;
  input clefia_s1_address11;
  input [3:0]q3_reg_28;
  input [7:0]q3_reg_i_65_0;
  input [7:0]q3_reg_i_65_1;
  input [5:0]x_assign_162_reg_29878;
  input [5:0]or_ln134_110_fu_18833_p3;
  input [7:0]or_ln134_108_fu_18821_p3;
  input [7:0]q3_reg_i_31_0;
  input clefia_s1_address0111_out;
  input [7:0]\xor_ln124_236_reg_29822_reg[7] ;
  input [7:0]\xor_ln124_236_reg_29822_reg[7]_0 ;
  input [5:0]or_ln134_99_fu_17683_p3;
  input [7:0]\xor_ln124_236_reg_29822_reg[7]_1 ;
  input [7:0]or_ln134_100_fu_17689_p3;
  input [7:0]or_ln134_102_fu_17701_p3;
  input [3:0]x_assign_168_reg_29738;
  input [7:0]x_assign_170_reg_29760;
  input [4:0]x_assign_169_reg_29744;
  input [7:0]\xor_ln124_189_reg_29276_reg[7] ;
  input [7:0]q3_reg_i_150_0;
  input [7:0]x_assign_153_reg_29712;
  input [6:0]or_ln134_114_fu_17877_p3;
  input [3:0]q3_reg_i_113__0_0;
  input [2:0]\xor_ln124_236_reg_29822_reg[4] ;
  input [2:0]\xor_ln124_236_reg_29822_reg[4]_0 ;
  input [3:0]\xor_ln124_236_reg_29822_reg[3] ;
  input [3:0]\xor_ln124_236_reg_29822_reg[3]_0 ;
  input [5:0]x_assign_148_reg_29674;
  input [7:0]\xor_ln124_191_reg_29288_reg[7] ;
  input [7:0]\xor_ln124_63_reg_27841_reg[7] ;
  input [3:0]\xor_ln124_37_reg_27793_reg[5] ;
  input \xor_ln124_205_reg_29424_reg[5] ;
  input [7:0]x_assign_21_reg_27655;
  input [5:0]or_ln134_11_fu_5378_p3;
  input [5:0]x_assign_16_reg_27701;
  input [0:0]\xor_ln124_205_reg_29424_reg[2] ;
  input [7:0]x_assign_126_reg_29315;
  input [7:0]\xor_ln124_126_reg_28603_reg[7] ;
  input \xor_ln124_207_reg_29430_reg[2] ;
  input [7:0]\xor_ln124_183_reg_29387_reg[7] ;
  input \xor_ln124_63_reg_27841_reg[2] ;
  input [7:0]\xor_ln124_39_reg_27798_reg[7] ;
  input [7:0]\xor_ln124_284_reg_30386_reg[7] ;
  input [7:0]\xor_ln124_172_reg_29142_reg[7]_0 ;
  input [7:0]x_assign_122_reg_29080;
  input \xor_ln124_172_reg_29142_reg[5] ;
  input [7:0]or_ln134_81_fu_13329_p3;
  input [6:0]or_ln134_82_fu_13335_p3;
  input [5:0]or_ln134_14_fu_4921_p3;
  input [7:0]\xor_ln124_37_reg_27793_reg[7] ;
  input [1:0]or_ln134_75_fu_13967_p3;
  input \xor_ln124_172_reg_29142_reg[4] ;
  input [2:0]\xor_ln124_172_reg_29142_reg[4]_0 ;
  input \xor_ln124_46_reg_27729_reg[4] ;
  input [2:0]\xor_ln124_46_reg_27729_reg[5] ;
  input [2:0]\xor_ln124_175_reg_29160_reg[3] ;
  input \xor_ln124_188_reg_29270_reg[4] ;
  input [7:0]\xor_ln124_286_reg_30396_reg[7] ;
  input [1:0]\xor_ln124_188_reg_29270_reg[4]_0 ;
  input [5:0]x_assign_18_reg_27746;
  input [5:0]x_assign_112_reg_29166;
  input \xor_ln124_173_reg_29148_reg[2] ;
  input [7:0]\xor_ln124_173_reg_29148_reg[7] ;
  input [7:0]or_ln134_69_fu_13075_p3;
  input \xor_ln124_172_reg_29142_reg[3] ;
  input [3:0]\xor_ln124_181_reg_29382_reg[5] ;
  input [7:0]\xor_ln124_205_reg_29424_reg[7] ;
  input [3:0]\xor_ln124_181_reg_29382_reg[5]_0 ;
  input \xor_ln124_46_reg_27729_reg[3] ;
  input \xor_ln124_188_reg_29270_reg[3] ;
  input [7:0]\xor_ln124_189_reg_29276_reg[7]_0 ;
  input [7:0]or_ln134_77_fu_13979_p3;
  input [5:0]\xor_ln124_45_reg_27723_reg[7]_0 ;
  input \xor_ln124_45_reg_27723_reg[5] ;
  input \xor_ln124_205_reg_29424_reg[4] ;
  input \xor_ln124_205_reg_29424_reg[3] ;
  input [7:0]\xor_ln124_126_reg_28603_reg[7]_0 ;
  input [7:0]x_assign_64_reg_28445;
  input [7:0]x_assign_67_reg_28467;
  input [7:0]or_ln134_45_fu_9756_p3;
  input [4:0]x_assign_87_reg_28547;
  input [7:0]or_ln134_58_fu_9938_p3;
  input [7:0]or_ln134_56_fu_9926_p3;
  input [7:0]\xor_ln124_191_reg_29288_reg[7]_0 ;
  input [7:0]q3_reg_i_60_0;
  input [5:0]or_ln134_46_fu_9762_p3;
  input [7:0]q2_reg_18;
  input [3:0]\xor_ln124_124_reg_28593_reg[5] ;
  input [3:0]\xor_ln124_124_reg_28593_reg[5]_0 ;
  input [3:0]\xor_ln124_126_reg_28603_reg[3] ;
  input [2:0]q2_reg_i_37_0;
  input [2:0]\xor_ln124_126_reg_28603_reg[3]_0 ;
  input [2:0]\xor_ln124_126_reg_28603_reg[3]_1 ;
  input [5:0]x_assign_66_reg_28461;
  input [3:0]\xor_ln124_191_reg_29288_reg[7]_1 ;
  input [5:0]or_ln134_78_fu_13985_p3;
  input \xor_ln124_189_reg_29276_reg[5] ;
  input [7:0]x_assign_115_reg_29188;
  input [5:0]x_assign_114_reg_29182;
  input [2:0]\xor_ln124_191_reg_29288_reg[2] ;
  input \xor_ln124_191_reg_29288_reg[2]_0 ;
  input [5:0]x_assign_9_reg_27344;
  input [3:0]\xor_ln124_42_reg_27451_reg[3] ;
  input [1:0]\xor_ln124_64_reg_27384_reg[5]_0 ;
  input [3:0]\xor_ln124_42_reg_27451_reg[5] ;
  input [7:0]q3_reg_i_100_0;
  input [7:0]x_assign_165_reg_29900;
  input [5:0]x_assign_160_reg_29862;
  input [3:0]q3_reg_i_75_0;
  input [5:0]or_ln134_107_fu_18815_p3;
  input [7:0]\xor_ln124_295_reg_30737_reg[7] ;
  input [7:0]\xor_ln124_295_reg_30737_reg[7]_0 ;
  input [7:0]or_ln134_141_fu_23268_p3;
  input [5:0]or_ln134_142_fu_23274_p3;
  input [7:0]x_assign_208_reg_30610;
  input [7:0]\xor_ln124_293_reg_30727_reg[7] ;
  input [7:0]\xor_ln124_293_reg_30727_reg[7]_0 ;
  input [7:0]x_assign_211_reg_30632;
  input [5:0]x_assign_210_reg_30626;
  input [3:0]\xor_ln124_295_reg_30737_reg[3] ;
  input [7:0]\xor_ln124_1058_reg_31301_reg[4] ;
  input [5:0]\xor_ln124_333_reg_31049_reg[7] ;
  input [7:0]\xor_ln124_333_reg_31049_reg[7]_0 ;
  input [6:0]or_ln134_161_fu_25265_p3;
  input \xor_ln124_333_reg_31049_reg[5] ;
  input [7:0]or_ln134_12_reg_27787;
  input [7:0]\xor_ln124_124_reg_28593_reg[7] ;
  input [7:0]\xor_ln124_60_reg_27867_reg[7]_0 ;
  input [6:0]or_ln134_26_reg_27830;
  input [7:0]x_assign_38_reg_27814;
  input [7:0]\xor_ln124_60_reg_27867_reg[7]_1 ;
  input [7:0]q0_reg_i_151__0_0;
  input [7:0]q0_reg_i_151__0_1;
  input [3:0]x_assign_36_reg_27803;
  input [3:0]q2_reg_i_116_0;
  input [7:0]\xor_ln124_124_reg_28593_reg[7]_0 ;
  input [6:0]or_ln134_55_fu_9920_p3;
  input [0:0]x_assign_85_reg_28515;
  input [0:0]\xor_ln124_44_reg_27717_reg[5] ;
  input \xor_ln124_44_reg_27717_reg[4] ;
  input \xor_ln124_44_reg_27717_reg[3] ;
  input [6:0]or_ln134_122_fu_19009_p3;
  input [7:0]or_ln134_121_fu_19003_p3;
  input [7:0]x_assign_182_reg_29948;
  input [3:0]x_assign_180_reg_29926;
  input [6:0]or_ln134_119_fu_18991_p3;
  input [7:0]x_assign_129_reg_29321;
  input \xor_ln124_172_reg_29142_reg[2] ;
  input [5:0]x_assign_102_reg_29021;
  input [7:0]\xor_ln124_173_reg_29148_reg[7]_0 ;
  input [5:0]or_ln134_70_fu_13081_p3;
  input [7:0]x_assign_103_reg_29027;
  input \xor_ln124_173_reg_29148_reg[5] ;
  input \xor_ln124_173_reg_29148_reg[4] ;
  input \xor_ln124_173_reg_29148_reg[3] ;
  input [2:0]\xor_ln124_252_reg_30010_reg[4] ;
  input [2:0]q2_reg_i_38_0;
  input [7:0]\xor_ln124_94_reg_28227_reg[7] ;
  input [7:0]x_assign_43_reg_28091;
  input [7:0]x_assign_40_reg_28069;
  input [7:0]or_ln134_29_fu_7492_p3;
  input [7:0]or_ln134_42_fu_7674_p3;
  input [7:0]or_ln134_40_fu_7662_p3;
  input [4:0]x_assign_63_reg_28171;
  input [7:0]q3_reg_i_60_1;
  input [5:0]or_ln134_30_fu_7498_p3;
  input [3:0]\xor_ln124_94_reg_28227_reg[5] ;
  input [3:0]\xor_ln124_94_reg_28227_reg[5]_0 ;
  input [7:0]q2_reg_i_58;
  input [3:0]q2_reg_i_41_0;
  input [2:0]q3_reg_i_44_0;
  input [2:0]q3_reg_i_125__0_0;
  input [2:0]q2_reg_i_37_1;
  input [5:0]x_assign_42_reg_28085;
  input [7:0]q3_reg_i_101_0;
  input [7:0]x_assign_141_reg_29524;
  input [5:0]or_ln134_94_fu_16569_p3;
  input [5:0]x_assign_136_reg_29486;
  input [3:0]q3_reg_i_160_0;
  input [5:0]or_ln134_91_fu_16551_p3;
  input [5:0]x_assign_138_reg_29502;
  input [7:0]q2_reg_i_84_0;
  input [7:0]x_assign_189_reg_30276;
  input [7:0]or_ln134_123_fu_21079_p3;
  input [7:0]x_assign_186_reg_30254;
  input [7:0]q3_reg_i_100_1;
  input [5:0]or_ln134_124_fu_21085_p3;
  input [3:0]q2_reg_i_100_0;
  input [3:0]q2_reg_i_100_1;
  input [3:0]\xor_ln124_286_reg_30396_reg[3] ;
  input [5:0]x_assign_187_reg_30260;
  input [7:0]\xor_ln124_327_reg_30980_reg[7] ;
  input [5:0]x_assign_232_reg_30901;
  input [6:0]x_assign_237_reg_30923;
  input [5:0]or_ln134_158_fu_24799_p3;
  input [4:0]or_ln134_157_fu_24793_p3;
  input [7:0]\xor_ln124_325_reg_30974_reg[7] ;
  input [5:0]x_assign_234_reg_30917;
  input [7:0]\xor_ln124_325_reg_30974_reg[7]_0 ;
  input [1:0]or_ln134_155_fu_25032_p3;
  input [7:0]\xor_ln124_363_reg_31296_reg[7]_0 ;
  input [6:0]or_ln134_169_fu_26414_p3;
  input [6:0]or_ln134_170_fu_26420_p3;
  input [6:0]or_ln134_168_fu_26408_p3;
  input [7:0]\xor_ln124_360_reg_31281_reg[7] ;
  input [7:0]\xor_ln124_361_reg_31286_reg[7]_0 ;
  input [3:0]x_assign_255_reg_31215;
  input [3:0]x_assign_252_reg_31193;
  input [7:0]or_ln134_92_fu_16557_p3;
  input [6:0]or_ln134_106_fu_16745_p3;
  input [7:0]or_ln134_105_fu_16739_p3;
  input [3:0]x_assign_156_reg_29550;
  input [7:0]x_assign_158_reg_29572;
  input [7:0]q2_reg_i_174_0;
  input [3:0]q2_reg_i_120_0;
  input [6:0]or_ln134_103_fu_16727_p3;
  input [7:0]\xor_ln124_286_reg_30396_reg[7]_0 ;
  input [7:0]x_assign_204_reg_30302;
  input [3:0]x_assign_206_reg_30324;
  input [7:0]or_ln134_137_fu_21267_p3;
  input [6:0]or_ln134_136_fu_21261_p3;
  input [2:0]q0_reg_i_46_0;
  input [7:0]\xor_ln124_362_reg_31291_reg[7] ;
  input [3:0]x_assign_254_reg_31199;
  input [7:0]\xor_ln124_92_reg_28217_reg[7]_0 ;
  input [6:0]or_ln134_39_fu_7656_p3;
  input [7:0]q3_reg_i_150_1;
  input [0:0]x_assign_61_reg_28139;
  input [7:0]\xor_ln124_156_reg_28969_reg[7] ;
  input [7:0]or_ln134_62_fu_12026_p3;
  input [5:0]x_assign_91_reg_28843;
  input [5:0]or_ln134_60_fu_12014_p3;
  input [7:0]x_assign_88_reg_28821;
  input [3:0]x_assign_110_reg_28907;
  input [7:0]x_assign_108_reg_28885;
  input [6:0]or_ln134_72_fu_12190_p3;
  input [7:0]or_ln134_71_fu_12184_p3;
  input [3:0]\xor_ln124_156_reg_28969_reg[5] ;
  input [3:0]\xor_ln124_156_reg_28969_reg[3] ;
  input [2:0]\xor_ln124_220_reg_29634_reg[4] ;
  input [7:0]\xor_ln124_284_reg_30386_reg[7]_0 ;
  input [7:0]or_ln134_135_fu_21255_p3;
  input [7:0]\xor_ln124_110_reg_28415_reg[7] ;
  input [7:0]x_assign_52_reg_28257;
  input [7:0]\xor_ln124_110_reg_28415_reg[7]_0 ;
  input [7:0]x_assign_55_reg_28279;
  input [5:0]x_assign_57_reg_28295;
  input [7:0]or_ln134_50_fu_8806_p3;
  input [7:0]or_ln134_48_fu_8794_p3;
  input [6:0]or_ln134_49_fu_8800_p3;
  input [7:0]q3_reg_i_60_2;
  input [5:0]or_ln134_37_fu_8624_p3;
  input [7:0]or_ln134_38_fu_8630_p3;
  input [2:0]q2_reg_i_41_1;
  input [2:0]q2_reg_i_114_0;
  input [7:0]\xor_ln124_175_reg_29160_reg[7] ;
  input [7:0]x_assign_100_reg_29005;
  input [3:0]\xor_ln124_174_reg_29154_reg[3] ;
  input [3:0]x_assign_120_reg_29074;
  input [7:0]q3_reg_i_101_1;
  input [7:0]\xor_ln124_302_reg_30584_reg[7] ;
  input [7:0]or_ln134_131_fu_22211_p3;
  input [6:0]x_assign_201_reg_30464;
  input [5:0]or_ln134_132_fu_22217_p3;
  input [3:0]x_assign_218_reg_30512;
  input [7:0]x_assign_216_reg_30490;
  input [6:0]or_ln134_145_fu_22399_p3;
  input [7:0]q2_reg_i_28_0;
  input [4:0]or_ln134_133_fu_22223_p3;
  input [7:0]x_assign_198_reg_30442;
  input [3:0]q3_reg_i_39_0;
  input [3:0]\xor_ln124_302_reg_30584_reg[3] ;
  input [7:0]\xor_ln124_341_reg_31171_reg[7] ;
  input [5:0]or_ln134_166_fu_25950_p3;
  input [5:0]or_ln134_165_fu_25944_p3;
  input [5:0]x_assign_246_reg_31103;
  input [5:0]x_assign_247_reg_31109;
  input [1:0]or_ln134_164_fu_25938_p3;
  input [1:0]x_assign_249_reg_31125;
  input [7:0]\xor_ln124_108_reg_28405_reg[7] ;
  input [4:0]x_assign_73_reg_28327;
  input [3:0]\xor_ln124_108_reg_28405_reg[5] ;
  input [3:0]\xor_ln124_108_reg_28405_reg[5]_0 ;
  input [3:0]q3_reg_i_44_1;
  input [2:0]q3_reg_i_40_0;
  input \xor_ln124_172_reg_29142_reg[7]_1 ;
  input [7:0]\xor_ln124_174_reg_29154_reg[7] ;
  input \xor_ln124_172_reg_29142_reg[6] ;
  input [3:0]\xor_ln124_174_reg_29154_reg[5] ;
  input [3:0]\xor_ln124_174_reg_29154_reg[5]_0 ;
  input \xor_ln124_172_reg_29142_reg[1] ;
  input \xor_ln124_172_reg_29142_reg[0] ;
  input [7:0]or_ln134_113_fu_17871_p3;
  input [6:0]or_ln134_144_fu_22393_p3;
  input [2:0]\xor_ln124_302_reg_30584_reg[4] ;
  input [5:0]x_assign_199_reg_30448;
  input [0:0]x_assign_219_reg_30528;
  input [7:0]q2_reg_i_58_0;
  input [7:0]q3_reg_i_31_1;
  input [7:0]q0_reg_i_238__0_0;
  input [7:0]or_ln134_143_fu_22387_p3;
  input [7:0]q3_reg_i_26__0_0;
  input [7:0]x_assign_33_reg_27927;
  input [7:0]x_assign_30_reg_27909;
  input [5:0]x_assign_31_reg_27915;
  input [7:0]q2_reg_i_26_0;
  input [7:0]or_ln134_19_reg_27903;
  input [3:0]q2_reg_i_34_0;
  input [3:0]q2_reg_i_34_1;
  input [5:0]or_ln134_20_reg_27921;
  input [3:0]\xor_ln124_78_reg_28039_reg[3] ;
  input [7:0]q2_reg_i_27_0;
  input [7:0]x_assign_81_reg_28671;
  input [7:0]or_ln134_51_fu_10876_p3;
  input [7:0]x_assign_78_reg_28649;
  input [7:0]q3_reg_i_29_0;
  input [5:0]x_assign_79_reg_28655;
  input [3:0]q0_reg_i_49__0_0;
  input [3:0]q2_reg_i_35_0;
  input [3:0]q2_reg_i_35_1;
  input [5:0]x_assign_124_reg_29299;
  input [5:0]or_ln134_83_fu_15573_p3;
  input \xor_ln124_181_reg_29382_reg[2] ;
  input [7:0]q2_reg_i_84_1;
  input [7:0]or_ln134_115_fu_19947_p3;
  input [7:0]x_assign_177_reg_30088;
  input [7:0]x_assign_174_reg_30066;
  input [3:0]\xor_ln124_270_reg_30208_reg[3] ;
  input [7:0]\xor_ln124_309_reg_30860_reg[7]_0 ;
  input [7:0]or_ln134_149_fu_24138_p3;
  input [5:0]or_ln134_150_fu_24144_p3;
  input [7:0]x_assign_223_reg_30789;
  input [5:0]x_assign_222_reg_30783;
  input [3:0]x_assign_243_reg_31007;
  input [4:0]\xor_ln124_334_reg_31055_reg[7] ;
  input [2:0]x_assign_240_reg_31001;
  input [6:0]or_ln134_162_fu_25271_p3;
  input [7:0]\xor_ln124_78_reg_28039_reg[7] ;
  input [3:0]x_assign_50_reg_27967;
  input [7:0]x_assign_48_reg_27945;
  input [7:0]or_ln134_33_fu_6536_p3;
  input [6:0]or_ln134_32_fu_6530_p3;
  input [2:0]\xor_ln124_78_reg_28039_reg[4] ;
  input [7:0]q0_reg_i_105_0;
  input [5:0]or_ln134_52_fu_10882_p3;
  input [7:0]x_assign_96_reg_28697;
  input [7:0]or_ln134_65_fu_11064_p3;
  input [6:0]or_ln134_64_fu_11058_p3;
  input [2:0]q0_reg_i_45__0_0;
  input [3:0]x_assign_98_reg_28719;
  input [7:0]\xor_ln124_206_reg_29461_reg[7] ;
  input [6:0]or_ln134_98_reg_29419;
  input [7:0]\xor_ln124_206_reg_29461_reg[7]_0 ;
  input [7:0]\xor_ln124_206_reg_29461_reg[7]_1 ;
  input [7:0]or_ln134_84_fu_15579_p3;
  input [3:0]x_assign_144_reg_29392;
  input [7:0]x_assign_146_reg_29403;
  input [5:0]or_ln134_116_fu_19953_p3;
  input [7:0]q0_reg_i_101__0_0;
  input [7:0]or_ln134_129_fu_20135_p3;
  input [7:0]x_assign_192_reg_30114;
  input [6:0]or_ln134_128_fu_20129_p3;
  input [2:0]\xor_ln124_270_reg_30208_reg[4] ;
  input [3:0]q2_reg_i_100_2;
  input [3:0]q2_reg_i_100_3;
  input [3:0]x_assign_194_reg_30136;
  input [5:0]x_assign_175_reg_30072;
  input [1:0]\xor_ln124_332_reg_31043_reg[4] ;
  input \xor_ln124_181_reg_29382_reg[4] ;
  input \xor_ln124_181_reg_29382_reg[3] ;
  input [7:0]q3_reg_i_100_2;
  input [7:0]\xor_ln124_76_reg_28029_reg[7] ;
  input [7:0]or_ln134_31_fu_6524_p3;
  input [7:0]\xor_ln124_140_reg_28781_reg[7] ;
  input [7:0]or_ln134_63_fu_11052_p3;
  input [7:0]q2_reg_i_173_0;
  input [7:0]q2_reg_i_173_1;
  input [3:0]q2_reg_i_200_0;
  input [2:0]q2_reg_i_111_0;
  input [7:0]q0_reg_i_239__0_0;
  input [7:0]or_ln134_127_fu_20123_p3;
  input [7:0]q2_reg_i_27_1;
  input [5:0]or_ln134_61_fu_12020_p3;
  input [5:0]x_assign_93_reg_28859;
  input [7:0]q0_reg_i_64_0;
  input [0:0]x_assign_75_reg_28359;
  input [0:0]x_assign_181_reg_29932;
  input [0:0]x_assign_157_reg_29556;
  input [7:0]q3_reg_29;
  input [7:0]q3_reg_30;
  input q3_reg_31;
  input [7:0]q3_reg_32;

  wire [7:0]ADDRBWRADDR;
  wire [5:0]D;
  wire [7:0]DOADO;
  wire [4:0]DOBDO;
  wire [3:0]Q;
  wire [7:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_1;
  wire ce012;
  wire ce211;
  wire clefia_s0_ce0;
  wire clefia_s0_ce1;
  wire clefia_s0_ce2;
  wire clefia_s0_ce3;
  wire clefia_s0_ce4;
  wire clefia_s0_ce5;
  wire [3:1]clefia_s0_q1;
  wire clefia_s1_address01;
  wire clefia_s1_address0110_out;
  wire clefia_s1_address0111_out;
  wire clefia_s1_address0112_out;
  wire clefia_s1_address0113_out;
  wire clefia_s1_address0114_out;
  wire clefia_s1_address0115_out;
  wire clefia_s1_address0116_out;
  wire clefia_s1_address0117_out;
  wire clefia_s1_address0118_out;
  wire clefia_s1_address0119_out;
  wire clefia_s1_address019_out;
  wire clefia_s1_address11;
  wire clefia_s1_address116_out;
  wire clefia_s1_address117_out;
  wire clefia_s1_address118_out;
  wire clefia_s1_address21;
  wire clefia_s1_address213_out;
  wire clefia_s1_address214_out;
  wire clefia_s1_address215_out;
  wire clefia_s1_address31;
  wire clefia_s1_address312_out;
  wire ct_address01;
  wire ct_ce07;
  wire [7:0]data10;
  wire [6:0]data13;
  wire [7:1]data14;
  wire [5:2]data8;
  wire [4:0]data9;
  wire [7:0]or_ln134_100_fu_17689_p3;
  wire [7:0]or_ln134_102_fu_17701_p3;
  wire [6:0]or_ln134_103_fu_16727_p3;
  wire [7:0]or_ln134_105_fu_16739_p3;
  wire [6:0]or_ln134_106_fu_16745_p3;
  wire [5:0]or_ln134_107_fu_18815_p3;
  wire [7:0]or_ln134_108_fu_18821_p3;
  wire [5:0]or_ln134_110_fu_18833_p3;
  wire [7:0]or_ln134_113_fu_17871_p3;
  wire [6:0]or_ln134_114_fu_17877_p3;
  wire [7:0]or_ln134_115_fu_19947_p3;
  wire [5:0]or_ln134_116_fu_19953_p3;
  wire [6:0]or_ln134_119_fu_18991_p3;
  wire [5:0]or_ln134_11_fu_5378_p3;
  wire [7:0]or_ln134_121_fu_19003_p3;
  wire [6:0]or_ln134_122_fu_19009_p3;
  wire [7:0]or_ln134_123_fu_21079_p3;
  wire [5:0]or_ln134_124_fu_21085_p3;
  wire [7:0]or_ln134_127_fu_20123_p3;
  wire [6:0]or_ln134_128_fu_20129_p3;
  wire [7:0]or_ln134_129_fu_20135_p3;
  wire [7:0]or_ln134_12_reg_27787;
  wire [4:0]\or_ln134_12_reg_27787_reg[1] ;
  wire [7:0]or_ln134_131_fu_22211_p3;
  wire [5:0]or_ln134_132_fu_22217_p3;
  wire [4:0]or_ln134_133_fu_22223_p3;
  wire [7:0]or_ln134_135_fu_21255_p3;
  wire [6:0]or_ln134_136_fu_21261_p3;
  wire [7:0]or_ln134_137_fu_21267_p3;
  wire [7:0]or_ln134_141_fu_23268_p3;
  wire [5:0]or_ln134_142_fu_23274_p3;
  wire [7:0]or_ln134_143_fu_22387_p3;
  wire [6:0]or_ln134_144_fu_22393_p3;
  wire [6:0]or_ln134_145_fu_22399_p3;
  wire [7:0]or_ln134_149_fu_24138_p3;
  wire [5:0]or_ln134_14_fu_4921_p3;
  wire [5:0]or_ln134_150_fu_24144_p3;
  wire [1:0]or_ln134_155_fu_25032_p3;
  wire [4:0]or_ln134_157_fu_24793_p3;
  wire [5:0]or_ln134_158_fu_24799_p3;
  wire [6:0]or_ln134_161_fu_25265_p3;
  wire [6:0]or_ln134_162_fu_25271_p3;
  wire [1:0]or_ln134_164_fu_25938_p3;
  wire [5:0]or_ln134_165_fu_25944_p3;
  wire [5:0]or_ln134_166_fu_25950_p3;
  wire [6:0]or_ln134_168_fu_26408_p3;
  wire [6:0]or_ln134_169_fu_26414_p3;
  wire [6:0]or_ln134_170_fu_26420_p3;
  wire [7:0]or_ln134_19_reg_27903;
  wire [5:0]or_ln134_20_reg_27921;
  wire [6:0]or_ln134_26_reg_27830;
  wire [7:0]or_ln134_29_fu_7492_p3;
  wire [5:0]or_ln134_30_fu_7498_p3;
  wire [7:0]or_ln134_31_fu_6524_p3;
  wire [6:0]or_ln134_32_fu_6530_p3;
  wire [7:0]or_ln134_33_fu_6536_p3;
  wire [5:0]or_ln134_37_fu_8624_p3;
  wire [7:0]or_ln134_38_fu_8630_p3;
  wire [6:0]or_ln134_39_fu_7656_p3;
  wire [7:0]or_ln134_40_fu_7662_p3;
  wire [7:0]or_ln134_42_fu_7674_p3;
  wire [7:0]or_ln134_45_fu_9756_p3;
  wire [5:0]or_ln134_46_fu_9762_p3;
  wire [7:0]or_ln134_48_fu_8794_p3;
  wire [6:0]or_ln134_49_fu_8800_p3;
  wire [7:0]or_ln134_50_fu_8806_p3;
  wire [7:0]or_ln134_51_fu_10876_p3;
  wire [5:0]or_ln134_52_fu_10882_p3;
  wire [6:0]or_ln134_55_fu_9920_p3;
  wire [7:0]or_ln134_56_fu_9926_p3;
  wire [7:0]or_ln134_58_fu_9938_p3;
  wire [5:0]or_ln134_60_fu_12014_p3;
  wire [5:0]or_ln134_61_fu_12020_p3;
  wire [7:0]or_ln134_62_fu_12026_p3;
  wire [7:0]or_ln134_63_fu_11052_p3;
  wire [6:0]or_ln134_64_fu_11058_p3;
  wire [7:0]or_ln134_65_fu_11064_p3;
  wire [7:0]or_ln134_69_fu_13075_p3;
  wire [5:0]or_ln134_70_fu_13081_p3;
  wire [7:0]or_ln134_71_fu_12184_p3;
  wire [6:0]or_ln134_72_fu_12190_p3;
  wire [1:0]or_ln134_75_fu_13967_p3;
  wire [7:0]or_ln134_77_fu_13979_p3;
  wire [5:0]or_ln134_78_fu_13985_p3;
  wire [7:0]or_ln134_81_fu_13329_p3;
  wire [6:0]or_ln134_82_fu_13335_p3;
  wire [5:0]or_ln134_83_fu_15573_p3;
  wire [7:0]or_ln134_84_fu_15579_p3;
  wire [5:0]or_ln134_91_fu_16551_p3;
  wire [7:0]or_ln134_92_fu_16557_p3;
  wire [5:0]or_ln134_94_fu_16569_p3;
  wire [2:0]\or_ln134_97_reg_29414_reg[7] ;
  wire [6:0]or_ln134_98_reg_29419;
  wire [5:0]or_ln134_99_fu_17683_p3;
  wire [2:0]p_43_in;
  wire [7:2]p_44_in;
  wire [4:0]p_45_in;
  wire [7:2]p_46_in;
  wire [1:0]p_47_in;
  wire [6:0]p_48_in;
  wire [7:0]p_49_in;
  wire [7:2]p_51_in;
  wire [7:0]p_53_in;
  wire [5:4]p_54_in;
  wire [7:0]p_55_in;
  wire [1:1]p_56_in;
  wire [7:2]p_57_in;
  wire [5:0]p_58_in;
  wire [0:0]p_59_in;
  wire [7:2]p_60_in;
  wire [6:0]p_61_in;
  wire [7:0]p_62_in;
  wire [6:0]p_63_in;
  wire [4:0]p_64_in;
  wire [7:4]p_65_in;
  wire [7:0]\pt_load_3_reg_27267_reg[7] ;
  wire [6:0]pt_q0;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [3:0]q0_reg_10;
  wire [1:0]q0_reg_11;
  wire [7:0]q0_reg_12;
  wire [4:0]q0_reg_13;
  wire q0_reg_14;
  wire [2:0]q0_reg_15;
  wire q0_reg_16;
  wire [1:0]q0_reg_17;
  wire [7:0]q0_reg_18;
  wire q0_reg_19;
  wire [7:0]q0_reg_2;
  wire [7:0]q0_reg_20;
  wire q0_reg_21;
  wire [7:0]q0_reg_3;
  wire q0_reg_4;
  wire [3:0]q0_reg_5;
  wire [1:0]q0_reg_6;
  wire [7:0]q0_reg_7;
  wire q0_reg_8;
  wire [1:0]q0_reg_9;
  wire [7:0]q0_reg_i_101__0_0;
  wire q0_reg_i_103_n_0;
  wire [7:0]q0_reg_i_105_0;
  wire q0_reg_i_108__0_n_0;
  wire q0_reg_i_109__0_n_0;
  wire q0_reg_i_10_n_0;
  wire q0_reg_i_110_n_0;
  wire q0_reg_i_111__0_n_0;
  wire q0_reg_i_113_n_0;
  wire q0_reg_i_114_n_0;
  wire q0_reg_i_115_n_0;
  wire q0_reg_i_117__0_n_0;
  wire q0_reg_i_11_n_0;
  wire q0_reg_i_120_n_0;
  wire q0_reg_i_121_n_0;
  wire q0_reg_i_122_n_0;
  wire q0_reg_i_125_n_0;
  wire q0_reg_i_126_n_0;
  wire q0_reg_i_129_n_0;
  wire q0_reg_i_12_n_0;
  wire q0_reg_i_130__0_n_0;
  wire q0_reg_i_132_n_0;
  wire q0_reg_i_134_n_0;
  wire q0_reg_i_135_n_0;
  wire q0_reg_i_137_n_0;
  wire q0_reg_i_13_n_0;
  wire q0_reg_i_140_n_0;
  wire q0_reg_i_141_n_0;
  wire q0_reg_i_144__0_n_0;
  wire q0_reg_i_147_n_0;
  wire q0_reg_i_148_n_0;
  wire q0_reg_i_14_n_0;
  wire q0_reg_i_150__0_n_0;
  wire [7:0]q0_reg_i_151__0_0;
  wire [7:0]q0_reg_i_151__0_1;
  wire q0_reg_i_151__0_n_0;
  wire q0_reg_i_152__0_n_0;
  wire q0_reg_i_153__0_n_0;
  wire q0_reg_i_155_n_0;
  wire q0_reg_i_156_n_0;
  wire q0_reg_i_157_n_0;
  wire q0_reg_i_158__0_n_0;
  wire q0_reg_i_15_n_0;
  wire q0_reg_i_160_n_0;
  wire q0_reg_i_161__0_n_0;
  wire q0_reg_i_162__0_n_0;
  wire q0_reg_i_163__0_n_0;
  wire q0_reg_i_164_n_0;
  wire q0_reg_i_165_n_0;
  wire q0_reg_i_166_n_0;
  wire q0_reg_i_167_n_0;
  wire q0_reg_i_168__0_n_0;
  wire q0_reg_i_169_n_0;
  wire q0_reg_i_16_n_0;
  wire q0_reg_i_170__0_n_0;
  wire q0_reg_i_171_n_0;
  wire q0_reg_i_172_n_0;
  wire q0_reg_i_173_n_0;
  wire q0_reg_i_175__0_n_0;
  wire q0_reg_i_176__0_n_0;
  wire q0_reg_i_177__0_n_0;
  wire q0_reg_i_178__0_n_0;
  wire q0_reg_i_179_n_0;
  wire q0_reg_i_17_n_0;
  wire q0_reg_i_180_n_0;
  wire q0_reg_i_181_n_0;
  wire q0_reg_i_182__0_n_0;
  wire q0_reg_i_184__0_n_0;
  wire q0_reg_i_185__0_n_0;
  wire q0_reg_i_186__0_n_0;
  wire q0_reg_i_187_n_0;
  wire q0_reg_i_188_n_0;
  wire q0_reg_i_189_n_0;
  wire q0_reg_i_18_n_0;
  wire q0_reg_i_190__0_n_0;
  wire q0_reg_i_191__0_n_0;
  wire q0_reg_i_192__0_n_0;
  wire q0_reg_i_193__0_n_0;
  wire q0_reg_i_194_n_0;
  wire q0_reg_i_195_n_0;
  wire q0_reg_i_196__0_n_0;
  wire q0_reg_i_197__0_n_0;
  wire q0_reg_i_198_n_0;
  wire q0_reg_i_199_n_0;
  wire q0_reg_i_200_n_0;
  wire q0_reg_i_201_n_0;
  wire q0_reg_i_204_n_0;
  wire q0_reg_i_205_n_0;
  wire q0_reg_i_206_n_0;
  wire q0_reg_i_207_n_0;
  wire q0_reg_i_208_n_0;
  wire q0_reg_i_210_n_0;
  wire q0_reg_i_211_n_0;
  wire q0_reg_i_212_n_0;
  wire q0_reg_i_213_n_0;
  wire q0_reg_i_214_n_0;
  wire q0_reg_i_215_n_0;
  wire q0_reg_i_216_n_0;
  wire q0_reg_i_217_n_0;
  wire q0_reg_i_218_n_0;
  wire q0_reg_i_219_n_0;
  wire q0_reg_i_221_n_0;
  wire q0_reg_i_222_n_0;
  wire q0_reg_i_223_n_0;
  wire q0_reg_i_224_n_0;
  wire q0_reg_i_225_n_0;
  wire q0_reg_i_226_n_0;
  wire q0_reg_i_227_n_0;
  wire q0_reg_i_228_n_0;
  wire q0_reg_i_229_n_0;
  wire q0_reg_i_230_n_0;
  wire q0_reg_i_231__0_n_0;
  wire q0_reg_i_232__0_n_0;
  wire q0_reg_i_233__0_n_0;
  wire q0_reg_i_234_n_0;
  wire q0_reg_i_235_n_0;
  wire q0_reg_i_236_n_0;
  wire q0_reg_i_237__0_n_0;
  wire [7:0]q0_reg_i_238__0_0;
  wire q0_reg_i_238__0_n_0;
  wire [7:0]q0_reg_i_239__0_0;
  wire q0_reg_i_239__0_n_0;
  wire q0_reg_i_240_n_0;
  wire q0_reg_i_241_n_0;
  wire q0_reg_i_242__0_n_0;
  wire q0_reg_i_243__0_n_0;
  wire q0_reg_i_244__0_n_0;
  wire q0_reg_i_245_n_0;
  wire q0_reg_i_246_n_0;
  wire q0_reg_i_247_n_0;
  wire q0_reg_i_248_n_0;
  wire q0_reg_i_249__0_n_0;
  wire q0_reg_i_250__0_n_0;
  wire q0_reg_i_251__0_n_0;
  wire q0_reg_i_252_n_0;
  wire q0_reg_i_253_n_0;
  wire q0_reg_i_254_n_0;
  wire q0_reg_i_255_n_0;
  wire q0_reg_i_256__0_n_0;
  wire q0_reg_i_257__0_n_0;
  wire q0_reg_i_258__0_n_0;
  wire q0_reg_i_259_n_0;
  wire q0_reg_i_25_n_0;
  wire q0_reg_i_260_n_0;
  wire q0_reg_i_261_n_0;
  wire q0_reg_i_262_n_0;
  wire q0_reg_i_263__0_n_0;
  wire q0_reg_i_264__0_n_0;
  wire q0_reg_i_265__0_n_0;
  wire q0_reg_i_266_n_0;
  wire q0_reg_i_267_n_0;
  wire q0_reg_i_268_n_0;
  wire q0_reg_i_269__0_n_0;
  wire q0_reg_i_270__0_n_0;
  wire q0_reg_i_271__0_n_0;
  wire q0_reg_i_272_n_0;
  wire q0_reg_i_273_n_0;
  wire q0_reg_i_274_n_0;
  wire q0_reg_i_275__0_n_0;
  wire q0_reg_i_276__0_n_0;
  wire q0_reg_i_277_n_0;
  wire q0_reg_i_278_n_0;
  wire q0_reg_i_279_n_0;
  wire q0_reg_i_280_n_0;
  wire q0_reg_i_281_n_0;
  wire q0_reg_i_282_n_0;
  wire q0_reg_i_283_n_0;
  wire q0_reg_i_284_n_0;
  wire q0_reg_i_285_n_0;
  wire q0_reg_i_286_n_0;
  wire q0_reg_i_287_n_0;
  wire q0_reg_i_288_n_0;
  wire q0_reg_i_289_n_0;
  wire q0_reg_i_290_n_0;
  wire q0_reg_i_291_n_0;
  wire q0_reg_i_292_n_0;
  wire q0_reg_i_293_n_0;
  wire q0_reg_i_29_n_0;
  wire q0_reg_i_30_n_0;
  wire q0_reg_i_32__0_n_0;
  wire q0_reg_i_33_n_0;
  wire [7:0]q0_reg_i_35_0;
  wire [7:0]q0_reg_i_35_1;
  wire [7:0]q0_reg_i_35_2;
  wire q0_reg_i_35_n_0;
  wire q0_reg_i_36__0_n_0;
  wire q0_reg_i_37__0_n_0;
  wire q0_reg_i_38_n_0;
  wire q0_reg_i_39_n_0;
  wire q0_reg_i_3__0_n_0;
  wire q0_reg_i_40__0_n_0;
  wire q0_reg_i_41__0_n_0;
  wire q0_reg_i_42_n_0;
  wire q0_reg_i_43_n_0;
  wire q0_reg_i_44__0_n_0;
  wire [2:0]q0_reg_i_45__0_0;
  wire q0_reg_i_45__0_n_0;
  wire [2:0]q0_reg_i_46_0;
  wire q0_reg_i_46_n_0;
  wire q0_reg_i_47_n_0;
  wire q0_reg_i_48__0_n_0;
  wire [3:0]q0_reg_i_49__0_0;
  wire q0_reg_i_49__0_n_0;
  wire q0_reg_i_4__0_n_0;
  wire q0_reg_i_50_n_0;
  wire q0_reg_i_51_n_0;
  wire q0_reg_i_52__0_n_0;
  wire q0_reg_i_53__0_n_0;
  wire q0_reg_i_54_n_0;
  wire q0_reg_i_55_n_0;
  wire q0_reg_i_56__0_n_0;
  wire q0_reg_i_57__0_n_0;
  wire q0_reg_i_58__0_n_0;
  wire q0_reg_i_59_n_0;
  wire q0_reg_i_5__0_n_0;
  wire q0_reg_i_60_n_0;
  wire q0_reg_i_61__0_n_0;
  wire q0_reg_i_62__0_n_0;
  wire q0_reg_i_63_n_0;
  wire [7:0]q0_reg_i_64_0;
  wire q0_reg_i_64_n_0;
  wire q0_reg_i_66__0_n_0;
  wire q0_reg_i_67_n_0;
  wire q0_reg_i_68_n_0;
  wire [7:0]q0_reg_i_69_0;
  wire q0_reg_i_69_n_0;
  wire q0_reg_i_6__0_n_0;
  wire q0_reg_i_70__0_n_0;
  wire q0_reg_i_71__0_n_0;
  wire q0_reg_i_72_n_0;
  wire q0_reg_i_73_n_0;
  wire q0_reg_i_74__0_n_0;
  wire q0_reg_i_75__0_n_0;
  wire q0_reg_i_76_n_0;
  wire q0_reg_i_77_n_0;
  wire q0_reg_i_78__0_n_0;
  wire q0_reg_i_79__0_n_0;
  wire q0_reg_i_7__0_n_0;
  wire q0_reg_i_80_n_0;
  wire q0_reg_i_81_n_0;
  wire q0_reg_i_82__0_n_0;
  wire q0_reg_i_83__0_n_0;
  wire q0_reg_i_84_n_0;
  wire q0_reg_i_85_n_0;
  wire q0_reg_i_86__0_n_0;
  wire q0_reg_i_87__0_n_0;
  wire q0_reg_i_88_n_0;
  wire q0_reg_i_89_n_0;
  wire q0_reg_i_8__0_n_0;
  wire q0_reg_i_90_n_0;
  wire q0_reg_i_91__0_n_0;
  wire q0_reg_i_92_n_0;
  wire q0_reg_i_93__0_n_0;
  wire q0_reg_i_94__0_n_0;
  wire q0_reg_i_95__0_n_0;
  wire q0_reg_i_96_n_0;
  wire q0_reg_i_97_n_0;
  wire q0_reg_i_9__0_n_0;
  wire [2:1]\^q2_reg ;
  wire [5:0]q2_reg_0;
  wire [7:0]q2_reg_1;
  wire q2_reg_10;
  wire [4:0]q2_reg_11;
  wire q2_reg_12;
  wire [1:0]q2_reg_13;
  wire [1:0]q2_reg_14;
  wire q2_reg_15;
  wire [14:0]q2_reg_16;
  wire q2_reg_17;
  wire [7:0]q2_reg_18;
  wire [7:0]q2_reg_2;
  wire [7:0]q2_reg_3;
  wire [7:0]q2_reg_4;
  wire q2_reg_5;
  wire [2:0]q2_reg_6;
  wire [1:0]q2_reg_7;
  wire [2:0]q2_reg_8;
  wire q2_reg_9;
  wire [3:0]q2_reg_i_100_0;
  wire [3:0]q2_reg_i_100_1;
  wire [3:0]q2_reg_i_100_2;
  wire [3:0]q2_reg_i_100_3;
  wire q2_reg_i_100_n_0;
  wire q2_reg_i_101_n_0;
  wire q2_reg_i_102_n_0;
  wire q2_reg_i_103_n_0;
  wire q2_reg_i_104_n_0;
  wire q2_reg_i_105_n_0;
  wire q2_reg_i_106_n_0;
  wire q2_reg_i_107_n_0;
  wire q2_reg_i_109_n_0;
  wire q2_reg_i_10_n_0;
  wire q2_reg_i_110_n_0;
  wire [2:0]q2_reg_i_111_0;
  wire q2_reg_i_111_n_0;
  wire q2_reg_i_113_n_0;
  wire [2:0]q2_reg_i_114_0;
  wire q2_reg_i_114_n_0;
  wire [3:0]q2_reg_i_116_0;
  wire q2_reg_i_116_n_0;
  wire q2_reg_i_117_n_0;
  wire q2_reg_i_118_n_0;
  wire q2_reg_i_119_n_0;
  wire [3:0]q2_reg_i_120_0;
  wire q2_reg_i_120_n_0;
  wire q2_reg_i_122_n_0;
  wire q2_reg_i_124_n_0;
  wire q2_reg_i_126_n_0;
  wire q2_reg_i_127_n_0;
  wire q2_reg_i_128_n_0;
  wire q2_reg_i_129_n_0;
  wire q2_reg_i_130_n_0;
  wire q2_reg_i_131_n_0;
  wire q2_reg_i_132_n_0;
  wire q2_reg_i_133_n_0;
  wire q2_reg_i_134_n_0;
  wire q2_reg_i_135_n_0;
  wire q2_reg_i_136_n_0;
  wire q2_reg_i_137_n_0;
  wire q2_reg_i_138_n_0;
  wire q2_reg_i_139_n_0;
  wire q2_reg_i_142_n_0;
  wire q2_reg_i_143_n_0;
  wire q2_reg_i_144_n_0;
  wire q2_reg_i_171_n_0;
  wire q2_reg_i_172_n_0;
  wire [7:0]q2_reg_i_173_0;
  wire [7:0]q2_reg_i_173_1;
  wire q2_reg_i_173_n_0;
  wire [7:0]q2_reg_i_174_0;
  wire q2_reg_i_174_n_0;
  wire q2_reg_i_175_n_0;
  wire q2_reg_i_176_n_0;
  wire q2_reg_i_177_n_0;
  wire q2_reg_i_179_n_0;
  wire q2_reg_i_180_n_0;
  wire q2_reg_i_181_n_0;
  wire q2_reg_i_182_n_0;
  wire q2_reg_i_183_n_0;
  wire q2_reg_i_184_n_0;
  wire q2_reg_i_185_n_0;
  wire q2_reg_i_186_n_0;
  wire q2_reg_i_187_n_0;
  wire q2_reg_i_188_n_0;
  wire q2_reg_i_189_n_0;
  wire q2_reg_i_190_n_0;
  wire q2_reg_i_192_n_0;
  wire q2_reg_i_193_n_0;
  wire q2_reg_i_194_n_0;
  wire q2_reg_i_195_n_0;
  wire q2_reg_i_196_n_0;
  wire q2_reg_i_197_n_0;
  wire q2_reg_i_198_n_0;
  wire q2_reg_i_199_n_0;
  wire [3:0]q2_reg_i_200_0;
  wire q2_reg_i_200_n_0;
  wire q2_reg_i_201_n_0;
  wire q2_reg_i_202_n_0;
  wire q2_reg_i_205_n_0;
  wire q2_reg_i_206_n_0;
  wire q2_reg_i_207_n_0;
  wire q2_reg_i_209_n_0;
  wire q2_reg_i_210_n_0;
  wire q2_reg_i_211_n_0;
  wire q2_reg_i_212_n_0;
  wire q2_reg_i_213_n_0;
  wire q2_reg_i_215_n_0;
  wire q2_reg_i_217_n_0;
  wire q2_reg_i_218_n_0;
  wire q2_reg_i_220_n_0;
  wire q2_reg_i_221_n_0;
  wire q2_reg_i_222_n_0;
  wire q2_reg_i_223_n_0;
  wire q2_reg_i_224_n_0;
  wire q2_reg_i_225_n_0;
  wire q2_reg_i_226_n_0;
  wire q2_reg_i_227_n_0;
  wire q2_reg_i_228_n_0;
  wire q2_reg_i_229_n_0;
  wire q2_reg_i_230_n_0;
  wire q2_reg_i_231_n_0;
  wire q2_reg_i_232_n_0;
  wire q2_reg_i_233_n_0;
  wire q2_reg_i_234_n_0;
  wire q2_reg_i_235_n_0;
  wire q2_reg_i_24_n_0;
  wire q2_reg_i_25_n_0;
  wire [7:0]q2_reg_i_26_0;
  wire q2_reg_i_26_n_0;
  wire [7:0]q2_reg_i_27_0;
  wire [7:0]q2_reg_i_27_1;
  wire q2_reg_i_27_n_0;
  wire [7:0]q2_reg_i_28_0;
  wire q2_reg_i_28_n_0;
  wire q2_reg_i_29_n_0;
  wire q2_reg_i_30_n_0;
  wire q2_reg_i_31_n_0;
  wire q2_reg_i_32_n_0;
  wire q2_reg_i_33_n_0;
  wire [3:0]q2_reg_i_34_0;
  wire [3:0]q2_reg_i_34_1;
  wire q2_reg_i_34_n_0;
  wire [3:0]q2_reg_i_35_0;
  wire [3:0]q2_reg_i_35_1;
  wire q2_reg_i_35_n_0;
  wire q2_reg_i_36_n_0;
  wire [2:0]q2_reg_i_37_0;
  wire [2:0]q2_reg_i_37_1;
  wire q2_reg_i_37_n_0;
  wire [2:0]q2_reg_i_38_0;
  wire q2_reg_i_38_n_0;
  wire q2_reg_i_39_n_0;
  wire q2_reg_i_3_n_0;
  wire q2_reg_i_40_n_0;
  wire [3:0]q2_reg_i_41_0;
  wire [2:0]q2_reg_i_41_1;
  wire q2_reg_i_41_n_0;
  wire q2_reg_i_42_n_0;
  wire q2_reg_i_43_n_0;
  wire q2_reg_i_44_n_0;
  wire q2_reg_i_45_n_0;
  wire q2_reg_i_46_n_0;
  wire q2_reg_i_47_n_0;
  wire q2_reg_i_48_n_0;
  wire q2_reg_i_49_n_0;
  wire q2_reg_i_4_n_0;
  wire q2_reg_i_50_n_0;
  wire q2_reg_i_51_n_0;
  wire q2_reg_i_52_n_0;
  wire q2_reg_i_53_n_0;
  wire q2_reg_i_54_n_0;
  wire q2_reg_i_55_n_0;
  wire q2_reg_i_56_n_0;
  wire [7:0]q2_reg_i_58;
  wire [7:0]q2_reg_i_58_0;
  wire q2_reg_i_5_n_0;
  wire q2_reg_i_6_n_0;
  wire q2_reg_i_7_n_0;
  wire q2_reg_i_82_n_0;
  wire [7:0]q2_reg_i_84_0;
  wire [7:0]q2_reg_i_84_1;
  wire q2_reg_i_84_n_0;
  wire q2_reg_i_85_n_0;
  wire q2_reg_i_86_n_0;
  wire q2_reg_i_87_n_0;
  wire q2_reg_i_88_n_0;
  wire q2_reg_i_8_n_0;
  wire q2_reg_i_90_n_0;
  wire q2_reg_i_91_n_0;
  wire q2_reg_i_92_n_0;
  wire q2_reg_i_93_n_0;
  wire q2_reg_i_94_n_0;
  wire q2_reg_i_95_n_0;
  wire q2_reg_i_96_n_0;
  wire q2_reg_i_97_n_0;
  wire q2_reg_i_9_n_0;
  wire [7:0]q3_reg_0;
  wire [7:0]q3_reg_1;
  wire q3_reg_10;
  wire [3:0]q3_reg_11;
  wire [1:0]q3_reg_12;
  wire [1:0]q3_reg_13;
  wire [1:0]q3_reg_14;
  wire [5:0]q3_reg_15;
  wire q3_reg_16;
  wire [3:0]q3_reg_17;
  wire [1:0]q3_reg_18;
  wire [1:0]q3_reg_19;
  wire q3_reg_2;
  wire [4:0]q3_reg_20;
  wire q3_reg_21;
  wire [1:0]q3_reg_22;
  wire q3_reg_23;
  wire q3_reg_24;
  wire q3_reg_25;
  wire [7:0]q3_reg_26;
  wire [7:0]q3_reg_27;
  wire [3:0]q3_reg_28;
  wire [7:0]q3_reg_29;
  wire [7:0]q3_reg_3;
  wire [7:0]q3_reg_30;
  wire q3_reg_31;
  wire [7:0]q3_reg_32;
  wire q3_reg_4;
  wire q3_reg_5;
  wire q3_reg_6;
  wire q3_reg_7;
  wire [0:0]q3_reg_8;
  wire [5:0]q3_reg_9;
  wire [7:0]q3_reg_i_100_0;
  wire [7:0]q3_reg_i_100_1;
  wire [7:0]q3_reg_i_100_2;
  wire q3_reg_i_100_n_0;
  wire [7:0]q3_reg_i_101_0;
  wire [7:0]q3_reg_i_101_1;
  wire q3_reg_i_101_n_0;
  wire q3_reg_i_104__0_n_0;
  wire q3_reg_i_105__0_n_0;
  wire q3_reg_i_106_n_0;
  wire q3_reg_i_107_n_0;
  wire q3_reg_i_108_n_0;
  wire q3_reg_i_10_n_0;
  wire q3_reg_i_110__0_n_0;
  wire q3_reg_i_112__0_n_0;
  wire [3:0]q3_reg_i_113__0_0;
  wire q3_reg_i_113__0_n_0;
  wire q3_reg_i_114__0_n_0;
  wire q3_reg_i_115__0_n_0;
  wire q3_reg_i_116__0_n_0;
  wire q3_reg_i_117_n_0;
  wire q3_reg_i_118__0_n_0;
  wire q3_reg_i_11_n_0;
  wire q3_reg_i_120_n_0;
  wire q3_reg_i_121_n_0;
  wire q3_reg_i_123__0_n_0;
  wire [2:0]q3_reg_i_125__0_0;
  wire q3_reg_i_125__0_n_0;
  wire q3_reg_i_126_n_0;
  wire q3_reg_i_127_n_0;
  wire q3_reg_i_128_n_0;
  wire q3_reg_i_129__0_n_0;
  wire q3_reg_i_12__0_n_0;
  wire q3_reg_i_131__0_n_0;
  wire q3_reg_i_132_n_0;
  wire q3_reg_i_133_n_0;
  wire q3_reg_i_134__0_n_0;
  wire q3_reg_i_135_n_0;
  wire q3_reg_i_136_n_0;
  wire q3_reg_i_137__0_n_0;
  wire q3_reg_i_138_n_0;
  wire q3_reg_i_139_n_0;
  wire q3_reg_i_13__0_n_0;
  wire q3_reg_i_140__0_n_0;
  wire q3_reg_i_141__0_n_0;
  wire q3_reg_i_142_n_0;
  wire q3_reg_i_143__0_n_0;
  wire q3_reg_i_144_n_0;
  wire q3_reg_i_145_n_0;
  wire q3_reg_i_146__0_n_0;
  wire q3_reg_i_148__0_n_0;
  wire q3_reg_i_14__0_n_0;
  wire [7:0]q3_reg_i_150_0;
  wire [7:0]q3_reg_i_150_1;
  wire q3_reg_i_150_n_0;
  wire q3_reg_i_151__0_n_0;
  wire q3_reg_i_152_n_0;
  wire q3_reg_i_153__0_n_0;
  wire q3_reg_i_154_n_0;
  wire q3_reg_i_158__0_n_0;
  wire q3_reg_i_159__0_n_0;
  wire q3_reg_i_15__0_n_0;
  wire [3:0]q3_reg_i_160_0;
  wire q3_reg_i_160_n_0;
  wire q3_reg_i_161__0_n_0;
  wire q3_reg_i_162__0_n_0;
  wire q3_reg_i_163_n_0;
  wire q3_reg_i_164_n_0;
  wire q3_reg_i_165_n_0;
  wire q3_reg_i_166__0_n_0;
  wire q3_reg_i_167__0_n_0;
  wire q3_reg_i_168_n_0;
  wire q3_reg_i_169_n_0;
  wire q3_reg_i_16__0_n_0;
  wire q3_reg_i_170__0_n_0;
  wire q3_reg_i_171_n_0;
  wire q3_reg_i_172_n_0;
  wire q3_reg_i_173_n_0;
  wire q3_reg_i_174__0_n_0;
  wire q3_reg_i_175_n_0;
  wire q3_reg_i_176_n_0;
  wire q3_reg_i_178__0_n_0;
  wire q3_reg_i_179_n_0;
  wire q3_reg_i_17__0_n_0;
  wire q3_reg_i_180_n_0;
  wire q3_reg_i_181_n_0;
  wire q3_reg_i_182__0_n_0;
  wire q3_reg_i_183_n_0;
  wire q3_reg_i_184_n_0;
  wire q3_reg_i_185_n_0;
  wire q3_reg_i_186__0_n_0;
  wire q3_reg_i_188_n_0;
  wire q3_reg_i_189_n_0;
  wire q3_reg_i_18__0_n_0;
  wire q3_reg_i_190_n_0;
  wire q3_reg_i_191__0_n_0;
  wire q3_reg_i_192_n_0;
  wire q3_reg_i_193__0_n_0;
  wire q3_reg_i_195_n_0;
  wire q3_reg_i_197_n_0;
  wire q3_reg_i_198_n_0;
  wire q3_reg_i_199_n_0;
  wire q3_reg_i_201__0_n_0;
  wire q3_reg_i_203_n_0;
  wire q3_reg_i_204__0_n_0;
  wire q3_reg_i_205__0_n_0;
  wire q3_reg_i_208_n_0;
  wire q3_reg_i_209__0_n_0;
  wire q3_reg_i_210__0_n_0;
  wire q3_reg_i_211_n_0;
  wire q3_reg_i_212__0_n_0;
  wire q3_reg_i_213__0_n_0;
  wire q3_reg_i_214_n_0;
  wire q3_reg_i_216_n_0;
  wire q3_reg_i_217__0_n_0;
  wire q3_reg_i_218__0_n_0;
  wire q3_reg_i_219__0_n_0;
  wire q3_reg_i_220_n_0;
  wire q3_reg_i_223__0_n_0;
  wire q3_reg_i_224__0_n_0;
  wire q3_reg_i_225_n_0;
  wire q3_reg_i_229_n_0;
  wire q3_reg_i_230__0_n_0;
  wire q3_reg_i_231__0_n_0;
  wire q3_reg_i_232__0_n_0;
  wire q3_reg_i_236_n_0;
  wire q3_reg_i_238_n_0;
  wire q3_reg_i_241_n_0;
  wire q3_reg_i_243_n_0;
  wire q3_reg_i_245_n_0;
  wire q3_reg_i_246_n_0;
  wire q3_reg_i_248_n_0;
  wire q3_reg_i_251_n_0;
  wire q3_reg_i_252_n_0;
  wire q3_reg_i_254_n_0;
  wire q3_reg_i_255_n_0;
  wire q3_reg_i_257_n_0;
  wire [7:0]q3_reg_i_26__0_0;
  wire q3_reg_i_26__0_n_0;
  wire q3_reg_i_27__0_n_0;
  wire q3_reg_i_28__0_n_0;
  wire [7:0]q3_reg_i_29_0;
  wire q3_reg_i_29_n_0;
  wire q3_reg_i_30_n_0;
  wire [7:0]q3_reg_i_31_0;
  wire [7:0]q3_reg_i_31_1;
  wire q3_reg_i_31_n_0;
  wire q3_reg_i_32_n_0;
  wire q3_reg_i_33_n_0;
  wire q3_reg_i_34__0_n_0;
  wire q3_reg_i_35_n_0;
  wire q3_reg_i_36_n_0;
  wire q3_reg_i_37_n_0;
  wire q3_reg_i_38__0_n_0;
  wire [3:0]q3_reg_i_39_0;
  wire q3_reg_i_39_n_0;
  wire q3_reg_i_3_n_0;
  wire [2:0]q3_reg_i_40_0;
  wire q3_reg_i_40_n_0;
  wire q3_reg_i_41_n_0;
  wire q3_reg_i_42__0_n_0;
  wire q3_reg_i_43_n_0;
  wire [2:0]q3_reg_i_44_0;
  wire [3:0]q3_reg_i_44_1;
  wire q3_reg_i_44_n_0;
  wire q3_reg_i_45_n_0;
  wire q3_reg_i_46__0_n_0;
  wire q3_reg_i_47_n_0;
  wire q3_reg_i_48_n_0;
  wire q3_reg_i_49_n_0;
  wire q3_reg_i_4_n_0;
  wire q3_reg_i_50__0_n_0;
  wire q3_reg_i_51_n_0;
  wire q3_reg_i_52_n_0;
  wire q3_reg_i_53_n_0;
  wire q3_reg_i_54__0_n_0;
  wire q3_reg_i_55_n_0;
  wire q3_reg_i_56__0_n_0;
  wire q3_reg_i_57__0_n_0;
  wire q3_reg_i_58__0_n_0;
  wire q3_reg_i_59_n_0;
  wire q3_reg_i_5_n_0;
  wire [7:0]q3_reg_i_60_0;
  wire [7:0]q3_reg_i_60_1;
  wire [7:0]q3_reg_i_60_2;
  wire q3_reg_i_60_n_0;
  wire q3_reg_i_61_n_0;
  wire q3_reg_i_62_n_0;
  wire q3_reg_i_63_n_0;
  wire q3_reg_i_64__0_n_0;
  wire [7:0]q3_reg_i_65_0;
  wire [7:0]q3_reg_i_65_1;
  wire q3_reg_i_65_n_0;
  wire q3_reg_i_66_n_0;
  wire q3_reg_i_67_n_0;
  wire q3_reg_i_68_n_0;
  wire q3_reg_i_6_n_0;
  wire q3_reg_i_70_n_0;
  wire q3_reg_i_71__0_n_0;
  wire q3_reg_i_72_n_0;
  wire q3_reg_i_73_n_0;
  wire q3_reg_i_74_n_0;
  wire [3:0]q3_reg_i_75_0;
  wire q3_reg_i_75_n_0;
  wire q3_reg_i_76_n_0;
  wire q3_reg_i_77_n_0;
  wire q3_reg_i_78_n_0;
  wire q3_reg_i_79_n_0;
  wire q3_reg_i_7_n_0;
  wire q3_reg_i_80_n_0;
  wire q3_reg_i_81__0_n_0;
  wire q3_reg_i_82_n_0;
  wire q3_reg_i_83_n_0;
  wire q3_reg_i_84_n_0;
  wire q3_reg_i_85_n_0;
  wire q3_reg_i_86_n_0;
  wire q3_reg_i_87_n_0;
  wire q3_reg_i_88_n_0;
  wire q3_reg_i_89__0_n_0;
  wire q3_reg_i_8_n_0;
  wire q3_reg_i_90_n_0;
  wire q3_reg_i_91_n_0;
  wire q3_reg_i_92_n_0;
  wire q3_reg_i_93__0_n_0;
  wire q3_reg_i_94_n_0;
  wire q3_reg_i_95__0_n_0;
  wire q3_reg_i_97_n_0;
  wire q3_reg_i_98__0_n_0;
  wire q3_reg_i_99_n_0;
  wire q3_reg_i_9_n_0;
  wire [7:0]\reg_2100_reg[7] ;
  wire reg_21101;
  wire reg_2110122_out;
  wire [1:0]\reg_2116_reg[6] ;
  wire [3:0]\reg_2116_reg[6]_0 ;
  wire [1:0]\reg_2116_reg[7] ;
  wire [3:0]\reg_2123_reg[6] ;
  wire [7:0]\reg_2123_reg[7] ;
  wire reg_21301;
  wire \reg_2130[0]_i_2_n_0 ;
  wire \reg_2130[1]_i_2_n_0 ;
  wire \reg_2130[2]_i_2_n_0 ;
  wire \reg_2130[3]_i_2_n_0 ;
  wire \reg_2130[4]_i_2_n_0 ;
  wire \reg_2130[5]_i_2_n_0 ;
  wire \reg_2130[6]_i_2_n_0 ;
  wire \reg_2130[7]_i_5_n_0 ;
  wire [7:0]\reg_2130_reg[7] ;
  wire [1:0]\reg_2138_reg[4] ;
  wire [5:0]\reg_2138_reg[7] ;
  wire reg_21461;
  wire reg_2146111_out;
  wire \reg_2146[0]_i_2_n_0 ;
  wire \reg_2146[0]_i_3_n_0 ;
  wire \reg_2146[1]_i_2_n_0 ;
  wire \reg_2146[1]_i_3_n_0 ;
  wire \reg_2146[2]_i_2_n_0 ;
  wire \reg_2146[2]_i_3_n_0 ;
  wire \reg_2146[3]_i_2_n_0 ;
  wire \reg_2146[3]_i_3_n_0 ;
  wire \reg_2146[4]_i_2_n_0 ;
  wire \reg_2146[4]_i_3_n_0 ;
  wire \reg_2146[5]_i_2_n_0 ;
  wire \reg_2146[5]_i_3_n_0 ;
  wire \reg_2146[6]_i_2_n_0 ;
  wire \reg_2146[6]_i_3_n_0 ;
  wire \reg_2146[7]_i_4_n_0 ;
  wire \reg_2146[7]_i_6_n_0 ;
  wire \reg_2146_reg[0] ;
  wire \reg_2146_reg[0]_0 ;
  wire \reg_2146_reg[1] ;
  wire \reg_2146_reg[2] ;
  wire \reg_2146_reg[2]_0 ;
  wire \reg_2146_reg[3] ;
  wire \reg_2146_reg[3]_0 ;
  wire \reg_2146_reg[4] ;
  wire \reg_2146_reg[4]_0 ;
  wire \reg_2146_reg[5] ;
  wire \reg_2146_reg[6] ;
  wire [7:0]\reg_2146_reg[7] ;
  wire \reg_2146_reg[7]_0 ;
  wire reg_21551;
  wire reg_215518_out;
  wire \reg_2155[0]_i_2_n_0 ;
  wire \reg_2155[1]_i_2_n_0 ;
  wire \reg_2155[2]_i_2_n_0 ;
  wire \reg_2155[3]_i_2_n_0 ;
  wire \reg_2155[4]_i_2_n_0 ;
  wire \reg_2155[5]_i_2_n_0 ;
  wire \reg_2155[6]_i_2_n_0 ;
  wire \reg_2155[7]_i_7_n_0 ;
  wire [7:0]\reg_2155_reg[7] ;
  wire \reg_2163[0]_i_2_n_0 ;
  wire \reg_2163[1]_i_2_n_0 ;
  wire \reg_2163[2]_i_2_n_0 ;
  wire \reg_2163[3]_i_2_n_0 ;
  wire \reg_2163[4]_i_2_n_0 ;
  wire \reg_2163[5]_i_2_n_0 ;
  wire \reg_2163[6]_i_2_n_0 ;
  wire \reg_2163[7]_i_3_n_0 ;
  wire [2:0]\reg_2170_reg[6] ;
  wire [3:0]\reg_2178_reg[6] ;
  wire [1:0]\reg_2178_reg[7] ;
  wire [1:0]\reg_2202_reg[4] ;
  wire [7:0]\reg_2202_reg[7] ;
  wire [7:0]\reg_2211_reg[7] ;
  wire \tmp_395_reg_29215_reg[0] ;
  wire [7:0]\tmp_413_reg_29107_reg[0] ;
  wire \trunc_ln134_190_reg_29172_reg[6] ;
  wire \trunc_ln134_197_reg_29210_reg[0] ;
  wire \trunc_ln134_197_reg_29210_reg[6] ;
  wire [7:0]\trunc_ln134_19_reg_27410_reg[0] ;
  wire \trunc_ln134_217_reg_29327_reg[4] ;
  wire [7:0]x_assign_100_reg_29005;
  wire [5:0]x_assign_102_reg_29021;
  wire [7:0]x_assign_103_reg_29027;
  wire [7:0]x_assign_108_reg_28885;
  wire [3:0]x_assign_110_reg_28907;
  wire [5:0]x_assign_112_reg_29166;
  wire [5:0]x_assign_114_reg_29182;
  wire \x_assign_114_reg_29182_reg[0] ;
  wire \x_assign_114_reg_29182_reg[1] ;
  wire \x_assign_114_reg_29182_reg[6] ;
  wire \x_assign_114_reg_29182_reg[7] ;
  wire [7:0]x_assign_115_reg_29188;
  wire \x_assign_115_reg_29188_reg[5] ;
  wire \x_assign_117_reg_29204_reg[0] ;
  wire \x_assign_117_reg_29204_reg[1] ;
  wire [3:0]x_assign_120_reg_29074;
  wire [7:0]x_assign_122_reg_29080;
  wire [7:0]\x_assign_122_reg_29080_reg[6] ;
  wire [5:0]x_assign_124_reg_29299;
  wire [7:0]x_assign_126_reg_29315;
  wire \x_assign_126_reg_29315_reg[4] ;
  wire \x_assign_126_reg_29315_reg[5] ;
  wire [2:0]\x_assign_126_reg_29315_reg[6] ;
  wire \x_assign_126_reg_29315_reg[6]_0 ;
  wire [7:0]\x_assign_126_reg_29315_reg[7] ;
  wire [7:0]\x_assign_126_reg_29315_reg[7]_0 ;
  wire \x_assign_126_reg_29315_reg[7]_1 ;
  wire [7:0]x_assign_129_reg_29321;
  wire [5:0]x_assign_136_reg_29486;
  wire [5:0]x_assign_138_reg_29502;
  wire [7:0]x_assign_141_reg_29524;
  wire [3:0]x_assign_144_reg_29392;
  wire [7:0]x_assign_146_reg_29403;
  wire [5:0]x_assign_148_reg_29674;
  wire [7:0]x_assign_153_reg_29712;
  wire [3:0]x_assign_156_reg_29550;
  wire [0:0]x_assign_157_reg_29556;
  wire [7:0]x_assign_158_reg_29572;
  wire [5:0]x_assign_160_reg_29862;
  wire [5:0]x_assign_162_reg_29878;
  wire [3:0]\x_assign_162_reg_29878_reg[7] ;
  wire [7:0]x_assign_165_reg_29900;
  wire [3:0]x_assign_168_reg_29738;
  wire [4:0]x_assign_169_reg_29744;
  wire [5:0]x_assign_16_reg_27701;
  wire [7:0]x_assign_170_reg_29760;
  wire [7:0]x_assign_174_reg_30066;
  wire [5:0]x_assign_175_reg_30072;
  wire [7:0]x_assign_177_reg_30088;
  wire [3:0]x_assign_180_reg_29926;
  wire [0:0]x_assign_181_reg_29932;
  wire [7:0]x_assign_182_reg_29948;
  wire [7:0]x_assign_186_reg_30254;
  wire [5:0]x_assign_187_reg_30260;
  wire [7:0]x_assign_189_reg_30276;
  wire [5:0]x_assign_18_reg_27746;
  wire [7:0]x_assign_192_reg_30114;
  wire [3:0]x_assign_194_reg_30136;
  wire [7:0]x_assign_198_reg_30442;
  wire [5:0]x_assign_199_reg_30448;
  wire [6:0]x_assign_201_reg_30464;
  wire [7:0]x_assign_204_reg_30302;
  wire [3:0]x_assign_206_reg_30324;
  wire [7:0]x_assign_208_reg_30610;
  wire [5:0]x_assign_210_reg_30626;
  wire [7:0]x_assign_211_reg_30632;
  wire [7:0]x_assign_216_reg_30490;
  wire [3:0]x_assign_218_reg_30512;
  wire [0:0]x_assign_219_reg_30528;
  wire [7:0]x_assign_21_reg_27655;
  wire [5:0]x_assign_222_reg_30783;
  wire [7:0]x_assign_223_reg_30789;
  wire [5:0]x_assign_232_reg_30901;
  wire [5:0]x_assign_234_reg_30917;
  wire [6:0]x_assign_237_reg_30923;
  wire [2:0]x_assign_240_reg_31001;
  wire [3:0]x_assign_243_reg_31007;
  wire [5:0]x_assign_246_reg_31103;
  wire [5:0]x_assign_247_reg_31109;
  wire [1:0]x_assign_249_reg_31125;
  wire [3:0]x_assign_252_reg_31193;
  wire [7:0]\x_assign_252_reg_31193_reg[7] ;
  wire [3:0]x_assign_254_reg_31199;
  wire [3:0]x_assign_255_reg_31215;
  wire [7:0]\x_assign_255_reg_31215_reg[7] ;
  wire [7:0]x_assign_30_reg_27909;
  wire [5:0]x_assign_31_reg_27915;
  wire [7:0]x_assign_33_reg_27927;
  wire [3:0]x_assign_36_reg_27803;
  wire [7:0]x_assign_38_reg_27814;
  wire [7:0]x_assign_40_reg_28069;
  wire [5:0]x_assign_42_reg_28085;
  wire [7:0]x_assign_43_reg_28091;
  wire [7:0]x_assign_48_reg_27945;
  wire [3:0]x_assign_50_reg_27967;
  wire [7:0]x_assign_52_reg_28257;
  wire [7:0]x_assign_55_reg_28279;
  wire [5:0]x_assign_57_reg_28295;
  wire [0:0]x_assign_61_reg_28139;
  wire [4:0]x_assign_63_reg_28171;
  wire [7:0]x_assign_64_reg_28445;
  wire [5:0]x_assign_66_reg_28461;
  wire [7:0]x_assign_67_reg_28467;
  wire [4:0]x_assign_73_reg_28327;
  wire [0:0]x_assign_75_reg_28359;
  wire [7:0]x_assign_78_reg_28649;
  wire [5:0]x_assign_79_reg_28655;
  wire [7:0]x_assign_81_reg_28671;
  wire [0:0]x_assign_85_reg_28515;
  wire [4:0]x_assign_87_reg_28547;
  wire [7:0]x_assign_88_reg_28821;
  wire [5:0]x_assign_91_reg_28843;
  wire [5:0]x_assign_93_reg_28859;
  wire [7:0]x_assign_96_reg_28697;
  wire [3:0]x_assign_98_reg_28719;
  wire [5:0]x_assign_9_reg_27344;
  wire [7:0]\x_assign_9_reg_27344_reg[7] ;
  wire [7:0]\xor_ln124_1058_reg_31301_reg[4] ;
  wire \xor_ln124_108_reg_28405[2]_i_2_n_0 ;
  wire \xor_ln124_108_reg_28405[5]_i_2_n_0 ;
  wire \xor_ln124_108_reg_28405[6]_i_2_n_0 ;
  wire \xor_ln124_108_reg_28405[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_108_reg_28405_reg[5] ;
  wire [3:0]\xor_ln124_108_reg_28405_reg[5]_0 ;
  wire [7:0]\xor_ln124_108_reg_28405_reg[7] ;
  wire \xor_ln124_110_reg_28415[1]_i_2_n_0 ;
  wire \xor_ln124_110_reg_28415[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_110_reg_28415_reg[7] ;
  wire [7:0]\xor_ln124_110_reg_28415_reg[7]_0 ;
  wire [7:0]\xor_ln124_111_reg_28420_reg[7] ;
  wire \xor_ln124_124_reg_28593[0]_i_2_n_0 ;
  wire \xor_ln124_124_reg_28593[1]_i_2_n_0 ;
  wire \xor_ln124_124_reg_28593[2]_i_2_n_0 ;
  wire \xor_ln124_124_reg_28593[3]_i_2_n_0 ;
  wire \xor_ln124_124_reg_28593[5]_i_2_n_0 ;
  wire \xor_ln124_124_reg_28593[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_124_reg_28593_reg[5] ;
  wire [3:0]\xor_ln124_124_reg_28593_reg[5]_0 ;
  wire [7:0]\xor_ln124_124_reg_28593_reg[7] ;
  wire [7:0]\xor_ln124_124_reg_28593_reg[7]_0 ;
  wire \xor_ln124_126_reg_28603[1]_i_2_n_0 ;
  wire \xor_ln124_126_reg_28603[2]_i_2_n_0 ;
  wire \xor_ln124_126_reg_28603[3]_i_2_n_0 ;
  wire \xor_ln124_126_reg_28603[6]_i_2_n_0 ;
  wire \xor_ln124_126_reg_28603[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_126_reg_28603_reg[3] ;
  wire [2:0]\xor_ln124_126_reg_28603_reg[3]_0 ;
  wire [2:0]\xor_ln124_126_reg_28603_reg[3]_1 ;
  wire [7:0]\xor_ln124_126_reg_28603_reg[7] ;
  wire [7:0]\xor_ln124_126_reg_28603_reg[7]_0 ;
  wire \xor_ln124_140_reg_28781[4]_i_2_n_0 ;
  wire \xor_ln124_140_reg_28781[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_140_reg_28781_reg[7] ;
  wire \xor_ln124_142_reg_28791[0]_i_2_n_0 ;
  wire \xor_ln124_142_reg_28791[2]_i_2_n_0 ;
  wire \xor_ln124_142_reg_28791[6]_i_2_n_0 ;
  wire [7:0]\xor_ln124_143_reg_28796_reg[7] ;
  wire [4:1]xor_ln124_149_fu_13135_p2;
  wire [6:0]\xor_ln124_14_reg_27488_reg[7] ;
  wire [7:0]xor_ln124_151_fu_13189_p2;
  wire \xor_ln124_156_reg_28969[1]_i_2_n_0 ;
  wire \xor_ln124_156_reg_28969[2]_i_2_n_0 ;
  wire \xor_ln124_156_reg_28969[3]_i_2_n_0 ;
  wire \xor_ln124_156_reg_28969[4]_i_2_n_0 ;
  wire \xor_ln124_156_reg_28969[5]_i_2_n_0 ;
  wire \xor_ln124_156_reg_28969[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_156_reg_28969_reg[3] ;
  wire [3:0]\xor_ln124_156_reg_28969_reg[5] ;
  wire [7:0]\xor_ln124_156_reg_28969_reg[7] ;
  wire [3:0]\xor_ln124_158_reg_28979_reg[7] ;
  wire [5:3]xor_ln124_165_fu_14039_p2;
  wire \xor_ln124_172_reg_29142[3]_i_2_n_0 ;
  wire \xor_ln124_172_reg_29142[4]_i_2_n_0 ;
  wire \xor_ln124_172_reg_29142_reg[0] ;
  wire \xor_ln124_172_reg_29142_reg[1] ;
  wire \xor_ln124_172_reg_29142_reg[2] ;
  wire \xor_ln124_172_reg_29142_reg[3] ;
  wire \xor_ln124_172_reg_29142_reg[4] ;
  wire [2:0]\xor_ln124_172_reg_29142_reg[4]_0 ;
  wire \xor_ln124_172_reg_29142_reg[5] ;
  wire \xor_ln124_172_reg_29142_reg[6] ;
  wire [6:0]\xor_ln124_172_reg_29142_reg[7] ;
  wire [7:0]\xor_ln124_172_reg_29142_reg[7]_0 ;
  wire \xor_ln124_172_reg_29142_reg[7]_1 ;
  wire \xor_ln124_173_reg_29148[0]_i_2_n_0 ;
  wire \xor_ln124_173_reg_29148[1]_i_2_n_0 ;
  wire \xor_ln124_173_reg_29148[2]_i_3_n_0 ;
  wire \xor_ln124_173_reg_29148[3]_i_3_n_0 ;
  wire \xor_ln124_173_reg_29148[4]_i_3_n_0 ;
  wire \xor_ln124_173_reg_29148[5]_i_3_n_0 ;
  wire \xor_ln124_173_reg_29148[6]_i_2_n_0 ;
  wire \xor_ln124_173_reg_29148[7]_i_2_n_0 ;
  wire \xor_ln124_173_reg_29148_reg[2] ;
  wire \xor_ln124_173_reg_29148_reg[3] ;
  wire \xor_ln124_173_reg_29148_reg[4] ;
  wire \xor_ln124_173_reg_29148_reg[5] ;
  wire [7:0]\xor_ln124_173_reg_29148_reg[7] ;
  wire [7:0]\xor_ln124_173_reg_29148_reg[7]_0 ;
  wire \xor_ln124_174_reg_29154[0]_i_2_n_0 ;
  wire \xor_ln124_174_reg_29154[1]_i_2_n_0 ;
  wire \xor_ln124_174_reg_29154[2]_i_2_n_0 ;
  wire \xor_ln124_174_reg_29154[3]_i_2_n_0 ;
  wire \xor_ln124_174_reg_29154[4]_i_2_n_0 ;
  wire \xor_ln124_174_reg_29154[5]_i_2_n_0 ;
  wire \xor_ln124_174_reg_29154[6]_i_2_n_0 ;
  wire \xor_ln124_174_reg_29154[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_174_reg_29154_reg[3] ;
  wire [3:0]\xor_ln124_174_reg_29154_reg[5] ;
  wire [3:0]\xor_ln124_174_reg_29154_reg[5]_0 ;
  wire [7:0]\xor_ln124_174_reg_29154_reg[7] ;
  wire \xor_ln124_175_reg_29160[0]_i_2_n_0 ;
  wire \xor_ln124_175_reg_29160[1]_i_2_n_0 ;
  wire \xor_ln124_175_reg_29160[3]_i_2_n_0 ;
  wire \xor_ln124_175_reg_29160[4]_i_2_n_0 ;
  wire \xor_ln124_175_reg_29160[5]_i_2_n_0 ;
  wire \xor_ln124_175_reg_29160[6]_i_2_n_0 ;
  wire \xor_ln124_175_reg_29160[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_175_reg_29160_reg[3] ;
  wire [7:0]\xor_ln124_175_reg_29160_reg[7] ;
  wire \xor_ln124_181_reg_29382_reg[2] ;
  wire \xor_ln124_181_reg_29382_reg[3] ;
  wire \xor_ln124_181_reg_29382_reg[4] ;
  wire [3:0]\xor_ln124_181_reg_29382_reg[5] ;
  wire [3:0]\xor_ln124_181_reg_29382_reg[5]_0 ;
  wire [7:0]\xor_ln124_183_reg_29387_reg[7] ;
  wire \xor_ln124_188_reg_29270[3]_i_3_n_0 ;
  wire \xor_ln124_188_reg_29270[4]_i_3_n_0 ;
  wire \xor_ln124_188_reg_29270_reg[3] ;
  wire \xor_ln124_188_reg_29270_reg[4] ;
  wire [1:0]\xor_ln124_188_reg_29270_reg[4]_0 ;
  wire \xor_ln124_189_reg_29276[0]_i_2_n_0 ;
  wire \xor_ln124_189_reg_29276[1]_i_2_n_0 ;
  wire \xor_ln124_189_reg_29276[2]_i_2_n_0 ;
  wire \xor_ln124_189_reg_29276[2]_i_3_n_0 ;
  wire \xor_ln124_189_reg_29276[3]_i_2_n_0 ;
  wire \xor_ln124_189_reg_29276[3]_i_3_n_0 ;
  wire \xor_ln124_189_reg_29276[4]_i_2_n_0 ;
  wire \xor_ln124_189_reg_29276[4]_i_3_n_0 ;
  wire \xor_ln124_189_reg_29276[6]_i_2_n_0 ;
  wire \xor_ln124_189_reg_29276[7]_i_2_n_0 ;
  wire \xor_ln124_189_reg_29276_reg[5] ;
  wire [7:0]\xor_ln124_189_reg_29276_reg[7] ;
  wire [7:0]\xor_ln124_189_reg_29276_reg[7]_0 ;
  wire [1:0]\xor_ln124_190_reg_29282_reg[7] ;
  wire \xor_ln124_191_reg_29288[0]_i_2_n_0 ;
  wire \xor_ln124_191_reg_29288[1]_i_2_n_0 ;
  wire \xor_ln124_191_reg_29288[2]_i_3_n_0 ;
  wire \xor_ln124_191_reg_29288[6]_i_2_n_0 ;
  wire \xor_ln124_191_reg_29288[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_191_reg_29288_reg[2] ;
  wire \xor_ln124_191_reg_29288_reg[2]_0 ;
  wire [7:0]\xor_ln124_191_reg_29288_reg[7] ;
  wire [7:0]\xor_ln124_191_reg_29288_reg[7]_0 ;
  wire [3:0]\xor_ln124_191_reg_29288_reg[7]_1 ;
  wire \xor_ln124_204_reg_29456[1]_i_2_n_0 ;
  wire \xor_ln124_204_reg_29456[2]_i_2_n_0 ;
  wire \xor_ln124_204_reg_29456[6]_i_2_n_0 ;
  wire \xor_ln124_205_reg_29424[0]_i_2_n_0 ;
  wire \xor_ln124_205_reg_29424[1]_i_2_n_0 ;
  wire \xor_ln124_205_reg_29424[2]_i_2_n_0 ;
  wire \xor_ln124_205_reg_29424[2]_i_3_n_0 ;
  wire \xor_ln124_205_reg_29424[3]_i_3_n_0 ;
  wire \xor_ln124_205_reg_29424[4]_i_3_n_0 ;
  wire \xor_ln124_205_reg_29424[5]_i_2_n_0 ;
  wire \xor_ln124_205_reg_29424[6]_i_2_n_0 ;
  wire \xor_ln124_205_reg_29424[7]_i_2_n_0 ;
  wire [0:0]\xor_ln124_205_reg_29424_reg[2] ;
  wire \xor_ln124_205_reg_29424_reg[3] ;
  wire \xor_ln124_205_reg_29424_reg[4] ;
  wire \xor_ln124_205_reg_29424_reg[5] ;
  wire [7:0]\xor_ln124_205_reg_29424_reg[7] ;
  wire \xor_ln124_206_reg_29461[0]_i_2_n_0 ;
  wire \xor_ln124_206_reg_29461[4]_i_2_n_0 ;
  wire \xor_ln124_206_reg_29461[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_206_reg_29461_reg[7] ;
  wire [7:0]\xor_ln124_206_reg_29461_reg[7]_0 ;
  wire [7:0]\xor_ln124_206_reg_29461_reg[7]_1 ;
  wire \xor_ln124_207_reg_29430[2]_i_3_n_0 ;
  wire \xor_ln124_207_reg_29430_reg[2] ;
  wire \xor_ln124_220_reg_29634[1]_i_2_n_0 ;
  wire \xor_ln124_220_reg_29634[4]_i_2_n_0 ;
  wire [2:0]\xor_ln124_220_reg_29634_reg[4] ;
  wire [4:0]\xor_ln124_220_reg_29634_reg[7] ;
  wire \xor_ln124_222_reg_29644[0]_i_2_n_0 ;
  wire \xor_ln124_222_reg_29644[1]_i_2_n_0 ;
  wire \xor_ln124_222_reg_29644[5]_i_2_n_0 ;
  wire \xor_ln124_222_reg_29644[7]_i_2_n_0 ;
  wire [4:0]\xor_ln124_222_reg_29644_reg[7] ;
  wire [7:0]\xor_ln124_222_reg_29644_reg[7]_0 ;
  wire \xor_ln124_236_reg_29822[0]_i_2_n_0 ;
  wire \xor_ln124_236_reg_29822[1]_i_2_n_0 ;
  wire \xor_ln124_236_reg_29822[3]_i_2_n_0 ;
  wire \xor_ln124_236_reg_29822[4]_i_2_n_0 ;
  wire \xor_ln124_236_reg_29822[5]_i_2_n_0 ;
  wire \xor_ln124_236_reg_29822[6]_i_2_n_0 ;
  wire \xor_ln124_236_reg_29822[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_236_reg_29822_reg[3] ;
  wire [3:0]\xor_ln124_236_reg_29822_reg[3]_0 ;
  wire [2:0]\xor_ln124_236_reg_29822_reg[4] ;
  wire [2:0]\xor_ln124_236_reg_29822_reg[4]_0 ;
  wire [4:0]\xor_ln124_236_reg_29822_reg[5] ;
  wire [7:0]\xor_ln124_236_reg_29822_reg[7] ;
  wire [7:0]\xor_ln124_236_reg_29822_reg[7]_0 ;
  wire [7:0]\xor_ln124_236_reg_29822_reg[7]_1 ;
  wire \xor_ln124_238_reg_29832[1]_i_2_n_0 ;
  wire \xor_ln124_238_reg_29832[4]_i_2_n_0 ;
  wire \xor_ln124_238_reg_29832[5]_i_2_n_0 ;
  wire \xor_ln124_238_reg_29832[6]_i_2_n_0 ;
  wire \xor_ln124_252_reg_30010[2]_i_2_n_0 ;
  wire \xor_ln124_252_reg_30010[4]_i_2_n_0 ;
  wire \xor_ln124_252_reg_30010[5]_i_2_n_0 ;
  wire \xor_ln124_252_reg_30010[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_252_reg_30010_reg[4] ;
  wire [7:0]\xor_ln124_252_reg_30010_reg[7] ;
  wire [7:0]\xor_ln124_253_reg_30015_reg[7] ;
  wire \xor_ln124_254_reg_30020[5]_i_2_n_0 ;
  wire \xor_ln124_254_reg_30020[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_254_reg_30020_reg[7] ;
  wire \xor_ln124_268_reg_30198[3]_i_2_n_0 ;
  wire \xor_ln124_268_reg_30198[6]_i_2_n_0 ;
  wire \xor_ln124_270_reg_30208[1]_i_2_n_0 ;
  wire \xor_ln124_270_reg_30208[3]_i_2_n_0 ;
  wire \xor_ln124_270_reg_30208[4]_i_2_n_0 ;
  wire \xor_ln124_270_reg_30208[6]_i_2_n_0 ;
  wire [3:0]\xor_ln124_270_reg_30208_reg[3] ;
  wire [2:0]\xor_ln124_270_reg_30208_reg[4] ;
  wire [4:3]xor_ln124_279_fu_22337_p2;
  wire \xor_ln124_284_reg_30386[0]_i_2_n_0 ;
  wire \xor_ln124_284_reg_30386[2]_i_2_n_0 ;
  wire \xor_ln124_284_reg_30386[3]_i_2_n_0 ;
  wire \xor_ln124_284_reg_30386[5]_i_2_n_0 ;
  wire \xor_ln124_284_reg_30386[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_284_reg_30386_reg[7] ;
  wire [7:0]\xor_ln124_284_reg_30386_reg[7]_0 ;
  wire \xor_ln124_286_reg_30396[2]_i_2_n_0 ;
  wire \xor_ln124_286_reg_30396[3]_i_2_n_0 ;
  wire \xor_ln124_286_reg_30396[5]_i_2_n_0 ;
  wire \xor_ln124_286_reg_30396[6]_i_2_n_0 ;
  wire \xor_ln124_286_reg_30396[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_286_reg_30396_reg[3] ;
  wire [7:0]\xor_ln124_286_reg_30396_reg[7] ;
  wire [7:0]\xor_ln124_286_reg_30396_reg[7]_0 ;
  wire [4:0]\xor_ln124_28_reg_27610_reg[7] ;
  wire [7:0]\xor_ln124_293_reg_30727_reg[7] ;
  wire [7:0]\xor_ln124_293_reg_30727_reg[7]_0 ;
  wire [3:0]\xor_ln124_295_reg_30737_reg[3] ;
  wire [7:0]\xor_ln124_295_reg_30737_reg[7] ;
  wire [7:0]\xor_ln124_295_reg_30737_reg[7]_0 ;
  wire \xor_ln124_29_reg_27616_reg[2] ;
  wire \xor_ln124_29_reg_27616_reg[3] ;
  wire \xor_ln124_29_reg_27616_reg[5] ;
  wire \xor_ln124_300_reg_30574[1]_i_2_n_0 ;
  wire \xor_ln124_300_reg_30574[2]_i_2_n_0 ;
  wire \xor_ln124_300_reg_30574[3]_i_2_n_0 ;
  wire \xor_ln124_300_reg_30574[4]_i_2_n_0 ;
  wire \xor_ln124_300_reg_30574[5]_i_2_n_0 ;
  wire [7:0]\xor_ln124_301_reg_30579_reg[7] ;
  wire \xor_ln124_302_reg_30584[0]_i_2_n_0 ;
  wire \xor_ln124_302_reg_30584[1]_i_2_n_0 ;
  wire \xor_ln124_302_reg_30584[3]_i_2_n_0 ;
  wire \xor_ln124_302_reg_30584[4]_i_2_n_0 ;
  wire \xor_ln124_302_reg_30584[6]_i_2_n_0 ;
  wire \xor_ln124_302_reg_30584[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_302_reg_30584_reg[3] ;
  wire [2:0]\xor_ln124_302_reg_30584_reg[4] ;
  wire [7:0]\xor_ln124_302_reg_30584_reg[7] ;
  wire [5:0]\xor_ln124_309_reg_30860_reg[7] ;
  wire [7:0]\xor_ln124_309_reg_30860_reg[7]_0 ;
  wire [3:0]\xor_ln124_30_reg_27622_reg[7] ;
  wire [7:0]\xor_ln124_325_reg_30974_reg[7] ;
  wire [7:0]\xor_ln124_325_reg_30974_reg[7]_0 ;
  wire [7:0]\xor_ln124_327_reg_30980_reg[7] ;
  wire \xor_ln124_332_reg_31043[3]_i_2_n_0 ;
  wire \xor_ln124_332_reg_31043[4]_i_2_n_0 ;
  wire [1:0]\xor_ln124_332_reg_31043_reg[4] ;
  wire \xor_ln124_333_reg_31049[2]_i_2_n_0 ;
  wire \xor_ln124_333_reg_31049_reg[5] ;
  wire [5:0]\xor_ln124_333_reg_31049_reg[7] ;
  wire [7:0]\xor_ln124_333_reg_31049_reg[7]_0 ;
  wire [4:0]\xor_ln124_334_reg_31055_reg[7] ;
  wire \xor_ln124_335_reg_31061[2]_i_2_n_0 ;
  wire \xor_ln124_335_reg_31061[3]_i_2_n_0 ;
  wire \xor_ln124_335_reg_31061[4]_i_2_n_0 ;
  wire [7:0]\xor_ln124_341_reg_31171_reg[7] ;
  wire \xor_ln124_360_reg_31281[3]_i_2_n_0 ;
  wire [7:0]\xor_ln124_360_reg_31281_reg[7] ;
  wire \xor_ln124_361_reg_31286[3]_i_2_n_0 ;
  wire [7:0]\xor_ln124_361_reg_31286_reg[7] ;
  wire [7:0]\xor_ln124_361_reg_31286_reg[7]_0 ;
  wire [7:0]\xor_ln124_362_reg_31291_reg[7] ;
  wire [7:0]\xor_ln124_363_reg_31296_reg[7] ;
  wire [7:0]\xor_ln124_363_reg_31296_reg[7]_0 ;
  wire [3:0]\xor_ln124_37_reg_27793_reg[5] ;
  wire [7:0]\xor_ln124_37_reg_27793_reg[7] ;
  wire [7:0]\xor_ln124_39_reg_27798_reg[7] ;
  wire [3:0]\xor_ln124_42_reg_27451_reg[3] ;
  wire [3:0]\xor_ln124_42_reg_27451_reg[5] ;
  wire \xor_ln124_44_reg_27717_reg[3] ;
  wire \xor_ln124_44_reg_27717_reg[4] ;
  wire [0:0]\xor_ln124_44_reg_27717_reg[5] ;
  wire [3:0]\xor_ln124_44_reg_27717_reg[7] ;
  wire \xor_ln124_45_reg_27723[2]_i_2_n_0 ;
  wire \xor_ln124_45_reg_27723_reg[5] ;
  wire [7:0]\xor_ln124_45_reg_27723_reg[7] ;
  wire [5:0]\xor_ln124_45_reg_27723_reg[7]_0 ;
  wire \xor_ln124_46_reg_27729_reg[3] ;
  wire \xor_ln124_46_reg_27729_reg[4] ;
  wire [2:0]\xor_ln124_46_reg_27729_reg[5] ;
  wire \xor_ln124_47_reg_27735[0]_i_2_n_0 ;
  wire \xor_ln124_47_reg_27735[1]_i_2_n_0 ;
  wire \xor_ln124_47_reg_27735[2]_i_2_n_0 ;
  wire \xor_ln124_47_reg_27735[4]_i_2_n_0 ;
  wire \xor_ln124_47_reg_27735[6]_i_2_n_0 ;
  wire \xor_ln124_47_reg_27735[7]_i_2_n_0 ;
  wire \xor_ln124_47_reg_27735_reg[2] ;
  wire [0:0]\xor_ln124_47_reg_27735_reg[3] ;
  wire \xor_ln124_47_reg_27735_reg[4] ;
  wire [5:0]\xor_ln124_47_reg_27735_reg[7] ;
  wire [7:0]\xor_ln124_47_reg_27735_reg[7]_0 ;
  wire [7:0]\xor_ln124_47_reg_27735_reg[7]_1 ;
  wire [6:0]\xor_ln124_47_reg_27735_reg[7]_2 ;
  wire [2:0]\xor_ln124_5_reg_27435_reg[7] ;
  wire \xor_ln124_60_reg_27867[0]_i_2_n_0 ;
  wire \xor_ln124_60_reg_27867[1]_i_2_n_0 ;
  wire \xor_ln124_60_reg_27867[2]_i_2_n_0 ;
  wire \xor_ln124_60_reg_27867[6]_i_2_n_0 ;
  wire \xor_ln124_60_reg_27867[7]_i_2_n_0 ;
  wire [5:0]\xor_ln124_60_reg_27867_reg[7] ;
  wire [7:0]\xor_ln124_60_reg_27867_reg[7]_0 ;
  wire [7:0]\xor_ln124_60_reg_27867_reg[7]_1 ;
  wire \xor_ln124_61_reg_27835[0]_i_2_n_0 ;
  wire \xor_ln124_61_reg_27835[1]_i_2_n_0 ;
  wire \xor_ln124_61_reg_27835[2]_i_2_n_0 ;
  wire \xor_ln124_61_reg_27835[2]_i_3_n_0 ;
  wire \xor_ln124_61_reg_27835[3]_i_2_n_0 ;
  wire \xor_ln124_61_reg_27835[3]_i_3_n_0 ;
  wire \xor_ln124_61_reg_27835[4]_i_2_n_0 ;
  wire \xor_ln124_61_reg_27835[4]_i_3_n_0 ;
  wire \xor_ln124_61_reg_27835[5]_i_2_n_0 ;
  wire \xor_ln124_61_reg_27835[5]_i_3_n_0 ;
  wire \xor_ln124_61_reg_27835[6]_i_2_n_0 ;
  wire \xor_ln124_61_reg_27835[7]_i_2_n_0 ;
  wire \xor_ln124_62_reg_27872[1]_i_2_n_0 ;
  wire \xor_ln124_62_reg_27872[3]_i_2_n_0 ;
  wire \xor_ln124_62_reg_27872[5]_i_2_n_0 ;
  wire \xor_ln124_62_reg_27872[6]_i_2_n_0 ;
  wire [4:0]\xor_ln124_62_reg_27872_reg[7] ;
  wire \xor_ln124_63_reg_27841[0]_i_2_n_0 ;
  wire \xor_ln124_63_reg_27841[1]_i_2_n_0 ;
  wire \xor_ln124_63_reg_27841[2]_i_3_n_0 ;
  wire \xor_ln124_63_reg_27841[5]_i_2_n_0 ;
  wire \xor_ln124_63_reg_27841[6]_i_2_n_0 ;
  wire \xor_ln124_63_reg_27841[7]_i_2_n_0 ;
  wire \xor_ln124_63_reg_27841_reg[2] ;
  wire [7:0]\xor_ln124_63_reg_27841_reg[7] ;
  wire \xor_ln124_64_reg_27384_reg[5] ;
  wire [1:0]\xor_ln124_64_reg_27384_reg[5]_0 ;
  wire \xor_ln124_76_reg_28029[3]_i_2_n_0 ;
  wire \xor_ln124_76_reg_28029[6]_i_2_n_0 ;
  wire \xor_ln124_76_reg_28029[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_76_reg_28029_reg[7] ;
  wire \xor_ln124_78_reg_28039[0]_i_2_n_0 ;
  wire \xor_ln124_78_reg_28039[1]_i_2_n_0 ;
  wire \xor_ln124_78_reg_28039[2]_i_2_n_0 ;
  wire \xor_ln124_78_reg_28039[3]_i_2_n_0 ;
  wire \xor_ln124_78_reg_28039[4]_i_2_n_0 ;
  wire \xor_ln124_78_reg_28039[5]_i_2_n_0 ;
  wire \xor_ln124_78_reg_28039[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_78_reg_28039_reg[3] ;
  wire [2:0]\xor_ln124_78_reg_28039_reg[4] ;
  wire [7:0]\xor_ln124_78_reg_28039_reg[7] ;
  wire \xor_ln124_92_reg_28217[0]_i_2_n_0 ;
  wire \xor_ln124_92_reg_28217[1]_i_2_n_0 ;
  wire \xor_ln124_92_reg_28217[2]_i_2_n_0 ;
  wire \xor_ln124_92_reg_28217[6]_i_2_n_0 ;
  wire \xor_ln124_92_reg_28217[7]_i_2_n_0 ;
  wire [5:0]\xor_ln124_92_reg_28217_reg[7] ;
  wire [7:0]\xor_ln124_92_reg_28217_reg[7]_0 ;
  wire \xor_ln124_94_reg_28227[2]_i_2_n_0 ;
  wire \xor_ln124_94_reg_28227[5]_i_2_n_0 ;
  wire \xor_ln124_94_reg_28227[6]_i_2_n_0 ;
  wire \xor_ln124_94_reg_28227[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_94_reg_28227_reg[5] ;
  wire [3:0]\xor_ln124_94_reg_28227_reg[5]_0 ;
  wire [7:0]\xor_ln124_94_reg_28227_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q2_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_12_reg_27787[2]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[7]),
        .O(q3_reg_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_12_reg_27787[3]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[0]),
        .I2(q3_reg_1[6]),
        .O(q3_reg_11[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \or_ln134_12_reg_27787[4]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[7]),
        .I2(q3_reg_1[1]),
        .I3(q3_reg_1[6]),
        .O(q3_reg_11[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_12_reg_27787[5]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[2]),
        .I2(q3_reg_1[7]),
        .O(q3_reg_11[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_12_reg_27787[6]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[3]),
        .O(q3_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_23_reg_27809[5]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(q2_reg_0[1]),
        .O(q2_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_25_reg_27825[5]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[3]),
        .O(q3_reg_16));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_3__0_n_0,q0_reg_i_4__0_n_0,q0_reg_i_5__0_n_0,q0_reg_i_6__0_n_0,q0_reg_i_7__0_n_0,q0_reg_i_8__0_n_0,q0_reg_i_9__0_n_0,q0_reg_i_10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_i_11_n_0,q0_reg_i_12_n_0,q0_reg_i_13_n_0,q0_reg_i_14_n_0,q0_reg_i_15_n_0,q0_reg_i_16_n_0,q0_reg_i_17_n_0,q0_reg_i_18_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO[4:1],clefia_s0_q1,DOBDO[0]}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0),
        .ENBWREN(clefia_s0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_10
       (.I0(q0_reg_i_60_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_61__0_n_0),
        .I3(q0_reg_i_62__0_n_0),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(q0_reg_i_63_n_0),
        .O(q0_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_101__0
       (.I0(or_ln134_115_fu_19947_p3[1]),
        .I1(or_ln134_129_fu_20135_p3[7]),
        .I2(x_assign_192_reg_30114[7]),
        .I3(q0_reg_i_218_n_0),
        .I4(x_assign_177_reg_30088[7]),
        .I5(x_assign_194_reg_30136[3]),
        .O(data10[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_102
       (.I0(\xor_ln124_175_reg_29160_reg[7] [7]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [7]),
        .I2(or_ln134_70_fu_13081_p3[5]),
        .I3(or_ln134_69_fu_13075_p3[7]),
        .I4(or_ln134_69_fu_13075_p3[1]),
        .I5(x_assign_100_reg_29005[7]),
        .O(xor_ln124_151_fu_13189_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_103
       (.I0(\xor_ln124_189_reg_29276_reg[7]_0 [7]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I2(x_assign_114_reg_29182[5]),
        .I3(x_assign_115_reg_29188[7]),
        .I4(or_ln134_77_fu_13979_p3[7]),
        .I5(or_ln134_78_fu_13985_p3[5]),
        .O(q0_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_105
       (.I0(x_assign_81_reg_28671[7]),
        .I1(x_assign_96_reg_28697[6]),
        .I2(x_assign_96_reg_28697[7]),
        .I3(q0_reg_i_219_n_0),
        .I4(or_ln134_51_fu_10876_p3[1]),
        .I5(x_assign_98_reg_28719[3]),
        .O(data14[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    q0_reg_i_106
       (.I0(q2_reg_16[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[1]),
        .I3(clefia_s1_address0112_out),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    q0_reg_i_107
       (.I0(q2_reg_16[10]),
        .I1(q2_reg_16[9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(q2_reg_16[11]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_108__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I1(\xor_ln124_363_reg_31296_reg[7] [7]),
        .I2(q0_reg_i_35_0[7]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_108__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_109__0
       (.I0(q0_reg_i_35_1[7]),
        .I1(\reg_2155_reg[7] [7]),
        .I2(q0_reg_i_35_2[7]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_109__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_11
       (.I0(q0_reg_i_64_n_0),
        .I1(q0_reg_19),
        .I2(q0_reg_i_66__0_n_0),
        .I3(q0_reg_i_67_n_0),
        .I4(q0_reg_i_68_n_0),
        .I5(q0_reg_i_69_n_0),
        .O(q0_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_110
       (.I0(\xor_ln124_175_reg_29160_reg[7] [6]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [6]),
        .I2(or_ln134_70_fu_13081_p3[4]),
        .I3(or_ln134_69_fu_13075_p3[6]),
        .I4(or_ln134_69_fu_13075_p3[0]),
        .I5(x_assign_100_reg_29005[6]),
        .O(q0_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_111__0
       (.I0(\xor_ln124_189_reg_29276_reg[7]_0 [6]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I2(x_assign_114_reg_29182[4]),
        .I3(x_assign_115_reg_29188[6]),
        .I4(or_ln134_77_fu_13979_p3[6]),
        .I5(or_ln134_78_fu_13985_p3[4]),
        .O(q0_reg_i_111__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_112
       (.I0(x_assign_88_reg_28821[4]),
        .I1(or_ln134_72_fu_12190_p3[6]),
        .I2(or_ln134_71_fu_12184_p3[6]),
        .I3(q0_reg_i_221_n_0),
        .I4(or_ln134_60_fu_12014_p3[4]),
        .I5(or_ln134_72_fu_12190_p3[5]),
        .O(data13[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_113
       (.I0(or_ln134_19_reg_27903[0]),
        .I1(or_ln134_32_fu_6530_p3[6]),
        .I2(x_assign_48_reg_27945[5]),
        .I3(q0_reg_i_222_n_0),
        .I4(x_assign_33_reg_27927[6]),
        .I5(or_ln134_33_fu_6536_p3[6]),
        .O(q0_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_114
       (.I0(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I1(\xor_ln124_363_reg_31296_reg[7] [6]),
        .I2(q0_reg_i_35_0[6]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_115
       (.I0(q0_reg_i_35_1[6]),
        .I1(\reg_2155_reg[7] [6]),
        .I2(q0_reg_i_35_2[6]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_116
       (.I0(or_ln134_115_fu_19947_p3[7]),
        .I1(or_ln134_129_fu_20135_p3[5]),
        .I2(x_assign_192_reg_30114[5]),
        .I3(q0_reg_i_223_n_0),
        .I4(x_assign_177_reg_30088[5]),
        .I5(or_ln134_128_fu_20129_p3[5]),
        .O(data10[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_117__0
       (.I0(\xor_ln124_175_reg_29160_reg[7] [5]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [5]),
        .I2(or_ln134_70_fu_13081_p3[3]),
        .I3(or_ln134_69_fu_13075_p3[5]),
        .I4(or_ln134_69_fu_13075_p3[7]),
        .I5(x_assign_100_reg_29005[5]),
        .O(q0_reg_i_117__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_118__0
       (.I0(x_assign_81_reg_28671[5]),
        .I1(x_assign_96_reg_28697[4]),
        .I2(x_assign_96_reg_28697[5]),
        .I3(q0_reg_i_224_n_0),
        .I4(or_ln134_51_fu_10876_p3[7]),
        .I5(or_ln134_64_fu_11058_p3[5]),
        .O(data14[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_119
       (.I0(or_ln134_132_fu_22217_p3[3]),
        .I1(or_ln134_144_fu_22393_p3[5]),
        .I2(x_assign_216_reg_30490[4]),
        .I3(q0_reg_i_225_n_0),
        .I4(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I5(or_ln134_145_fu_22399_p3[4]),
        .O(data8[5]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_12
       (.I0(q0_reg_i_70__0_n_0),
        .I1(q0_reg_19),
        .I2(q0_reg_i_71__0_n_0),
        .I3(q0_reg_i_72_n_0),
        .I4(q0_reg_i_68_n_0),
        .I5(q0_reg_i_73_n_0),
        .O(q0_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_120
       (.I0(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I1(\xor_ln124_363_reg_31296_reg[7] [5]),
        .I2(q0_reg_i_35_0[5]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_121
       (.I0(q0_reg_i_35_1[5]),
        .I1(\reg_2155_reg[7] [5]),
        .I2(q0_reg_i_35_2[5]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_122
       (.I0(\xor_ln124_189_reg_29276_reg[7]_0 [4]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I2(or_ln134_78_fu_13985_p3[4]),
        .I3(x_assign_115_reg_29188[4]),
        .I4(or_ln134_77_fu_13979_p3[4]),
        .I5(or_ln134_78_fu_13985_p3[2]),
        .O(q0_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_123__0
       (.I0(x_assign_81_reg_28671[4]),
        .I1(q0_reg_i_45__0_0[2]),
        .I2(x_assign_96_reg_28697[4]),
        .I3(q0_reg_i_226_n_0),
        .I4(or_ln134_51_fu_10876_p3[6]),
        .I5(or_ln134_64_fu_11058_p3[4]),
        .O(data14[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_124__0
       (.I0(or_ln134_123_fu_21079_p3[6]),
        .I1(x_assign_204_reg_30302[4]),
        .I2(q0_reg_i_46_0[2]),
        .I3(q0_reg_i_227_n_0),
        .I4(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I5(or_ln134_137_fu_21267_p3[4]),
        .O(data9[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_125
       (.I0(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I1(\xor_ln124_363_reg_31296_reg[7] [4]),
        .I2(q0_reg_i_35_0[4]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_126
       (.I0(q0_reg_i_35_1[4]),
        .I1(\reg_2155_reg[7] [4]),
        .I2(q0_reg_i_35_2[4]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_127
       (.I0(\xor_ln124_189_reg_29276_reg[7]_0 [3]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I2(x_assign_114_reg_29182[3]),
        .I3(x_assign_115_reg_29188[3]),
        .I4(or_ln134_77_fu_13979_p3[3]),
        .I5(or_ln134_78_fu_13985_p3[1]),
        .O(xor_ln124_165_fu_14039_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_128
       (.I0(x_assign_81_reg_28671[3]),
        .I1(q0_reg_i_45__0_0[1]),
        .I2(x_assign_96_reg_28697[3]),
        .I3(q0_reg_i_228_n_0),
        .I4(q0_reg_i_49__0_0[3]),
        .I5(x_assign_98_reg_28719[2]),
        .O(data14[3]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_129
       (.I0(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I1(\xor_ln124_363_reg_31296_reg[7] [3]),
        .I2(q0_reg_i_35_0[3]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_13
       (.I0(q0_reg_i_74__0_n_0),
        .I1(q0_reg_19),
        .I2(q0_reg_i_75__0_n_0),
        .I3(q0_reg_i_76_n_0),
        .I4(q0_reg_i_68_n_0),
        .I5(q0_reg_i_77_n_0),
        .O(q0_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_130__0
       (.I0(q0_reg_i_35_1[3]),
        .I1(\reg_2155_reg[7] [3]),
        .I2(q0_reg_i_35_2[3]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_130__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_131__0
       (.I0(\xor_ln124_270_reg_30208_reg[3] [2]),
        .I1(or_ln134_129_fu_20135_p3[2]),
        .I2(x_assign_192_reg_30114[2]),
        .I3(q0_reg_i_229_n_0),
        .I4(x_assign_177_reg_30088[2]),
        .I5(x_assign_194_reg_30136[1]),
        .O(data10[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_132
       (.I0(\xor_ln124_189_reg_29276_reg[7]_0 [2]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I2(x_assign_114_reg_29182[2]),
        .I3(x_assign_115_reg_29188[2]),
        .I4(or_ln134_77_fu_13979_p3[2]),
        .I5(or_ln134_78_fu_13985_p3[0]),
        .O(q0_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_133
       (.I0(or_ln134_132_fu_22217_p3[0]),
        .I1(x_assign_218_reg_30512[1]),
        .I2(\xor_ln124_302_reg_30584_reg[4] [0]),
        .I3(q0_reg_i_230_n_0),
        .I4(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I5(or_ln134_145_fu_22399_p3[1]),
        .O(data8[2]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_134
       (.I0(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I1(\xor_ln124_363_reg_31296_reg[7] [2]),
        .I2(q0_reg_i_35_0[2]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_135
       (.I0(q0_reg_i_35_1[2]),
        .I1(\reg_2155_reg[7] [2]),
        .I2(q0_reg_i_35_2[2]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_136
       (.I0(\xor_ln124_175_reg_29160_reg[7] [1]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [1]),
        .I2(x_assign_102_reg_29021[5]),
        .I3(or_ln134_69_fu_13075_p3[1]),
        .I4(\xor_ln124_174_reg_29154_reg[3] [1]),
        .I5(x_assign_100_reg_29005[1]),
        .O(xor_ln124_151_fu_13189_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_137
       (.I0(\xor_ln124_189_reg_29276_reg[7]_0 [1]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I2(x_assign_114_reg_29182[1]),
        .I3(x_assign_115_reg_29188[1]),
        .I4(or_ln134_77_fu_13979_p3[1]),
        .I5(x_assign_114_reg_29182[5]),
        .O(q0_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_138__0
       (.I0(x_assign_81_reg_28671[1]),
        .I1(x_assign_96_reg_28697[0]),
        .I2(x_assign_96_reg_28697[1]),
        .I3(q0_reg_i_231__0_n_0),
        .I4(q0_reg_i_49__0_0[1]),
        .I5(x_assign_98_reg_28719[0]),
        .O(data14[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_139__0
       (.I0(\xor_ln124_286_reg_30396_reg[3] [1]),
        .I1(x_assign_204_reg_30302[1]),
        .I2(x_assign_204_reg_30302[0]),
        .I3(q0_reg_i_232__0_n_0),
        .I4(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I5(or_ln134_137_fu_21267_p3[1]),
        .O(data9[1]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_14
       (.I0(q0_reg_i_78__0_n_0),
        .I1(q0_reg_19),
        .I2(q0_reg_i_79__0_n_0),
        .I3(q0_reg_i_80_n_0),
        .I4(q0_reg_i_68_n_0),
        .I5(q0_reg_i_81_n_0),
        .O(q0_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_140
       (.I0(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I1(\xor_ln124_363_reg_31296_reg[7] [1]),
        .I2(q0_reg_i_35_0[1]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_141
       (.I0(q0_reg_i_35_1[1]),
        .I1(\reg_2155_reg[7] [1]),
        .I2(q0_reg_i_35_2[1]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_142
       (.I0(\xor_ln124_270_reg_30208_reg[3] [0]),
        .I1(or_ln134_129_fu_20135_p3[0]),
        .I2(x_assign_192_reg_30114[0]),
        .I3(q0_reg_i_233__0_n_0),
        .I4(x_assign_177_reg_30088[0]),
        .I5(or_ln134_128_fu_20129_p3[0]),
        .O(data10[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_143
       (.I0(\xor_ln124_175_reg_29160_reg[7] [0]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [0]),
        .I2(x_assign_102_reg_29021[4]),
        .I3(or_ln134_69_fu_13075_p3[0]),
        .I4(\xor_ln124_174_reg_29154_reg[3] [0]),
        .I5(x_assign_100_reg_29005[0]),
        .O(xor_ln124_151_fu_13189_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_144__0
       (.I0(\xor_ln124_189_reg_29276_reg[7]_0 [0]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I2(x_assign_114_reg_29182[0]),
        .I3(x_assign_115_reg_29188[0]),
        .I4(or_ln134_77_fu_13979_p3[0]),
        .I5(x_assign_114_reg_29182[4]),
        .O(q0_reg_i_144__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_145__0
       (.I0(x_assign_88_reg_28821[6]),
        .I1(or_ln134_72_fu_12190_p3[0]),
        .I2(or_ln134_71_fu_12184_p3[0]),
        .I3(q0_reg_i_234_n_0),
        .I4(x_assign_91_reg_28843[4]),
        .I5(x_assign_110_reg_28907[3]),
        .O(data13[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_146
       (.I0(\xor_ln124_286_reg_30396_reg[3] [0]),
        .I1(x_assign_204_reg_30302[0]),
        .I2(x_assign_204_reg_30302[7]),
        .I3(q0_reg_i_235_n_0),
        .I4(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I5(or_ln134_137_fu_21267_p3[0]),
        .O(data9[0]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_147
       (.I0(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I1(\xor_ln124_363_reg_31296_reg[7] [0]),
        .I2(q0_reg_i_35_0[0]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_148
       (.I0(q0_reg_i_35_1[0]),
        .I1(\reg_2155_reg[7] [0]),
        .I2(q0_reg_i_35_2[0]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_149__0
       (.I0(\xor_ln124_295_reg_30737_reg[7] [7]),
        .I1(q0_reg_i_64_0[7]),
        .I2(or_ln134_61_fu_12020_p3[5]),
        .I3(or_ln134_62_fu_12026_p3[7]),
        .I4(x_assign_93_reg_28859[5]),
        .I5(x_assign_88_reg_28821[7]),
        .O(p_62_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_15
       (.I0(q0_reg_i_82__0_n_0),
        .I1(q0_reg_19),
        .I2(q0_reg_i_83__0_n_0),
        .I3(q0_reg_i_84_n_0),
        .I4(q0_reg_i_68_n_0),
        .I5(q0_reg_i_85_n_0),
        .O(q0_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_150__0
       (.I0(\xor_ln124_173_reg_29148_reg[7]_0 [7]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [7]),
        .I2(or_ln134_70_fu_13081_p3[5]),
        .I3(or_ln134_69_fu_13075_p3[7]),
        .I4(x_assign_102_reg_29021[5]),
        .I5(x_assign_103_reg_29027[7]),
        .O(q0_reg_i_150__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_151__0
       (.I0(x_assign_21_reg_27655[7]),
        .I1(x_assign_36_reg_27803[3]),
        .I2(or_ln134_26_reg_27830[6]),
        .I3(q0_reg_i_236_n_0),
        .I4(x_assign_16_reg_27701[5]),
        .I5(\xor_ln124_295_reg_30737_reg[7] [7]),
        .O(q0_reg_i_151__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    q0_reg_i_152__0
       (.I0(q2_reg_16[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[14]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(clefia_s1_address214_out),
        .O(q0_reg_i_152__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_153__0
       (.I0(x_assign_148_reg_29674[5]),
        .I1(x_assign_168_reg_29738[3]),
        .I2(or_ln134_113_fu_17871_p3[7]),
        .I3(q0_reg_i_237__0_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [7]),
        .I5(or_ln134_114_fu_17877_p3[6]),
        .O(q0_reg_i_153__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_155
       (.I0(\xor_ln124_361_reg_31286_reg[7] [7]),
        .I1(\xor_ln124_253_reg_30015_reg[7] [7]),
        .I2(q0_reg_i_69_0[7]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_155_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    q0_reg_i_156
       (.I0(q2_reg_16[7]),
        .I1(q2_reg_16[4]),
        .I2(q2_reg_16[9]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(q0_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_157
       (.I0(q0_reg_i_238__0_n_0),
        .I1(q0_reg_i_239__0_n_0),
        .I2(\xor_ln124_220_reg_29634_reg[7] [4]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_158__0
       (.I0(or_ln134_83_fu_15573_p3[4]),
        .I1(or_ln134_98_reg_29419[6]),
        .I2(x_assign_124_reg_29299[4]),
        .I3(q0_reg_i_240_n_0),
        .I4(or_ln134_84_fu_15579_p3[6]),
        .I5(x_assign_129_reg_29321[6]),
        .O(q0_reg_i_158__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_159__0
       (.I0(\xor_ln124_295_reg_30737_reg[7] [6]),
        .I1(q0_reg_i_64_0[6]),
        .I2(or_ln134_61_fu_12020_p3[4]),
        .I3(or_ln134_62_fu_12026_p3[6]),
        .I4(x_assign_93_reg_28859[4]),
        .I5(x_assign_88_reg_28821[6]),
        .O(p_62_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_16
       (.I0(q0_reg_i_86__0_n_0),
        .I1(q0_reg_19),
        .I2(q0_reg_i_87__0_n_0),
        .I3(q0_reg_i_88_n_0),
        .I4(q0_reg_i_68_n_0),
        .I5(q0_reg_i_89_n_0),
        .O(q0_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_160
       (.I0(\xor_ln124_173_reg_29148_reg[7]_0 [6]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [6]),
        .I2(or_ln134_70_fu_13081_p3[4]),
        .I3(or_ln134_69_fu_13075_p3[6]),
        .I4(x_assign_102_reg_29021[4]),
        .I5(x_assign_103_reg_29027[6]),
        .O(q0_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_161__0
       (.I0(x_assign_78_reg_28649[6]),
        .I1(or_ln134_64_fu_11058_p3[6]),
        .I2(or_ln134_63_fu_11052_p3[6]),
        .I3(q0_reg_i_241_n_0),
        .I4(x_assign_79_reg_28655[4]),
        .I5(or_ln134_64_fu_11058_p3[5]),
        .O(q0_reg_i_161__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_162__0
       (.I0(or_ln134_108_fu_18821_p3[6]),
        .I1(or_ln134_122_fu_19009_p3[5]),
        .I2(or_ln134_122_fu_19009_p3[6]),
        .I3(q0_reg_i_242__0_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [6]),
        .I5(x_assign_182_reg_29948[6]),
        .O(q0_reg_i_162__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_163__0
       (.I0(or_ln134_91_fu_16551_p3[4]),
        .I1(or_ln134_106_fu_16745_p3[5]),
        .I2(x_assign_158_reg_29572[6]),
        .I3(q0_reg_i_243__0_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [6]),
        .I5(or_ln134_106_fu_16745_p3[6]),
        .O(q0_reg_i_163__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_164
       (.I0(\xor_ln124_361_reg_31286_reg[7] [6]),
        .I1(\xor_ln124_253_reg_30015_reg[7] [6]),
        .I2(q0_reg_i_69_0[6]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_165
       (.I0(q0_reg_i_244__0_n_0),
        .I1(\reg_2116_reg[6] [1]),
        .I2(q0_reg_i_245_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_166
       (.I0(or_ln134_83_fu_15573_p3[3]),
        .I1(or_ln134_98_reg_29419[5]),
        .I2(or_ln134_83_fu_15573_p3[5]),
        .I3(q0_reg_i_246_n_0),
        .I4(or_ln134_84_fu_15579_p3[5]),
        .I5(x_assign_129_reg_29321[5]),
        .O(q0_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_167
       (.I0(\xor_ln124_295_reg_30737_reg[7] [5]),
        .I1(q0_reg_i_64_0[5]),
        .I2(or_ln134_61_fu_12020_p3[3]),
        .I3(or_ln134_62_fu_12026_p3[5]),
        .I4(or_ln134_61_fu_12020_p3[5]),
        .I5(x_assign_88_reg_28821[5]),
        .O(q0_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_168__0
       (.I0(\xor_ln124_173_reg_29148_reg[7]_0 [5]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [5]),
        .I2(or_ln134_70_fu_13081_p3[3]),
        .I3(or_ln134_69_fu_13075_p3[5]),
        .I4(or_ln134_70_fu_13081_p3[5]),
        .I5(x_assign_103_reg_29027[5]),
        .O(q0_reg_i_168__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_169
       (.I0(x_assign_78_reg_28649[5]),
        .I1(or_ln134_64_fu_11058_p3[5]),
        .I2(or_ln134_63_fu_11052_p3[5]),
        .I3(q0_reg_i_247_n_0),
        .I4(or_ln134_52_fu_10882_p3[5]),
        .I5(or_ln134_64_fu_11058_p3[4]),
        .O(q0_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_17
       (.I0(q0_reg_i_90_n_0),
        .I1(q0_reg_19),
        .I2(q0_reg_i_91__0_n_0),
        .I3(q0_reg_i_92_n_0),
        .I4(q0_reg_i_68_n_0),
        .I5(q0_reg_i_93__0_n_0),
        .O(q0_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_170__0
       (.I0(or_ln134_20_reg_27921[3]),
        .I1(or_ln134_31_fu_6524_p3[5]),
        .I2(x_assign_48_reg_27945[5]),
        .I3(q0_reg_i_248_n_0),
        .I4(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I5(or_ln134_32_fu_6530_p3[5]),
        .O(q0_reg_i_170__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_171
       (.I0(\xor_ln124_361_reg_31286_reg[7] [5]),
        .I1(\xor_ln124_253_reg_30015_reg[7] [5]),
        .I2(q0_reg_i_69_0[5]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_172
       (.I0(\xor_ln124_236_reg_29822_reg[5] [4]),
        .I1(q0_reg_i_249__0_n_0),
        .I2(\xor_ln124_220_reg_29634_reg[7] [3]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_173
       (.I0(\xor_ln124_295_reg_30737_reg[7] [4]),
        .I1(q0_reg_i_64_0[4]),
        .I2(or_ln134_61_fu_12020_p3[2]),
        .I3(or_ln134_62_fu_12026_p3[4]),
        .I4(or_ln134_61_fu_12020_p3[4]),
        .I5(x_assign_88_reg_28821[4]),
        .O(q0_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_174
       (.I0(\xor_ln124_173_reg_29148_reg[7]_0 [4]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [4]),
        .I2(or_ln134_70_fu_13081_p3[2]),
        .I3(or_ln134_69_fu_13075_p3[4]),
        .I4(or_ln134_70_fu_13081_p3[4]),
        .I5(x_assign_103_reg_29027[4]),
        .O(xor_ln124_149_fu_13135_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_175__0
       (.I0(x_assign_21_reg_27655[4]),
        .I1(or_ln134_26_reg_27830[4]),
        .I2(or_ln134_26_reg_27830[3]),
        .I3(q0_reg_i_250__0_n_0),
        .I4(or_ln134_11_fu_5378_p3[4]),
        .I5(\xor_ln124_295_reg_30737_reg[7] [4]),
        .O(q0_reg_i_175__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_176__0
       (.I0(or_ln134_20_reg_27921[2]),
        .I1(or_ln134_31_fu_6524_p3[4]),
        .I2(x_assign_48_reg_27945[4]),
        .I3(q0_reg_i_251__0_n_0),
        .I4(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I5(or_ln134_32_fu_6530_p3[4]),
        .O(q0_reg_i_176__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_177__0
       (.I0(or_ln134_108_fu_18821_p3[4]),
        .I1(or_ln134_122_fu_19009_p3[3]),
        .I2(or_ln134_122_fu_19009_p3[4]),
        .I3(q0_reg_i_252_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [4]),
        .I5(x_assign_182_reg_29948[4]),
        .O(q0_reg_i_177__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_178__0
       (.I0(or_ln134_91_fu_16551_p3[2]),
        .I1(or_ln134_106_fu_16745_p3[3]),
        .I2(x_assign_158_reg_29572[4]),
        .I3(q0_reg_i_253_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [4]),
        .I5(or_ln134_106_fu_16745_p3[4]),
        .O(q0_reg_i_178__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_179
       (.I0(\xor_ln124_361_reg_31286_reg[7] [4]),
        .I1(\xor_ln124_253_reg_30015_reg[7] [4]),
        .I2(q0_reg_i_69_0[4]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_18
       (.I0(q0_reg_i_94__0_n_0),
        .I1(q0_reg_19),
        .I2(q0_reg_i_95__0_n_0),
        .I3(q0_reg_i_96_n_0),
        .I4(q0_reg_i_68_n_0),
        .I5(q0_reg_i_97_n_0),
        .O(q0_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_180
       (.I0(\xor_ln124_236_reg_29822_reg[5] [3]),
        .I1(q0_reg_i_254_n_0),
        .I2(q0_reg_i_255_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_181
       (.I0(or_ln134_83_fu_15573_p3[1]),
        .I1(x_assign_144_reg_29392[2]),
        .I2(x_assign_124_reg_29299[3]),
        .I3(q0_reg_i_256__0_n_0),
        .I4(or_ln134_84_fu_15579_p3[3]),
        .I5(x_assign_129_reg_29321[3]),
        .O(q0_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_182__0
       (.I0(\xor_ln124_295_reg_30737_reg[7] [3]),
        .I1(q0_reg_i_64_0[3]),
        .I2(or_ln134_61_fu_12020_p3[1]),
        .I3(or_ln134_62_fu_12026_p3[3]),
        .I4(x_assign_93_reg_28859[3]),
        .I5(x_assign_88_reg_28821[3]),
        .O(q0_reg_i_182__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_183
       (.I0(\xor_ln124_173_reg_29148_reg[7]_0 [3]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [3]),
        .I2(or_ln134_70_fu_13081_p3[1]),
        .I3(or_ln134_69_fu_13075_p3[3]),
        .I4(x_assign_102_reg_29021[3]),
        .I5(x_assign_103_reg_29027[3]),
        .O(xor_ln124_149_fu_13135_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_184__0
       (.I0(x_assign_78_reg_28649[3]),
        .I1(x_assign_98_reg_28719[2]),
        .I2(or_ln134_63_fu_11052_p3[3]),
        .I3(q0_reg_i_257__0_n_0),
        .I4(x_assign_79_reg_28655[3]),
        .I5(or_ln134_64_fu_11058_p3[2]),
        .O(q0_reg_i_184__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_185__0
       (.I0(or_ln134_108_fu_18821_p3[3]),
        .I1(or_ln134_122_fu_19009_p3[2]),
        .I2(x_assign_180_reg_29926[2]),
        .I3(q0_reg_i_258__0_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [3]),
        .I5(x_assign_182_reg_29948[3]),
        .O(q0_reg_i_185__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_186__0
       (.I0(or_ln134_91_fu_16551_p3[1]),
        .I1(or_ln134_106_fu_16745_p3[2]),
        .I2(x_assign_158_reg_29572[3]),
        .I3(q0_reg_i_259_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [3]),
        .I5(x_assign_156_reg_29550[2]),
        .O(q0_reg_i_186__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_187
       (.I0(x_assign_148_reg_29674[3]),
        .I1(x_assign_168_reg_29738[2]),
        .I2(or_ln134_113_fu_17871_p3[3]),
        .I3(q0_reg_i_260_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [3]),
        .I5(or_ln134_114_fu_17877_p3[2]),
        .O(q0_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_188
       (.I0(\xor_ln124_361_reg_31286_reg[7] [3]),
        .I1(\xor_ln124_253_reg_30015_reg[7] [3]),
        .I2(q0_reg_i_69_0[3]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_189
       (.I0(\xor_ln124_236_reg_29822_reg[5] [2]),
        .I1(\reg_2116_reg[6] [0]),
        .I2(\xor_ln124_220_reg_29634_reg[7] [2]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_190__0
       (.I0(or_ln134_83_fu_15573_p3[0]),
        .I1(x_assign_144_reg_29392[1]),
        .I2(x_assign_124_reg_29299[2]),
        .I3(q0_reg_i_261_n_0),
        .I4(or_ln134_84_fu_15579_p3[2]),
        .I5(x_assign_129_reg_29321[2]),
        .O(q0_reg_i_190__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_191__0
       (.I0(\xor_ln124_295_reg_30737_reg[7] [2]),
        .I1(q0_reg_i_64_0[2]),
        .I2(or_ln134_61_fu_12020_p3[0]),
        .I3(or_ln134_62_fu_12026_p3[2]),
        .I4(x_assign_93_reg_28859[2]),
        .I5(x_assign_88_reg_28821[2]),
        .O(q0_reg_i_191__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_192__0
       (.I0(\xor_ln124_173_reg_29148_reg[7]_0 [2]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [2]),
        .I2(or_ln134_70_fu_13081_p3[0]),
        .I3(or_ln134_69_fu_13075_p3[2]),
        .I4(x_assign_102_reg_29021[2]),
        .I5(x_assign_103_reg_29027[2]),
        .O(q0_reg_i_192__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_193__0
       (.I0(x_assign_78_reg_28649[2]),
        .I1(x_assign_98_reg_28719[1]),
        .I2(or_ln134_63_fu_11052_p3[2]),
        .I3(q0_reg_i_262_n_0),
        .I4(x_assign_79_reg_28655[2]),
        .I5(or_ln134_64_fu_11058_p3[1]),
        .O(q0_reg_i_193__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_194
       (.I0(x_assign_21_reg_27655[2]),
        .I1(x_assign_36_reg_27803[1]),
        .I2(or_ln134_26_reg_27830[1]),
        .I3(q0_reg_i_263__0_n_0),
        .I4(x_assign_16_reg_27701[2]),
        .I5(\xor_ln124_295_reg_30737_reg[7] [2]),
        .O(q0_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_195
       (.I0(or_ln134_20_reg_27921[0]),
        .I1(or_ln134_31_fu_6524_p3[2]),
        .I2(x_assign_48_reg_27945[2]),
        .I3(q0_reg_i_264__0_n_0),
        .I4(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I5(x_assign_50_reg_27967[1]),
        .O(q0_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_196__0
       (.I0(or_ln134_108_fu_18821_p3[2]),
        .I1(or_ln134_122_fu_19009_p3[1]),
        .I2(x_assign_180_reg_29926[1]),
        .I3(q0_reg_i_265__0_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [2]),
        .I5(x_assign_182_reg_29948[2]),
        .O(q0_reg_i_196__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_197__0
       (.I0(or_ln134_91_fu_16551_p3[0]),
        .I1(or_ln134_106_fu_16745_p3[1]),
        .I2(x_assign_158_reg_29572[2]),
        .I3(q0_reg_i_266_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [2]),
        .I5(x_assign_156_reg_29550[1]),
        .O(q0_reg_i_197__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_198
       (.I0(x_assign_148_reg_29674[2]),
        .I1(x_assign_168_reg_29738[1]),
        .I2(or_ln134_113_fu_17871_p3[2]),
        .I3(q0_reg_i_267_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [2]),
        .I5(or_ln134_114_fu_17877_p3[1]),
        .O(q0_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_199
       (.I0(\xor_ln124_361_reg_31286_reg[7] [2]),
        .I1(\xor_ln124_253_reg_30015_reg[7] [2]),
        .I2(q0_reg_i_69_0[2]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_200
       (.I0(\xor_ln124_236_reg_29822_reg[5] [1]),
        .I1(q0_reg_i_268_n_0),
        .I2(\xor_ln124_220_reg_29634_reg[7] [1]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_201
       (.I0(x_assign_124_reg_29299[5]),
        .I1(x_assign_144_reg_29392[0]),
        .I2(x_assign_124_reg_29299[1]),
        .I3(q0_reg_i_269__0_n_0),
        .I4(or_ln134_84_fu_15579_p3[1]),
        .I5(x_assign_129_reg_29321[1]),
        .O(q0_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_202
       (.I0(\xor_ln124_295_reg_30737_reg[7] [1]),
        .I1(q0_reg_i_64_0[1]),
        .I2(x_assign_93_reg_28859[5]),
        .I3(or_ln134_62_fu_12026_p3[1]),
        .I4(x_assign_93_reg_28859[1]),
        .I5(x_assign_88_reg_28821[1]),
        .O(p_62_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_203
       (.I0(\xor_ln124_173_reg_29148_reg[7]_0 [1]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [1]),
        .I2(x_assign_102_reg_29021[5]),
        .I3(or_ln134_69_fu_13075_p3[1]),
        .I4(x_assign_102_reg_29021[1]),
        .I5(x_assign_103_reg_29027[1]),
        .O(xor_ln124_149_fu_13135_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_204
       (.I0(x_assign_78_reg_28649[1]),
        .I1(x_assign_98_reg_28719[0]),
        .I2(or_ln134_63_fu_11052_p3[1]),
        .I3(q0_reg_i_270__0_n_0),
        .I4(x_assign_79_reg_28655[1]),
        .I5(or_ln134_64_fu_11058_p3[0]),
        .O(q0_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_205
       (.I0(x_assign_31_reg_27915[5]),
        .I1(or_ln134_31_fu_6524_p3[1]),
        .I2(x_assign_48_reg_27945[1]),
        .I3(q0_reg_i_271__0_n_0),
        .I4(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I5(x_assign_50_reg_27967[0]),
        .O(q0_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_206
       (.I0(or_ln134_108_fu_18821_p3[1]),
        .I1(or_ln134_122_fu_19009_p3[0]),
        .I2(x_assign_180_reg_29926[0]),
        .I3(q0_reg_i_272_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [1]),
        .I5(x_assign_182_reg_29948[1]),
        .O(q0_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_207
       (.I0(\xor_ln124_361_reg_31286_reg[7] [1]),
        .I1(\xor_ln124_253_reg_30015_reg[7] [1]),
        .I2(q0_reg_i_69_0[1]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_208
       (.I0(\xor_ln124_236_reg_29822_reg[5] [0]),
        .I1(q0_reg_i_273_n_0),
        .I2(q0_reg_i_274_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_209
       (.I0(\xor_ln124_295_reg_30737_reg[7] [0]),
        .I1(q0_reg_i_64_0[0]),
        .I2(x_assign_93_reg_28859[4]),
        .I3(or_ln134_62_fu_12026_p3[0]),
        .I4(x_assign_93_reg_28859[0]),
        .I5(x_assign_88_reg_28821[0]),
        .O(p_62_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_210
       (.I0(\xor_ln124_173_reg_29148_reg[7]_0 [0]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [0]),
        .I2(x_assign_102_reg_29021[4]),
        .I3(or_ln134_69_fu_13075_p3[0]),
        .I4(x_assign_102_reg_29021[0]),
        .I5(x_assign_103_reg_29027[0]),
        .O(q0_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_211
       (.I0(x_assign_78_reg_28649[0]),
        .I1(or_ln134_64_fu_11058_p3[0]),
        .I2(or_ln134_63_fu_11052_p3[0]),
        .I3(q0_reg_i_275__0_n_0),
        .I4(x_assign_79_reg_28655[0]),
        .I5(x_assign_98_reg_28719[3]),
        .O(q0_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_212
       (.I0(x_assign_21_reg_27655[0]),
        .I1(or_ln134_26_reg_27830[0]),
        .I2(x_assign_36_reg_27803[3]),
        .I3(q0_reg_i_276__0_n_0),
        .I4(x_assign_16_reg_27701[0]),
        .I5(\xor_ln124_295_reg_30737_reg[7] [0]),
        .O(q0_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_213
       (.I0(x_assign_31_reg_27915[4]),
        .I1(or_ln134_31_fu_6524_p3[0]),
        .I2(x_assign_48_reg_27945[0]),
        .I3(q0_reg_i_277_n_0),
        .I4(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I5(or_ln134_32_fu_6530_p3[0]),
        .O(q0_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_214
       (.I0(or_ln134_108_fu_18821_p3[0]),
        .I1(x_assign_180_reg_29926[3]),
        .I2(or_ln134_122_fu_19009_p3[0]),
        .I3(q0_reg_i_278_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [0]),
        .I5(x_assign_182_reg_29948[0]),
        .O(q0_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_215
       (.I0(x_assign_148_reg_29674[0]),
        .I1(or_ln134_114_fu_17877_p3[0]),
        .I2(or_ln134_113_fu_17871_p3[0]),
        .I3(q0_reg_i_279_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[7] [0]),
        .I5(x_assign_168_reg_29738[3]),
        .O(q0_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_216
       (.I0(\xor_ln124_361_reg_31286_reg[7] [0]),
        .I1(\xor_ln124_253_reg_30015_reg[7] [0]),
        .I2(q0_reg_i_69_0[0]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_217
       (.I0(q0_reg_i_280_n_0),
        .I1(q0_reg_i_281_n_0),
        .I2(\xor_ln124_220_reg_29634_reg[7] [0]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_218
       (.I0(x_assign_192_reg_30114[6]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [7]),
        .I2(q0_reg_i_101__0_0[7]),
        .I3(\xor_ln124_325_reg_30974_reg[7] [7]),
        .I4(or_ln134_116_fu_19953_p3[5]),
        .I5(or_ln134_115_fu_19947_p3[7]),
        .O(q0_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_219
       (.I0(or_ln134_65_fu_11064_p3[7]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_1 [7]),
        .I2(q0_reg_i_105_0[7]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [7]),
        .I4(or_ln134_51_fu_10876_p3[7]),
        .I5(or_ln134_52_fu_10882_p3[5]),
        .O(q0_reg_i_219_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_221
       (.I0(x_assign_108_reg_28885[6]),
        .I1(\xor_ln124_156_reg_28969_reg[7] [6]),
        .I2(\xor_ln124_124_reg_28593_reg[7] [6]),
        .I3(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I4(or_ln134_62_fu_12026_p3[0]),
        .I5(x_assign_91_reg_28843[4]),
        .O(q0_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_222
       (.I0(x_assign_48_reg_27945[6]),
        .I1(\xor_ln124_78_reg_28039_reg[7] [6]),
        .I2(\xor_ln124_286_reg_30396_reg[7] [6]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [6]),
        .I4(or_ln134_20_reg_27921[4]),
        .I5(or_ln134_19_reg_27903[6]),
        .O(q0_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_223
       (.I0(x_assign_192_reg_30114[4]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [5]),
        .I2(q0_reg_i_101__0_0[5]),
        .I3(\xor_ln124_325_reg_30974_reg[7] [5]),
        .I4(or_ln134_116_fu_19953_p3[3]),
        .I5(or_ln134_115_fu_19947_p3[5]),
        .O(q0_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_224
       (.I0(or_ln134_65_fu_11064_p3[5]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_1 [5]),
        .I2(q0_reg_i_105_0[5]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [5]),
        .I4(or_ln134_51_fu_10876_p3[5]),
        .I5(or_ln134_52_fu_10882_p3[3]),
        .O(q0_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_225
       (.I0(x_assign_216_reg_30490[5]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [5]),
        .I2(or_ln134_131_fu_22211_p3[7]),
        .I3(\xor_ln124_302_reg_30584_reg[7] [5]),
        .I4(or_ln134_131_fu_22211_p3[5]),
        .I5(or_ln134_133_fu_22223_p3[4]),
        .O(q0_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_226
       (.I0(or_ln134_65_fu_11064_p3[4]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_1 [4]),
        .I2(q0_reg_i_105_0[4]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [4]),
        .I4(or_ln134_51_fu_10876_p3[4]),
        .I5(or_ln134_52_fu_10882_p3[2]),
        .O(q0_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_227
       (.I0(or_ln134_136_fu_21261_p3[4]),
        .I1(\xor_ln124_286_reg_30396_reg[7]_0 [4]),
        .I2(or_ln134_123_fu_21079_p3[4]),
        .I3(\xor_ln124_286_reg_30396_reg[7] [4]),
        .I4(x_assign_189_reg_30276[4]),
        .I5(or_ln134_124_fu_21085_p3[2]),
        .O(q0_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_228
       (.I0(or_ln134_65_fu_11064_p3[3]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_1 [3]),
        .I2(q0_reg_i_105_0[3]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [3]),
        .I4(or_ln134_51_fu_10876_p3[3]),
        .I5(or_ln134_52_fu_10882_p3[1]),
        .O(q0_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_229
       (.I0(\xor_ln124_270_reg_30208_reg[4] [0]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [2]),
        .I2(q0_reg_i_101__0_0[2]),
        .I3(\xor_ln124_325_reg_30974_reg[7] [2]),
        .I4(or_ln134_116_fu_19953_p3[0]),
        .I5(or_ln134_115_fu_19947_p3[2]),
        .O(q0_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_230
       (.I0(x_assign_216_reg_30490[2]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [2]),
        .I2(\xor_ln124_302_reg_30584_reg[3] [2]),
        .I3(\xor_ln124_302_reg_30584_reg[7] [2]),
        .I4(or_ln134_131_fu_22211_p3[2]),
        .I5(x_assign_201_reg_30464[2]),
        .O(q0_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_231__0
       (.I0(or_ln134_65_fu_11064_p3[1]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_1 [1]),
        .I2(q0_reg_i_105_0[1]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [1]),
        .I4(or_ln134_51_fu_10876_p3[1]),
        .I5(x_assign_79_reg_28655[5]),
        .O(q0_reg_i_231__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_232__0
       (.I0(x_assign_206_reg_30324[0]),
        .I1(\xor_ln124_286_reg_30396_reg[7]_0 [1]),
        .I2(or_ln134_123_fu_21079_p3[1]),
        .I3(\xor_ln124_286_reg_30396_reg[7] [1]),
        .I4(x_assign_189_reg_30276[1]),
        .I5(x_assign_187_reg_30260[5]),
        .O(q0_reg_i_232__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_233__0
       (.I0(x_assign_192_reg_30114[7]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [0]),
        .I2(q0_reg_i_101__0_0[0]),
        .I3(\xor_ln124_325_reg_30974_reg[7] [0]),
        .I4(x_assign_175_reg_30072[4]),
        .I5(or_ln134_115_fu_19947_p3[0]),
        .O(q0_reg_i_233__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_234
       (.I0(x_assign_108_reg_28885[0]),
        .I1(\xor_ln124_156_reg_28969_reg[7] [0]),
        .I2(\xor_ln124_124_reg_28593_reg[7] [0]),
        .I3(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I4(\xor_ln124_156_reg_28969_reg[3] [0]),
        .I5(x_assign_91_reg_28843[0]),
        .O(q0_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_235
       (.I0(or_ln134_136_fu_21261_p3[0]),
        .I1(\xor_ln124_286_reg_30396_reg[7]_0 [0]),
        .I2(or_ln134_123_fu_21079_p3[0]),
        .I3(\xor_ln124_286_reg_30396_reg[7] [0]),
        .I4(x_assign_189_reg_30276[0]),
        .I5(x_assign_187_reg_30260[4]),
        .O(q0_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_236
       (.I0(x_assign_38_reg_27814[7]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [7]),
        .I2(q0_reg_i_151__0_1[7]),
        .I3(q0_reg_i_151__0_0[7]),
        .I4(or_ln134_12_reg_27787[7]),
        .I5(or_ln134_11_fu_5378_p3[5]),
        .O(q0_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_237__0
       (.I0(x_assign_170_reg_29760[7]),
        .I1(\xor_ln124_110_reg_28415_reg[7] [7]),
        .I2(or_ln134_100_fu_17689_p3[7]),
        .I3(q3_reg_27[7]),
        .I4(x_assign_153_reg_29712[7]),
        .I5(or_ln134_99_fu_17683_p3[5]),
        .O(q0_reg_i_237__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_238__0
       (.I0(x_assign_198_reg_30442[7]),
        .I1(x_assign_218_reg_30512[3]),
        .I2(or_ln134_143_fu_22387_p3[7]),
        .I3(q0_reg_i_282_n_0),
        .I4(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I5(or_ln134_144_fu_22393_p3[6]),
        .O(q0_reg_i_238__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_239__0
       (.I0(or_ln134_115_fu_19947_p3[7]),
        .I1(x_assign_194_reg_30136[3]),
        .I2(or_ln134_128_fu_20129_p3[6]),
        .I3(q0_reg_i_283_n_0),
        .I4(or_ln134_116_fu_19953_p3[5]),
        .I5(or_ln134_127_fu_20123_p3[7]),
        .O(q0_reg_i_239__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_240
       (.I0(x_assign_146_reg_29403[6]),
        .I1(\xor_ln124_206_reg_29461_reg[7] [6]),
        .I2(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I3(or_ln134_98_reg_29419[5]),
        .I4(\xor_ln124_206_reg_29461_reg[7]_0 [6]),
        .I5(\xor_ln124_206_reg_29461_reg[7]_1 [6]),
        .O(q0_reg_i_240_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_241
       (.I0(x_assign_96_reg_28697[6]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [6]),
        .I2(\xor_ln124_140_reg_28781_reg[7] [6]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [6]),
        .I4(or_ln134_51_fu_10876_p3[6]),
        .I5(or_ln134_52_fu_10882_p3[4]),
        .O(q0_reg_i_241_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_242__0
       (.I0(or_ln134_121_fu_19003_p3[6]),
        .I1(\xor_ln124_254_reg_30020_reg[7] [6]),
        .I2(x_assign_160_reg_29862[4]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_1 [6]),
        .I4(or_ln134_107_fu_18815_p3[4]),
        .I5(x_assign_165_reg_29900[6]),
        .O(q0_reg_i_242__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_243__0
       (.I0(or_ln134_105_fu_16739_p3[6]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [6]),
        .I2(x_assign_141_reg_29524[6]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_1 [6]),
        .I4(or_ln134_92_fu_16557_p3[6]),
        .I5(x_assign_136_reg_29486[4]),
        .O(q0_reg_i_243__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_244__0
       (.I0(x_assign_198_reg_30442[6]),
        .I1(or_ln134_144_fu_22393_p3[6]),
        .I2(or_ln134_143_fu_22387_p3[6]),
        .I3(q0_reg_i_284_n_0),
        .I4(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I5(or_ln134_144_fu_22393_p3[5]),
        .O(q0_reg_i_244__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_245
       (.I0(x_assign_187_reg_30260[4]),
        .I1(or_ln134_136_fu_21261_p3[5]),
        .I2(or_ln134_136_fu_21261_p3[6]),
        .I3(q0_reg_i_285_n_0),
        .I4(x_assign_186_reg_30254[6]),
        .I5(x_assign_204_reg_30302[6]),
        .O(q0_reg_i_245_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_246
       (.I0(x_assign_146_reg_29403[5]),
        .I1(\xor_ln124_206_reg_29461_reg[7] [5]),
        .I2(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I3(or_ln134_98_reg_29419[4]),
        .I4(\xor_ln124_206_reg_29461_reg[7]_0 [5]),
        .I5(\xor_ln124_206_reg_29461_reg[7]_1 [5]),
        .O(q0_reg_i_246_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_247
       (.I0(x_assign_96_reg_28697[5]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [5]),
        .I2(\xor_ln124_140_reg_28781_reg[7] [5]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [5]),
        .I4(or_ln134_51_fu_10876_p3[5]),
        .I5(or_ln134_52_fu_10882_p3[3]),
        .O(q0_reg_i_247_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_248
       (.I0(or_ln134_32_fu_6530_p3[4]),
        .I1(\xor_ln124_76_reg_28029_reg[7] [5]),
        .I2(or_ln134_20_reg_27921[5]),
        .I3(\xor_ln124_284_reg_30386_reg[7] [5]),
        .I4(or_ln134_19_reg_27903[5]),
        .I5(x_assign_30_reg_27909[5]),
        .O(q0_reg_i_248_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_249__0
       (.I0(or_ln134_115_fu_19947_p3[5]),
        .I1(or_ln134_128_fu_20129_p3[5]),
        .I2(or_ln134_128_fu_20129_p3[4]),
        .I3(q0_reg_i_286_n_0),
        .I4(or_ln134_116_fu_19953_p3[3]),
        .I5(or_ln134_127_fu_20123_p3[5]),
        .O(q0_reg_i_249__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_25
       (.I0(clefia_s1_address21),
        .I1(ct_address01),
        .I2(clefia_s1_address01),
        .I3(clefia_s1_address0110_out),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(ap_enable_reg_pp0_iter3_reg_1),
        .O(q0_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_250__0
       (.I0(x_assign_38_reg_27814[4]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [4]),
        .I2(q0_reg_i_151__0_1[4]),
        .I3(q0_reg_i_151__0_0[4]),
        .I4(or_ln134_12_reg_27787[4]),
        .I5(or_ln134_11_fu_5378_p3[2]),
        .O(q0_reg_i_250__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_251__0
       (.I0(or_ln134_32_fu_6530_p3[3]),
        .I1(\xor_ln124_76_reg_28029_reg[7] [4]),
        .I2(or_ln134_20_reg_27921[4]),
        .I3(\xor_ln124_284_reg_30386_reg[7] [4]),
        .I4(or_ln134_19_reg_27903[4]),
        .I5(x_assign_30_reg_27909[4]),
        .O(q0_reg_i_251__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_252
       (.I0(or_ln134_121_fu_19003_p3[4]),
        .I1(\xor_ln124_254_reg_30020_reg[7] [4]),
        .I2(or_ln134_107_fu_18815_p3[4]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_1 [4]),
        .I4(or_ln134_107_fu_18815_p3[2]),
        .I5(x_assign_165_reg_29900[4]),
        .O(q0_reg_i_252_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_253
       (.I0(or_ln134_105_fu_16739_p3[4]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [4]),
        .I2(x_assign_141_reg_29524[4]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_1 [4]),
        .I4(or_ln134_92_fu_16557_p3[4]),
        .I5(or_ln134_91_fu_16551_p3[4]),
        .O(q0_reg_i_253_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_254
       (.I0(or_ln134_115_fu_19947_p3[4]),
        .I1(or_ln134_128_fu_20129_p3[4]),
        .I2(or_ln134_128_fu_20129_p3[3]),
        .I3(q0_reg_i_287_n_0),
        .I4(or_ln134_116_fu_19953_p3[2]),
        .I5(or_ln134_127_fu_20123_p3[4]),
        .O(q0_reg_i_254_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_255
       (.I0(or_ln134_124_fu_21085_p3[4]),
        .I1(or_ln134_136_fu_21261_p3[3]),
        .I2(or_ln134_136_fu_21261_p3[4]),
        .I3(q0_reg_i_288_n_0),
        .I4(x_assign_186_reg_30254[4]),
        .I5(x_assign_204_reg_30302[4]),
        .O(q0_reg_i_255_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_256__0
       (.I0(x_assign_146_reg_29403[3]),
        .I1(\xor_ln124_206_reg_29461_reg[7] [3]),
        .I2(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I3(or_ln134_98_reg_29419[2]),
        .I4(\xor_ln124_206_reg_29461_reg[7]_0 [3]),
        .I5(\xor_ln124_206_reg_29461_reg[7]_1 [3]),
        .O(q0_reg_i_256__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_257__0
       (.I0(x_assign_96_reg_28697[3]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [3]),
        .I2(\xor_ln124_140_reg_28781_reg[7] [3]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [3]),
        .I4(or_ln134_51_fu_10876_p3[3]),
        .I5(or_ln134_52_fu_10882_p3[1]),
        .O(q0_reg_i_257__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_258__0
       (.I0(or_ln134_121_fu_19003_p3[3]),
        .I1(\xor_ln124_254_reg_30020_reg[7] [3]),
        .I2(x_assign_160_reg_29862[3]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_1 [3]),
        .I4(or_ln134_107_fu_18815_p3[1]),
        .I5(x_assign_165_reg_29900[3]),
        .O(q0_reg_i_258__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_259
       (.I0(or_ln134_105_fu_16739_p3[3]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [3]),
        .I2(x_assign_141_reg_29524[3]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_1 [3]),
        .I4(or_ln134_92_fu_16557_p3[3]),
        .I5(x_assign_136_reg_29486[3]),
        .O(q0_reg_i_259_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_26
       (.I0(q2_reg_16[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(clefia_s1_address0114_out));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_260
       (.I0(x_assign_170_reg_29760[3]),
        .I1(\xor_ln124_110_reg_28415_reg[7] [3]),
        .I2(or_ln134_100_fu_17689_p3[3]),
        .I3(q3_reg_27[3]),
        .I4(x_assign_153_reg_29712[3]),
        .I5(or_ln134_99_fu_17683_p3[1]),
        .O(q0_reg_i_260_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_261
       (.I0(x_assign_146_reg_29403[2]),
        .I1(\xor_ln124_206_reg_29461_reg[7] [2]),
        .I2(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I3(or_ln134_98_reg_29419[1]),
        .I4(\xor_ln124_206_reg_29461_reg[7]_0 [2]),
        .I5(\xor_ln124_206_reg_29461_reg[7]_1 [2]),
        .O(q0_reg_i_261_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_262
       (.I0(x_assign_96_reg_28697[2]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [2]),
        .I2(\xor_ln124_140_reg_28781_reg[7] [2]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [2]),
        .I4(or_ln134_51_fu_10876_p3[2]),
        .I5(or_ln134_52_fu_10882_p3[0]),
        .O(q0_reg_i_262_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_263__0
       (.I0(x_assign_38_reg_27814[2]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [2]),
        .I2(q0_reg_i_151__0_1[2]),
        .I3(q0_reg_i_151__0_0[2]),
        .I4(or_ln134_12_reg_27787[2]),
        .I5(or_ln134_11_fu_5378_p3[0]),
        .O(q0_reg_i_263__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_264__0
       (.I0(or_ln134_32_fu_6530_p3[1]),
        .I1(\xor_ln124_76_reg_28029_reg[7] [2]),
        .I2(x_assign_31_reg_27915[2]),
        .I3(\xor_ln124_284_reg_30386_reg[7] [2]),
        .I4(or_ln134_19_reg_27903[2]),
        .I5(x_assign_30_reg_27909[2]),
        .O(q0_reg_i_264__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_265__0
       (.I0(or_ln134_121_fu_19003_p3[2]),
        .I1(\xor_ln124_254_reg_30020_reg[7] [2]),
        .I2(x_assign_160_reg_29862[2]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_1 [2]),
        .I4(or_ln134_107_fu_18815_p3[0]),
        .I5(x_assign_165_reg_29900[2]),
        .O(q0_reg_i_265__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_266
       (.I0(or_ln134_105_fu_16739_p3[2]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [2]),
        .I2(x_assign_141_reg_29524[2]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_1 [2]),
        .I4(or_ln134_92_fu_16557_p3[2]),
        .I5(x_assign_136_reg_29486[2]),
        .O(q0_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_267
       (.I0(x_assign_170_reg_29760[2]),
        .I1(\xor_ln124_110_reg_28415_reg[7] [2]),
        .I2(or_ln134_100_fu_17689_p3[2]),
        .I3(q3_reg_27[2]),
        .I4(x_assign_153_reg_29712[2]),
        .I5(or_ln134_99_fu_17683_p3[0]),
        .O(q0_reg_i_267_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_268
       (.I0(or_ln134_115_fu_19947_p3[2]),
        .I1(x_assign_194_reg_30136[1]),
        .I2(or_ln134_128_fu_20129_p3[1]),
        .I3(q0_reg_i_289_n_0),
        .I4(or_ln134_116_fu_19953_p3[0]),
        .I5(or_ln134_127_fu_20123_p3[2]),
        .O(q0_reg_i_268_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_269__0
       (.I0(x_assign_146_reg_29403[1]),
        .I1(\xor_ln124_206_reg_29461_reg[7] [1]),
        .I2(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I3(or_ln134_98_reg_29419[0]),
        .I4(\xor_ln124_206_reg_29461_reg[7]_0 [1]),
        .I5(\xor_ln124_206_reg_29461_reg[7]_1 [1]),
        .O(q0_reg_i_269__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_270__0
       (.I0(x_assign_96_reg_28697[1]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [1]),
        .I2(\xor_ln124_140_reg_28781_reg[7] [1]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [1]),
        .I4(or_ln134_51_fu_10876_p3[1]),
        .I5(x_assign_79_reg_28655[5]),
        .O(q0_reg_i_270__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_271__0
       (.I0(or_ln134_32_fu_6530_p3[0]),
        .I1(\xor_ln124_76_reg_28029_reg[7] [1]),
        .I2(x_assign_31_reg_27915[1]),
        .I3(\xor_ln124_284_reg_30386_reg[7] [1]),
        .I4(or_ln134_19_reg_27903[1]),
        .I5(x_assign_30_reg_27909[1]),
        .O(q0_reg_i_271__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_272
       (.I0(or_ln134_121_fu_19003_p3[1]),
        .I1(\xor_ln124_254_reg_30020_reg[7] [1]),
        .I2(x_assign_160_reg_29862[1]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_1 [1]),
        .I4(x_assign_160_reg_29862[5]),
        .I5(x_assign_165_reg_29900[1]),
        .O(q0_reg_i_272_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_273
       (.I0(or_ln134_115_fu_19947_p3[1]),
        .I1(x_assign_194_reg_30136[0]),
        .I2(or_ln134_128_fu_20129_p3[0]),
        .I3(q0_reg_i_290_n_0),
        .I4(x_assign_175_reg_30072[5]),
        .I5(or_ln134_127_fu_20123_p3[1]),
        .O(q0_reg_i_273_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_274
       (.I0(x_assign_187_reg_30260[1]),
        .I1(or_ln134_136_fu_21261_p3[0]),
        .I2(x_assign_206_reg_30324[0]),
        .I3(q0_reg_i_291_n_0),
        .I4(x_assign_186_reg_30254[1]),
        .I5(x_assign_204_reg_30302[1]),
        .O(q0_reg_i_274_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_275__0
       (.I0(x_assign_96_reg_28697[0]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [0]),
        .I2(\xor_ln124_140_reg_28781_reg[7] [0]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [0]),
        .I4(or_ln134_51_fu_10876_p3[0]),
        .I5(x_assign_79_reg_28655[4]),
        .O(q0_reg_i_275__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_276__0
       (.I0(x_assign_38_reg_27814[0]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [0]),
        .I2(q0_reg_i_151__0_1[0]),
        .I3(q0_reg_i_151__0_0[0]),
        .I4(or_ln134_12_reg_27787[0]),
        .I5(x_assign_16_reg_27701[4]),
        .O(q0_reg_i_276__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_277
       (.I0(x_assign_50_reg_27967[3]),
        .I1(\xor_ln124_76_reg_28029_reg[7] [0]),
        .I2(x_assign_31_reg_27915[0]),
        .I3(\xor_ln124_284_reg_30386_reg[7] [0]),
        .I4(or_ln134_19_reg_27903[0]),
        .I5(x_assign_30_reg_27909[0]),
        .O(q0_reg_i_277_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_278
       (.I0(or_ln134_121_fu_19003_p3[0]),
        .I1(\xor_ln124_254_reg_30020_reg[7] [0]),
        .I2(x_assign_160_reg_29862[0]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_1 [0]),
        .I4(x_assign_160_reg_29862[4]),
        .I5(x_assign_165_reg_29900[0]),
        .O(q0_reg_i_278_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_279
       (.I0(x_assign_170_reg_29760[0]),
        .I1(\xor_ln124_110_reg_28415_reg[7] [0]),
        .I2(or_ln134_100_fu_17689_p3[0]),
        .I3(q3_reg_27[0]),
        .I4(x_assign_153_reg_29712[0]),
        .I5(x_assign_148_reg_29674[4]),
        .O(q0_reg_i_279_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_280
       (.I0(x_assign_198_reg_30442[0]),
        .I1(or_ln134_144_fu_22393_p3[0]),
        .I2(or_ln134_143_fu_22387_p3[0]),
        .I3(q0_reg_i_292_n_0),
        .I4(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I5(x_assign_218_reg_30512[3]),
        .O(q0_reg_i_280_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_281
       (.I0(or_ln134_115_fu_19947_p3[0]),
        .I1(or_ln134_128_fu_20129_p3[0]),
        .I2(x_assign_194_reg_30136[3]),
        .I3(q0_reg_i_293_n_0),
        .I4(x_assign_175_reg_30072[4]),
        .I5(or_ln134_127_fu_20123_p3[0]),
        .O(q0_reg_i_281_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_282
       (.I0(x_assign_216_reg_30490[7]),
        .I1(q0_reg_i_238__0_0[7]),
        .I2(or_ln134_131_fu_22211_p3[7]),
        .I3(\xor_ln124_286_reg_30396_reg[7] [7]),
        .I4(x_assign_199_reg_30448[5]),
        .I5(or_ln134_132_fu_22217_p3[5]),
        .O(q0_reg_i_282_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_283
       (.I0(x_assign_192_reg_30114[7]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [7]),
        .I2(q0_reg_i_239__0_0[7]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [7]),
        .I4(x_assign_175_reg_30072[5]),
        .I5(x_assign_174_reg_30066[7]),
        .O(q0_reg_i_283_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_284
       (.I0(x_assign_216_reg_30490[6]),
        .I1(q0_reg_i_238__0_0[6]),
        .I2(or_ln134_131_fu_22211_p3[6]),
        .I3(\xor_ln124_286_reg_30396_reg[7] [6]),
        .I4(x_assign_199_reg_30448[4]),
        .I5(or_ln134_132_fu_22217_p3[4]),
        .O(q0_reg_i_284_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_285
       (.I0(or_ln134_135_fu_21255_p3[6]),
        .I1(\xor_ln124_284_reg_30386_reg[7]_0 [6]),
        .I2(\xor_ln124_284_reg_30386_reg[7] [6]),
        .I3(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I4(or_ln134_124_fu_21085_p3[4]),
        .I5(or_ln134_123_fu_21079_p3[6]),
        .O(q0_reg_i_285_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_286
       (.I0(x_assign_192_reg_30114[5]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [5]),
        .I2(q0_reg_i_239__0_0[5]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [5]),
        .I4(or_ln134_116_fu_19953_p3[5]),
        .I5(x_assign_174_reg_30066[5]),
        .O(q0_reg_i_286_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_287
       (.I0(x_assign_192_reg_30114[4]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [4]),
        .I2(q0_reg_i_239__0_0[4]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [4]),
        .I4(or_ln134_116_fu_19953_p3[4]),
        .I5(x_assign_174_reg_30066[4]),
        .O(q0_reg_i_287_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_288
       (.I0(or_ln134_135_fu_21255_p3[4]),
        .I1(\xor_ln124_284_reg_30386_reg[7]_0 [4]),
        .I2(\xor_ln124_284_reg_30386_reg[7] [4]),
        .I3(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I4(or_ln134_124_fu_21085_p3[2]),
        .I5(or_ln134_123_fu_21079_p3[4]),
        .O(q0_reg_i_288_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_289
       (.I0(x_assign_192_reg_30114[2]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [2]),
        .I2(q0_reg_i_239__0_0[2]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [2]),
        .I4(x_assign_175_reg_30072[2]),
        .I5(x_assign_174_reg_30066[2]),
        .O(q0_reg_i_289_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF88F888)) 
    q0_reg_i_29
       (.I0(q2_reg_16[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q2_reg_16[7]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg_16[9]),
        .I5(clefia_s1_address117_out),
        .O(q0_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_290
       (.I0(x_assign_192_reg_30114[1]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [1]),
        .I2(q0_reg_i_239__0_0[1]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [1]),
        .I4(x_assign_175_reg_30072[1]),
        .I5(x_assign_174_reg_30066[1]),
        .O(q0_reg_i_290_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_291
       (.I0(or_ln134_135_fu_21255_p3[1]),
        .I1(\xor_ln124_284_reg_30386_reg[7]_0 [1]),
        .I2(\xor_ln124_284_reg_30386_reg[7] [1]),
        .I3(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I4(x_assign_187_reg_30260[5]),
        .I5(or_ln134_123_fu_21079_p3[1]),
        .O(q0_reg_i_291_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_292
       (.I0(x_assign_216_reg_30490[0]),
        .I1(q0_reg_i_238__0_0[0]),
        .I2(or_ln134_131_fu_22211_p3[0]),
        .I3(\xor_ln124_286_reg_30396_reg[7] [0]),
        .I4(x_assign_199_reg_30448[0]),
        .I5(x_assign_199_reg_30448[4]),
        .O(q0_reg_i_292_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_293
       (.I0(x_assign_192_reg_30114[0]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [0]),
        .I2(q0_reg_i_239__0_0[0]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [0]),
        .I4(x_assign_175_reg_30072[0]),
        .I5(x_assign_174_reg_30066[0]),
        .O(q0_reg_i_293_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_2__0
       (.I0(q0_reg_i_25_n_0),
        .I1(clefia_s1_address0114_out),
        .I2(clefia_s1_address214_out),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address215_out),
        .I5(q0_reg_i_29_n_0),
        .O(clefia_s0_ce1));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_30
       (.I0(data10[7]),
        .I1(xor_ln124_151_fu_13189_p2[7]),
        .I2(q0_reg_i_103_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    q0_reg_i_31__0
       (.I0(clefia_s1_address0114_out),
        .I1(clefia_s1_address0113_out),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(q2_reg_16[4]),
        .O(ap_enable_reg_pp0_iter3_reg));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_32__0
       (.I0(\xor_ln124_92_reg_28217_reg[7] [5]),
        .I1(clefia_s1_address019_out),
        .I2(\xor_ln124_14_reg_27488_reg[7] [6]),
        .I3(data14[7]),
        .I4(clefia_s1_address01),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q0_reg_i_32__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_33
       (.I0(\reg_2130_reg[7] [7]),
        .I1(\xor_ln124_222_reg_29644_reg[7] [4]),
        .I2(\reg_2138_reg[7] [5]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFEAAAA)) 
    q0_reg_i_34
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(q2_reg_16[7]),
        .I2(q2_reg_16[6]),
        .I3(q2_reg_16[8]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q2_reg_16[12]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_35
       (.I0(q0_reg_i_108__0_n_0),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(q0_reg_i_109__0_n_0),
        .I3(q2_reg_16[12]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_18[7]),
        .O(q0_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_36__0
       (.I0(\reg_2123_reg[6] [3]),
        .I1(q0_reg_i_110_n_0),
        .I2(q0_reg_i_111__0_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_37__0
       (.I0(data13[6]),
        .I1(clefia_s1_address019_out),
        .I2(q0_reg_i_113_n_0),
        .I3(\reg_2170_reg[6] [2]),
        .I4(clefia_s1_address01),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q0_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_38
       (.I0(\reg_2130_reg[7] [6]),
        .I1(\xor_ln124_222_reg_29644_reg[7] [3]),
        .I2(\reg_2138_reg[7] [4]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_39
       (.I0(q0_reg_i_114_n_0),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(q0_reg_i_115_n_0),
        .I3(q2_reg_16[12]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_18[6]),
        .O(q0_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_3__0
       (.I0(q0_reg_i_30_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_32__0_n_0),
        .I3(q0_reg_i_33_n_0),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(q0_reg_i_35_n_0),
        .O(q0_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_40__0
       (.I0(data10[5]),
        .I1(q0_reg_i_117__0_n_0),
        .I2(xor_ln124_165_fu_14039_p2[5]),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_41__0
       (.I0(\xor_ln124_92_reg_28217_reg[7] [4]),
        .I1(clefia_s1_address019_out),
        .I2(\xor_ln124_14_reg_27488_reg[7] [5]),
        .I3(data14[5]),
        .I4(clefia_s1_address01),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q0_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_42
       (.I0(\reg_2130_reg[7] [5]),
        .I1(\xor_ln124_222_reg_29644_reg[7] [2]),
        .I2(data8[5]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_43
       (.I0(q0_reg_i_120_n_0),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(q0_reg_i_121_n_0),
        .I3(q2_reg_16[12]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_18[5]),
        .O(q0_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_44__0
       (.I0(\reg_2123_reg[6] [2]),
        .I1(\xor_ln124_175_reg_29160[4]_i_2_n_0 ),
        .I2(q0_reg_i_122_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_45__0
       (.I0(\xor_ln124_92_reg_28217_reg[7] [3]),
        .I1(clefia_s1_address019_out),
        .I2(\xor_ln124_14_reg_27488_reg[7] [4]),
        .I3(data14[4]),
        .I4(clefia_s1_address01),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q0_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_46
       (.I0(\reg_2130_reg[7] [4]),
        .I1(data9[4]),
        .I2(\reg_2138_reg[7] [3]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_47
       (.I0(q0_reg_i_125_n_0),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(q0_reg_i_126_n_0),
        .I3(q2_reg_16[12]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_18[4]),
        .O(q0_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_48__0
       (.I0(\reg_2123_reg[6] [1]),
        .I1(\xor_ln124_175_reg_29160[3]_i_2_n_0 ),
        .I2(xor_ln124_165_fu_14039_p2[3]),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_49__0
       (.I0(\xor_ln124_92_reg_28217_reg[7] [2]),
        .I1(clefia_s1_address019_out),
        .I2(\xor_ln124_14_reg_27488_reg[7] [3]),
        .I3(data14[3]),
        .I4(clefia_s1_address01),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q0_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_4__0
       (.I0(q0_reg_i_36__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_37__0_n_0),
        .I3(q0_reg_i_38_n_0),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(q0_reg_i_39_n_0),
        .O(q0_reg_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_50
       (.I0(\reg_2130_reg[7] [3]),
        .I1(\xor_ln124_222_reg_29644_reg[7] [1]),
        .I2(\reg_2138_reg[7] [2]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_51
       (.I0(q0_reg_i_129_n_0),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(q0_reg_i_130__0_n_0),
        .I3(q2_reg_16[12]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_18[3]),
        .O(q0_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_52__0
       (.I0(data10[2]),
        .I1(xor_ln124_151_fu_13189_p2[2]),
        .I2(q0_reg_i_132_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_53__0
       (.I0(\xor_ln124_92_reg_28217_reg[7] [1]),
        .I1(clefia_s1_address019_out),
        .I2(\xor_ln124_14_reg_27488_reg[7] [2]),
        .I3(\reg_2170_reg[6] [1]),
        .I4(clefia_s1_address01),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q0_reg_i_53__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_54
       (.I0(\reg_2130_reg[7] [2]),
        .I1(\xor_ln124_222_reg_29644_reg[7] [0]),
        .I2(data8[2]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_55
       (.I0(q0_reg_i_134_n_0),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(q0_reg_i_135_n_0),
        .I3(q2_reg_16[12]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_18[2]),
        .O(q0_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_56__0
       (.I0(\reg_2123_reg[6] [0]),
        .I1(xor_ln124_151_fu_13189_p2[1]),
        .I2(q0_reg_i_137_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_56__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_57__0
       (.I0(\xor_ln124_92_reg_28217_reg[7] [0]),
        .I1(clefia_s1_address019_out),
        .I2(\xor_ln124_14_reg_27488_reg[7] [1]),
        .I3(data14[1]),
        .I4(clefia_s1_address01),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q0_reg_i_57__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_58__0
       (.I0(\reg_2130_reg[7] [1]),
        .I1(data9[1]),
        .I2(\reg_2138_reg[7] [1]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_59
       (.I0(q0_reg_i_140_n_0),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(q0_reg_i_141_n_0),
        .I3(q2_reg_16[12]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_18[1]),
        .O(q0_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_5__0
       (.I0(q0_reg_i_40__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_41__0_n_0),
        .I3(q0_reg_i_42_n_0),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(q0_reg_i_43_n_0),
        .O(q0_reg_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_60
       (.I0(data10[0]),
        .I1(xor_ln124_151_fu_13189_p2[0]),
        .I2(q0_reg_i_144__0_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_61__0
       (.I0(data13[0]),
        .I1(clefia_s1_address019_out),
        .I2(\xor_ln124_14_reg_27488_reg[7] [0]),
        .I3(\reg_2170_reg[6] [0]),
        .I4(clefia_s1_address01),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(q0_reg_i_61__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_62__0
       (.I0(\reg_2130_reg[7] [0]),
        .I1(data9[0]),
        .I2(\reg_2138_reg[7] [0]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_62__0_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_63
       (.I0(q0_reg_i_147_n_0),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(q0_reg_i_148_n_0),
        .I3(q2_reg_16[12]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_18[0]),
        .O(q0_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_64
       (.I0(\or_ln134_97_reg_29414_reg[7] [2]),
        .I1(p_62_in[7]),
        .I2(q0_reg_i_150__0_n_0),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address019_out),
        .I5(clefia_s1_address0110_out),
        .O(q0_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_66__0
       (.I0(\reg_2116_reg[7] [1]),
        .I1(clefia_s1_address01),
        .I2(q0_reg_i_151__0_n_0),
        .I3(\xor_ln124_5_reg_27435_reg[7] [2]),
        .I4(ce012),
        .I5(q0_reg_i_152__0_n_0),
        .O(q0_reg_i_66__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_67
       (.I0(\xor_ln124_190_reg_29282_reg[7] [1]),
        .I1(\xor_ln124_158_reg_28979_reg[7] [3]),
        .I2(q0_reg_i_153__0_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFEFF00)) 
    q0_reg_i_68
       (.I0(q2_reg_16[7]),
        .I1(q2_reg_16[4]),
        .I2(q2_reg_16[9]),
        .I3(q0_reg_21),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q2_reg_16[11]),
        .O(q0_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_69
       (.I0(q0_reg_i_155_n_0),
        .I1(q0_reg_i_156_n_0),
        .I2(q0_reg_i_157_n_0),
        .I3(q2_reg_16[11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_20[7]),
        .O(q0_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_6__0
       (.I0(q0_reg_i_44__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_45__0_n_0),
        .I3(q0_reg_i_46_n_0),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(q0_reg_i_47_n_0),
        .O(q0_reg_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_70__0
       (.I0(q0_reg_i_158__0_n_0),
        .I1(p_62_in[6]),
        .I2(q0_reg_i_160_n_0),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address019_out),
        .I5(clefia_s1_address0110_out),
        .O(q0_reg_i_70__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_71__0
       (.I0(q0_reg_i_161__0_n_0),
        .I1(clefia_s1_address01),
        .I2(\reg_2116_reg[6]_0 [3]),
        .I3(\xor_ln124_5_reg_27435_reg[7] [1]),
        .I4(ce012),
        .I5(q0_reg_i_152__0_n_0),
        .O(q0_reg_i_71__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_72
       (.I0(q0_reg_i_162__0_n_0),
        .I1(q0_reg_i_163__0_n_0),
        .I2(\reg_2178_reg[6] [3]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_73
       (.I0(q0_reg_i_164_n_0),
        .I1(q0_reg_i_156_n_0),
        .I2(q0_reg_i_165_n_0),
        .I3(q2_reg_16[11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_20[6]),
        .O(q0_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_74__0
       (.I0(q0_reg_i_166_n_0),
        .I1(q0_reg_i_167_n_0),
        .I2(q0_reg_i_168__0_n_0),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address019_out),
        .I5(clefia_s1_address0110_out),
        .O(q0_reg_i_74__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_75__0
       (.I0(q0_reg_i_169_n_0),
        .I1(clefia_s1_address01),
        .I2(\reg_2116_reg[6]_0 [2]),
        .I3(q0_reg_i_170__0_n_0),
        .I4(ce012),
        .I5(q0_reg_i_152__0_n_0),
        .O(q0_reg_i_75__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_76
       (.I0(\xor_ln124_190_reg_29282_reg[7] [0]),
        .I1(\xor_ln124_158_reg_28979_reg[7] [2]),
        .I2(\reg_2178_reg[6] [2]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_77
       (.I0(q0_reg_i_171_n_0),
        .I1(q0_reg_i_156_n_0),
        .I2(q0_reg_i_172_n_0),
        .I3(q2_reg_16[11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_20[5]),
        .O(q0_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_78__0
       (.I0(\or_ln134_97_reg_29414_reg[7] [1]),
        .I1(q0_reg_i_173_n_0),
        .I2(xor_ln124_149_fu_13135_p2[4]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address019_out),
        .I5(clefia_s1_address0110_out),
        .O(q0_reg_i_78__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_79__0
       (.I0(\reg_2116_reg[7] [0]),
        .I1(clefia_s1_address01),
        .I2(q0_reg_i_175__0_n_0),
        .I3(q0_reg_i_176__0_n_0),
        .I4(ce012),
        .I5(q0_reg_i_152__0_n_0),
        .O(q0_reg_i_79__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_7__0
       (.I0(q0_reg_i_48__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_49__0_n_0),
        .I3(q0_reg_i_50_n_0),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(q0_reg_i_51_n_0),
        .O(q0_reg_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_80
       (.I0(q0_reg_i_177__0_n_0),
        .I1(q0_reg_i_178__0_n_0),
        .I2(\reg_2178_reg[6] [1]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_81
       (.I0(q0_reg_i_179_n_0),
        .I1(q0_reg_i_156_n_0),
        .I2(q0_reg_i_180_n_0),
        .I3(q2_reg_16[11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_20[4]),
        .O(q0_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_82__0
       (.I0(q0_reg_i_181_n_0),
        .I1(q0_reg_i_182__0_n_0),
        .I2(xor_ln124_149_fu_13135_p2[3]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address019_out),
        .I5(clefia_s1_address0110_out),
        .O(q0_reg_i_82__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_83__0
       (.I0(q0_reg_i_184__0_n_0),
        .I1(clefia_s1_address01),
        .I2(\reg_2116_reg[6]_0 [1]),
        .I3(\xor_ln124_5_reg_27435_reg[7] [0]),
        .I4(ce012),
        .I5(q0_reg_i_152__0_n_0),
        .O(q0_reg_i_83__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_84
       (.I0(q0_reg_i_185__0_n_0),
        .I1(q0_reg_i_186__0_n_0),
        .I2(q0_reg_i_187_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_85
       (.I0(q0_reg_i_188_n_0),
        .I1(q0_reg_i_156_n_0),
        .I2(q0_reg_i_189_n_0),
        .I3(q2_reg_16[11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_20[3]),
        .O(q0_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_86__0
       (.I0(q0_reg_i_190__0_n_0),
        .I1(q0_reg_i_191__0_n_0),
        .I2(q0_reg_i_192__0_n_0),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address019_out),
        .I5(clefia_s1_address0110_out),
        .O(q0_reg_i_86__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_87__0
       (.I0(q0_reg_i_193__0_n_0),
        .I1(clefia_s1_address01),
        .I2(q0_reg_i_194_n_0),
        .I3(q0_reg_i_195_n_0),
        .I4(ce012),
        .I5(q0_reg_i_152__0_n_0),
        .O(q0_reg_i_87__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_88
       (.I0(q0_reg_i_196__0_n_0),
        .I1(q0_reg_i_197__0_n_0),
        .I2(q0_reg_i_198_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_89
       (.I0(q0_reg_i_199_n_0),
        .I1(q0_reg_i_156_n_0),
        .I2(q0_reg_i_200_n_0),
        .I3(q2_reg_16[11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_20[2]),
        .O(q0_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_8__0
       (.I0(q0_reg_i_52__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_53__0_n_0),
        .I3(q0_reg_i_54_n_0),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(q0_reg_i_55_n_0),
        .O(q0_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_90
       (.I0(q0_reg_i_201_n_0),
        .I1(p_62_in[1]),
        .I2(xor_ln124_149_fu_13135_p2[1]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address019_out),
        .I5(clefia_s1_address0110_out),
        .O(q0_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_91__0
       (.I0(q0_reg_i_204_n_0),
        .I1(clefia_s1_address01),
        .I2(\reg_2116_reg[6]_0 [0]),
        .I3(q0_reg_i_205_n_0),
        .I4(ce012),
        .I5(q0_reg_i_152__0_n_0),
        .O(q0_reg_i_91__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_92
       (.I0(q0_reg_i_206_n_0),
        .I1(\xor_ln124_158_reg_28979_reg[7] [1]),
        .I2(\reg_2178_reg[6] [0]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_93__0
       (.I0(q0_reg_i_207_n_0),
        .I1(q0_reg_i_156_n_0),
        .I2(q0_reg_i_208_n_0),
        .I3(q2_reg_16[11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_20[1]),
        .O(q0_reg_i_93__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_94__0
       (.I0(\or_ln134_97_reg_29414_reg[7] [0]),
        .I1(p_62_in[0]),
        .I2(q0_reg_i_210_n_0),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address019_out),
        .I5(clefia_s1_address0110_out),
        .O(q0_reg_i_94__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_95__0
       (.I0(q0_reg_i_211_n_0),
        .I1(clefia_s1_address01),
        .I2(q0_reg_i_212_n_0),
        .I3(q0_reg_i_213_n_0),
        .I4(ce012),
        .I5(q0_reg_i_152__0_n_0),
        .O(q0_reg_i_95__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_96
       (.I0(q0_reg_i_214_n_0),
        .I1(\xor_ln124_158_reg_28979_reg[7] [0]),
        .I2(q0_reg_i_215_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_97
       (.I0(q0_reg_i_216_n_0),
        .I1(q0_reg_i_156_n_0),
        .I2(q0_reg_i_217_n_0),
        .I3(q2_reg_16[11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_20[0]),
        .O(q0_reg_i_97_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    q0_reg_i_99
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q2_reg_16[4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q2_reg_16[14]),
        .O(ap_enable_reg_pp0_iter3_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_9__0
       (.I0(q0_reg_i_56__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_57__0_n_0),
        .I3(q0_reg_i_58__0_n_0),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(q0_reg_i_59_n_0),
        .O(q0_reg_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_24
       (.I0(q2_reg_16[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ce012));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_25
       (.I0(q2_reg_16[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address31));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q1_reg_i_26
       (.I0(clefia_s1_address116_out),
        .I1(clefia_s1_address312_out),
        .I2(clefia_s1_address215_out),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address213_out),
        .I5(clefia_s1_address21),
        .O(\ap_CS_fsm_reg[11] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q2_reg
       (.ADDRARDADDR({1'b0,1'b0,q2_reg_i_3_n_0,q2_reg_i_4_n_0,q2_reg_i_5_n_0,q2_reg_i_6_n_0,q2_reg_i_7_n_0,q2_reg_i_8_n_0,q2_reg_i_9_n_0,q2_reg_i_10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q2_reg_DOADO_UNCONNECTED[15:8],q2_reg_0[5:1],\^q2_reg ,q2_reg_0[0]}),
        .DOBDO({NLW_q2_reg_DOBDO_UNCONNECTED[15:8],q2_reg_1}),
        .DOPADOP(NLW_q2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce2),
        .ENBWREN(clefia_s0_ce5),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    q2_reg_i_1
       (.I0(q2_reg_17),
        .I1(clefia_s1_address0114_out),
        .O(clefia_s0_ce2));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_10
       (.I0(q2_reg_i_53_n_0),
        .I1(q2_reg_i_25_n_0),
        .I2(q2_reg_i_54_n_0),
        .I3(q2_reg_i_55_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q2_reg_i_56_n_0),
        .O(q2_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_100
       (.I0(q2_reg_i_183_n_0),
        .I1(\x_assign_162_reg_29878_reg[7] [2]),
        .I2(q2_reg_i_184_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q2_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_101
       (.I0(\xor_ln124_172_reg_29142_reg[7] [4]),
        .I1(q2_reg_i_185_n_0),
        .I2(q2_reg_i_186_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q2_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_102
       (.I0(\xor_ln124_295_reg_30737_reg[7] [5]),
        .I1(q2_reg_i_28_0[5]),
        .I2(or_ln134_133_fu_22223_p3[3]),
        .I3(q3_reg_i_39_0[3]),
        .I4(or_ln134_131_fu_22211_p3[7]),
        .I5(or_ln134_133_fu_22223_p3[4]),
        .O(q2_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_103
       (.I0(x_assign_64_reg_28445[4]),
        .I1(q2_reg_i_37_0[2]),
        .I2(or_ln134_58_fu_9938_p3[5]),
        .I3(q2_reg_i_187_n_0),
        .I4(or_ln134_45_fu_9756_p3[6]),
        .I5(or_ln134_56_fu_9926_p3[5]),
        .O(q2_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_104
       (.I0(x_assign_40_reg_28069[4]),
        .I1(or_ln134_42_fu_7674_p3[5]),
        .I2(q2_reg_i_37_1[2]),
        .I3(q2_reg_i_188_n_0),
        .I4(or_ln134_29_fu_7492_p3[6]),
        .I5(or_ln134_42_fu_7674_p3[4]),
        .O(q2_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_105
       (.I0(x_assign_52_reg_28257[4]),
        .I1(or_ln134_50_fu_8806_p3[5]),
        .I2(or_ln134_49_fu_8800_p3[3]),
        .I3(q2_reg_i_189_n_0),
        .I4(or_ln134_37_fu_8624_p3[4]),
        .I5(or_ln134_50_fu_8806_p3[4]),
        .O(q2_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_106
       (.I0(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I1(q2_reg_i_26_0[4]),
        .I2(or_ln134_19_reg_27903[6]),
        .I3(x_assign_33_reg_27927[4]),
        .I4(q2_reg_i_34_0[2]),
        .I5(q2_reg_i_34_1[2]),
        .O(q2_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_107
       (.I0(or_ln134_12_reg_27787[4]),
        .I1(or_ln134_26_reg_27830[4]),
        .I2(q2_reg_i_38_0[2]),
        .I3(q2_reg_i_190_n_0),
        .I4(\xor_ln124_293_reg_30727_reg[7]_0 [4]),
        .I5(\xor_ln124_60_reg_27867_reg[7]_1 [4]),
        .O(q2_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_108
       (.I0(q2_reg_i_27_0[4]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I2(x_assign_81_reg_28671[4]),
        .I3(or_ln134_51_fu_10876_p3[6]),
        .I4(q2_reg_i_35_0[2]),
        .I5(q2_reg_i_35_1[2]),
        .O(p_61_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_109
       (.I0(q2_reg_i_27_1[4]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [4]),
        .I2(or_ln134_61_fu_12020_p3[2]),
        .I3(or_ln134_62_fu_12026_p3[4]),
        .I4(or_ln134_60_fu_12014_p3[4]),
        .I5(or_ln134_62_fu_12026_p3[6]),
        .O(q2_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_110
       (.I0(p_64_in[4]),
        .I1(\x_assign_162_reg_29878_reg[7] [1]),
        .I2(q2_reg_i_192_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q2_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_111
       (.I0(\xor_ln124_172_reg_29142_reg[7] [3]),
        .I1(q2_reg_i_193_n_0),
        .I2(\reg_2138_reg[4] [1]),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q2_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_112
       (.I0(\xor_ln124_295_reg_30737_reg[7] [4]),
        .I1(q2_reg_i_28_0[4]),
        .I2(or_ln134_133_fu_22223_p3[2]),
        .I3(q3_reg_i_39_0[2]),
        .I4(or_ln134_131_fu_22211_p3[6]),
        .I5(x_assign_201_reg_30464[4]),
        .O(xor_ln124_279_fu_22337_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_113
       (.I0(x_assign_40_reg_28069[3]),
        .I1(q3_reg_i_44_0[2]),
        .I2(q2_reg_i_37_1[1]),
        .I3(q2_reg_i_194_n_0),
        .I4(q2_reg_i_41_0[3]),
        .I5(or_ln134_42_fu_7674_p3[3]),
        .O(q2_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_114
       (.I0(x_assign_52_reg_28257[3]),
        .I1(q2_reg_i_41_1[2]),
        .I2(or_ln134_49_fu_8800_p3[2]),
        .I3(q2_reg_i_195_n_0),
        .I4(x_assign_57_reg_28295[3]),
        .I5(or_ln134_50_fu_8806_p3[3]),
        .O(q2_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_115
       (.I0(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I1(q2_reg_i_26_0[3]),
        .I2(\xor_ln124_78_reg_28039_reg[3] [3]),
        .I3(x_assign_33_reg_27927[3]),
        .I4(q2_reg_i_34_0[1]),
        .I5(q2_reg_i_34_1[1]),
        .O(p_60_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_116
       (.I0(or_ln134_12_reg_27787[3]),
        .I1(x_assign_36_reg_27803[2]),
        .I2(q2_reg_i_38_0[1]),
        .I3(q2_reg_i_196_n_0),
        .I4(\xor_ln124_293_reg_30727_reg[7]_0 [3]),
        .I5(\xor_ln124_60_reg_27867_reg[7]_1 [3]),
        .O(q2_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_117
       (.I0(q2_reg_i_27_0[3]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I2(x_assign_81_reg_28671[3]),
        .I3(q0_reg_i_49__0_0[3]),
        .I4(q2_reg_i_35_0[1]),
        .I5(q2_reg_i_35_1[1]),
        .O(q2_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_118
       (.I0(q2_reg_i_27_1[3]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [3]),
        .I2(or_ln134_61_fu_12020_p3[1]),
        .I3(or_ln134_62_fu_12026_p3[3]),
        .I4(x_assign_91_reg_28843[3]),
        .I5(\xor_ln124_156_reg_28969_reg[3] [3]),
        .O(q2_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_119
       (.I0(q2_reg_i_197_n_0),
        .I1(q2_reg_i_198_n_0),
        .I2(q2_reg_i_199_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q2_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_120
       (.I0(\xor_ln124_172_reg_29142_reg[7] [2]),
        .I1(q2_reg_i_200_n_0),
        .I2(q2_reg_i_201_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q2_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_121
       (.I0(\xor_ln124_295_reg_30737_reg[7] [3]),
        .I1(q2_reg_i_28_0[3]),
        .I2(or_ln134_133_fu_22223_p3[1]),
        .I3(q3_reg_i_39_0[1]),
        .I4(\xor_ln124_302_reg_30584_reg[3] [3]),
        .I5(x_assign_201_reg_30464[3]),
        .O(xor_ln124_279_fu_22337_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_122
       (.I0(x_assign_52_reg_28257[2]),
        .I1(q2_reg_i_41_1[1]),
        .I2(or_ln134_49_fu_8800_p3[1]),
        .I3(q2_reg_i_202_n_0),
        .I4(x_assign_57_reg_28295[2]),
        .I5(or_ln134_50_fu_8806_p3[2]),
        .O(q2_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_123
       (.I0(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I1(q2_reg_i_26_0[2]),
        .I2(\xor_ln124_78_reg_28039_reg[3] [2]),
        .I3(x_assign_33_reg_27927[2]),
        .I4(q2_reg_i_34_0[0]),
        .I5(q2_reg_i_34_1[0]),
        .O(p_60_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_124
       (.I0(q2_reg_i_27_0[2]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I2(x_assign_81_reg_28671[2]),
        .I3(q0_reg_i_49__0_0[2]),
        .I4(q2_reg_i_35_0[0]),
        .I5(q2_reg_i_35_1[0]),
        .O(q2_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_125
       (.I0(q2_reg_i_27_1[2]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [2]),
        .I2(or_ln134_61_fu_12020_p3[0]),
        .I3(or_ln134_62_fu_12026_p3[2]),
        .I4(x_assign_91_reg_28843[2]),
        .I5(\xor_ln124_156_reg_28969_reg[3] [2]),
        .O(p_55_in[2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_126
       (.I0(p_64_in[2]),
        .I1(\x_assign_162_reg_29878_reg[7] [0]),
        .I2(p_63_in[2]),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q2_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_127
       (.I0(q2_reg_i_205_n_0),
        .I1(\x_assign_126_reg_29315_reg[6] [1]),
        .I2(q2_reg_i_206_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q2_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_128
       (.I0(\xor_ln124_295_reg_30737_reg[7] [2]),
        .I1(q2_reg_i_28_0[2]),
        .I2(or_ln134_133_fu_22223_p3[0]),
        .I3(q3_reg_i_39_0[0]),
        .I4(\xor_ln124_302_reg_30584_reg[3] [2]),
        .I5(x_assign_201_reg_30464[2]),
        .O(q2_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_129
       (.I0(x_assign_40_reg_28069[1]),
        .I1(q3_reg_i_44_0[0]),
        .I2(x_assign_63_reg_28171[0]),
        .I3(q2_reg_i_207_n_0),
        .I4(q2_reg_i_41_0[1]),
        .I5(or_ln134_42_fu_7674_p3[1]),
        .O(q2_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_130
       (.I0(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I1(q2_reg_i_26_0[1]),
        .I2(\xor_ln124_78_reg_28039_reg[3] [1]),
        .I3(x_assign_33_reg_27927[1]),
        .I4(x_assign_33_reg_27927[7]),
        .I5(x_assign_30_reg_27909[7]),
        .O(q2_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_131
       (.I0(q2_reg_i_27_0[1]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I2(x_assign_81_reg_28671[1]),
        .I3(q0_reg_i_49__0_0[1]),
        .I4(x_assign_78_reg_28649[7]),
        .I5(x_assign_81_reg_28671[7]),
        .O(q2_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_132
       (.I0(q2_reg_i_27_1[1]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [1]),
        .I2(x_assign_93_reg_28859[5]),
        .I3(or_ln134_62_fu_12026_p3[1]),
        .I4(x_assign_91_reg_28843[1]),
        .I5(\xor_ln124_156_reg_28969_reg[3] [1]),
        .O(q2_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_133
       (.I0(p_64_in[1]),
        .I1(q2_reg_i_209_n_0),
        .I2(q2_reg_i_210_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q2_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_134
       (.I0(\xor_ln124_172_reg_29142_reg[7] [1]),
        .I1(\x_assign_126_reg_29315_reg[6] [0]),
        .I2(\reg_2138_reg[4] [0]),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q2_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_135
       (.I0(\xor_ln124_295_reg_30737_reg[7] [1]),
        .I1(q2_reg_i_28_0[1]),
        .I2(x_assign_201_reg_30464[6]),
        .I3(x_assign_198_reg_30442[7]),
        .I4(\xor_ln124_302_reg_30584_reg[3] [1]),
        .I5(x_assign_201_reg_30464[1]),
        .O(q2_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_136
       (.I0(x_assign_64_reg_28445[0]),
        .I1(x_assign_87_reg_28547[4]),
        .I2(or_ln134_58_fu_9938_p3[1]),
        .I3(q2_reg_i_211_n_0),
        .I4(\xor_ln124_126_reg_28603_reg[3] [0]),
        .I5(or_ln134_56_fu_9926_p3[1]),
        .O(q2_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_137
       (.I0(x_assign_40_reg_28069[0]),
        .I1(or_ln134_42_fu_7674_p3[1]),
        .I2(x_assign_63_reg_28171[4]),
        .I3(q2_reg_i_212_n_0),
        .I4(q2_reg_i_41_0[0]),
        .I5(or_ln134_42_fu_7674_p3[0]),
        .O(q2_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_138
       (.I0(x_assign_52_reg_28257[0]),
        .I1(or_ln134_50_fu_8806_p3[1]),
        .I2(x_assign_75_reg_28359),
        .I3(q2_reg_i_213_n_0),
        .I4(x_assign_57_reg_28295[0]),
        .I5(or_ln134_50_fu_8806_p3[0]),
        .O(q2_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_139
       (.I0(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I1(q2_reg_i_26_0[0]),
        .I2(\xor_ln124_78_reg_28039_reg[3] [0]),
        .I3(x_assign_33_reg_27927[0]),
        .I4(x_assign_33_reg_27927[6]),
        .I5(x_assign_30_reg_27909[6]),
        .O(q2_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_140
       (.I0(q2_reg_i_27_0[0]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I2(x_assign_81_reg_28671[0]),
        .I3(q0_reg_i_49__0_0[0]),
        .I4(x_assign_78_reg_28649[6]),
        .I5(x_assign_81_reg_28671[6]),
        .O(p_61_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_141
       (.I0(q2_reg_i_27_1[0]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [0]),
        .I2(x_assign_93_reg_28859[4]),
        .I3(or_ln134_62_fu_12026_p3[0]),
        .I4(x_assign_91_reg_28843[0]),
        .I5(\xor_ln124_156_reg_28969_reg[3] [0]),
        .O(p_55_in[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_142
       (.I0(p_64_in[0]),
        .I1(q2_reg_i_215_n_0),
        .I2(p_63_in[0]),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q2_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_143
       (.I0(\xor_ln124_172_reg_29142_reg[7] [0]),
        .I1(q2_reg_i_217_n_0),
        .I2(q2_reg_i_218_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q2_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_144
       (.I0(\xor_ln124_295_reg_30737_reg[7] [0]),
        .I1(q2_reg_i_28_0[0]),
        .I2(x_assign_201_reg_30464[5]),
        .I3(x_assign_198_reg_30442[6]),
        .I4(\xor_ln124_302_reg_30584_reg[3] [0]),
        .I5(x_assign_201_reg_30464[0]),
        .O(q2_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_148
       (.I0(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I1(q2_reg_i_58_0[7]),
        .I2(or_ln134_37_fu_8624_p3[5]),
        .I3(or_ln134_38_fu_8630_p3[7]),
        .I4(x_assign_55_reg_28279[7]),
        .I5(or_ln134_38_fu_8630_p3[1]),
        .O(p_43_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_149
       (.I0(q2_reg_i_58[7]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [7]),
        .I2(or_ln134_29_fu_7492_p3[7]),
        .I3(or_ln134_30_fu_7498_p3[5]),
        .I4(x_assign_42_reg_28085[5]),
        .I5(x_assign_43_reg_28091[7]),
        .O(p_45_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_151
       (.I0(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I1(q2_reg_i_58_0[6]),
        .I2(or_ln134_37_fu_8624_p3[4]),
        .I3(or_ln134_38_fu_8630_p3[6]),
        .I4(x_assign_55_reg_28279[6]),
        .I5(or_ln134_38_fu_8630_p3[0]),
        .O(\reg_2146_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_152
       (.I0(q2_reg_i_58[6]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [6]),
        .I2(or_ln134_29_fu_7492_p3[6]),
        .I3(or_ln134_30_fu_7498_p3[4]),
        .I4(x_assign_42_reg_28085[4]),
        .I5(x_assign_43_reg_28091[6]),
        .O(p_45_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_154
       (.I0(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I1(q2_reg_i_58_0[5]),
        .I2(or_ln134_37_fu_8624_p3[3]),
        .I3(or_ln134_38_fu_8630_p3[5]),
        .I4(x_assign_55_reg_28279[5]),
        .I5(or_ln134_38_fu_8630_p3[7]),
        .O(p_43_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_155
       (.I0(q2_reg_i_58[5]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [5]),
        .I2(or_ln134_29_fu_7492_p3[5]),
        .I3(or_ln134_30_fu_7498_p3[3]),
        .I4(or_ln134_30_fu_7498_p3[5]),
        .I5(x_assign_43_reg_28091[5]),
        .O(\xor_ln124_29_reg_27616_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_157
       (.I0(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I1(q2_reg_i_58_0[4]),
        .I2(or_ln134_37_fu_8624_p3[2]),
        .I3(or_ln134_38_fu_8630_p3[4]),
        .I4(x_assign_55_reg_28279[4]),
        .I5(or_ln134_38_fu_8630_p3[6]),
        .O(\reg_2146_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_158
       (.I0(q2_reg_i_58[4]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [4]),
        .I2(or_ln134_29_fu_7492_p3[4]),
        .I3(or_ln134_30_fu_7498_p3[2]),
        .I4(or_ln134_30_fu_7498_p3[4]),
        .I5(x_assign_43_reg_28091[4]),
        .O(p_45_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_160
       (.I0(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I1(q2_reg_i_58_0[3]),
        .I2(or_ln134_37_fu_8624_p3[1]),
        .I3(or_ln134_38_fu_8630_p3[3]),
        .I4(x_assign_55_reg_28279[3]),
        .I5(q3_reg_i_44_1[3]),
        .O(\reg_2146_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_161
       (.I0(q2_reg_i_58[3]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [3]),
        .I2(or_ln134_29_fu_7492_p3[3]),
        .I3(or_ln134_30_fu_7498_p3[1]),
        .I4(x_assign_42_reg_28085[3]),
        .I5(x_assign_43_reg_28091[3]),
        .O(\xor_ln124_29_reg_27616_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_163
       (.I0(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I1(q2_reg_i_58_0[2]),
        .I2(or_ln134_37_fu_8624_p3[0]),
        .I3(or_ln134_38_fu_8630_p3[2]),
        .I4(x_assign_55_reg_28279[2]),
        .I5(q3_reg_i_44_1[2]),
        .O(\reg_2146_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_164
       (.I0(q2_reg_i_58[2]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [2]),
        .I2(or_ln134_29_fu_7492_p3[2]),
        .I3(or_ln134_30_fu_7498_p3[0]),
        .I4(x_assign_42_reg_28085[2]),
        .I5(x_assign_43_reg_28091[2]),
        .O(\xor_ln124_29_reg_27616_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_166
       (.I0(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I1(q2_reg_i_58_0[1]),
        .I2(x_assign_57_reg_28295[5]),
        .I3(or_ln134_38_fu_8630_p3[1]),
        .I4(x_assign_55_reg_28279[1]),
        .I5(q3_reg_i_44_1[1]),
        .O(\reg_2146_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_167
       (.I0(q2_reg_i_58[1]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [1]),
        .I2(or_ln134_29_fu_7492_p3[1]),
        .I3(x_assign_42_reg_28085[5]),
        .I4(x_assign_42_reg_28085[1]),
        .I5(x_assign_43_reg_28091[1]),
        .O(p_45_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_169
       (.I0(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I1(q2_reg_i_58_0[0]),
        .I2(x_assign_57_reg_28295[4]),
        .I3(or_ln134_38_fu_8630_p3[0]),
        .I4(x_assign_55_reg_28279[0]),
        .I5(q3_reg_i_44_1[0]),
        .O(p_43_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_170
       (.I0(q2_reg_i_58[0]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [0]),
        .I2(or_ln134_29_fu_7492_p3[0]),
        .I3(x_assign_42_reg_28085[4]),
        .I4(x_assign_42_reg_28085[0]),
        .I5(x_assign_43_reg_28091[0]),
        .O(p_45_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_171
       (.I0(\xor_ln124_295_reg_30737_reg[7] [7]),
        .I1(q2_reg_i_84_0[7]),
        .I2(x_assign_189_reg_30276[7]),
        .I3(or_ln134_123_fu_21079_p3[1]),
        .I4(x_assign_186_reg_30254[5]),
        .I5(x_assign_189_reg_30276[5]),
        .O(q2_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_172
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [7]),
        .I1(q2_reg_i_84_1[7]),
        .I2(or_ln134_115_fu_19947_p3[1]),
        .I3(x_assign_177_reg_30088[7]),
        .I4(x_assign_174_reg_30066[5]),
        .I5(x_assign_177_reg_30088[5]),
        .O(q2_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_173
       (.I0(or_ln134_83_fu_15573_p3[5]),
        .I1(x_assign_144_reg_29392[3]),
        .I2(\xor_ln124_295_reg_30737_reg[7] [7]),
        .I3(q2_reg_i_220_n_0),
        .I4(or_ln134_84_fu_15579_p3[7]),
        .I5(x_assign_146_reg_29403[6]),
        .O(q2_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_174
       (.I0(or_ln134_92_fu_16557_p3[1]),
        .I1(x_assign_156_reg_29550[3]),
        .I2(x_assign_158_reg_29572[6]),
        .I3(q2_reg_i_221_n_0),
        .I4(x_assign_138_reg_29502[5]),
        .I5(or_ln134_103_fu_16727_p3[6]),
        .O(q2_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_175
       (.I0(or_ln134_48_fu_8794_p3[7]),
        .I1(\xor_ln124_110_reg_28415_reg[7] [6]),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [6]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [6]),
        .I4(x_assign_52_reg_28257[4]),
        .I5(x_assign_55_reg_28279[4]),
        .O(q2_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_176
       (.I0(\xor_ln124_295_reg_30737_reg[7] [6]),
        .I1(q2_reg_i_84_0[6]),
        .I2(x_assign_189_reg_30276[6]),
        .I3(or_ln134_123_fu_21079_p3[0]),
        .I4(x_assign_186_reg_30254[4]),
        .I5(x_assign_189_reg_30276[4]),
        .O(q2_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_177
       (.I0(or_ln134_108_fu_18821_p3[6]),
        .I1(x_assign_182_reg_29948[6]),
        .I2(or_ln134_119_fu_18991_p3[5]),
        .I3(q2_reg_i_222_n_0),
        .I4(\xor_ln124_236_reg_29822_reg[7]_0 [6]),
        .I5(x_assign_182_reg_29948[5]),
        .O(q2_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_178
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [6]),
        .I1(q2_reg_i_84_1[6]),
        .I2(or_ln134_115_fu_19947_p3[0]),
        .I3(x_assign_177_reg_30088[6]),
        .I4(x_assign_174_reg_30066[4]),
        .I5(x_assign_177_reg_30088[4]),
        .O(p_63_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_179
       (.I0(or_ln134_92_fu_16557_p3[0]),
        .I1(or_ln134_106_fu_16745_p3[6]),
        .I2(x_assign_158_reg_29572[5]),
        .I3(q2_reg_i_223_n_0),
        .I4(x_assign_138_reg_29502[4]),
        .I5(or_ln134_103_fu_16727_p3[5]),
        .O(q2_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_180
       (.I0(or_ln134_58_fu_9938_p3[5]),
        .I1(\xor_ln124_126_reg_28603_reg[7]_0 [5]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [5]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [5]),
        .I4(\xor_ln124_124_reg_28593_reg[5] [3]),
        .I5(\xor_ln124_124_reg_28593_reg[5]_0 [3]),
        .O(q2_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_181
       (.I0(or_ln134_48_fu_8794_p3[6]),
        .I1(\xor_ln124_110_reg_28415_reg[7] [5]),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [5]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [5]),
        .I4(\xor_ln124_108_reg_28405_reg[5] [3]),
        .I5(\xor_ln124_108_reg_28405_reg[5]_0 [3]),
        .O(q2_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_182
       (.I0(x_assign_38_reg_27814[5]),
        .I1(or_ln134_12_reg_27787[7]),
        .I2(\xor_ln124_124_reg_28593_reg[7] [5]),
        .I3(or_ln134_14_fu_4921_p3[5]),
        .I4(or_ln134_11_fu_5378_p3[3]),
        .I5(\xor_ln124_60_reg_27867_reg[7]_0 [5]),
        .O(q2_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_183
       (.I0(\xor_ln124_295_reg_30737_reg[7] [5]),
        .I1(q2_reg_i_84_0[5]),
        .I2(x_assign_189_reg_30276[5]),
        .I3(or_ln134_123_fu_21079_p3[7]),
        .I4(q2_reg_i_100_0[3]),
        .I5(q2_reg_i_100_1[3]),
        .O(q2_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_184
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [5]),
        .I1(q2_reg_i_84_1[5]),
        .I2(or_ln134_115_fu_19947_p3[7]),
        .I3(x_assign_177_reg_30088[5]),
        .I4(q2_reg_i_100_2[3]),
        .I5(q2_reg_i_100_3[3]),
        .O(q2_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_185
       (.I0(or_ln134_83_fu_15573_p3[3]),
        .I1(or_ln134_98_reg_29419[5]),
        .I2(\xor_ln124_295_reg_30737_reg[7] [5]),
        .I3(q2_reg_i_224_n_0),
        .I4(or_ln134_84_fu_15579_p3[5]),
        .I5(x_assign_146_reg_29403[4]),
        .O(q2_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_186
       (.I0(or_ln134_92_fu_16557_p3[7]),
        .I1(or_ln134_106_fu_16745_p3[5]),
        .I2(x_assign_158_reg_29572[4]),
        .I3(q2_reg_i_225_n_0),
        .I4(or_ln134_94_fu_16569_p3[5]),
        .I5(or_ln134_103_fu_16727_p3[4]),
        .O(q2_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_187
       (.I0(or_ln134_58_fu_9938_p3[4]),
        .I1(\xor_ln124_126_reg_28603_reg[7]_0 [4]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [4]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [4]),
        .I4(\xor_ln124_124_reg_28593_reg[5] [2]),
        .I5(\xor_ln124_124_reg_28593_reg[5]_0 [2]),
        .O(q2_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_188
       (.I0(or_ln134_40_fu_7662_p3[5]),
        .I1(\xor_ln124_94_reg_28227_reg[7] [4]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [4]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [4]),
        .I4(\xor_ln124_94_reg_28227_reg[5] [2]),
        .I5(\xor_ln124_94_reg_28227_reg[5]_0 [2]),
        .O(q2_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_189
       (.I0(or_ln134_48_fu_8794_p3[5]),
        .I1(\xor_ln124_110_reg_28415_reg[7] [4]),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [4]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [4]),
        .I4(\xor_ln124_108_reg_28405_reg[5] [2]),
        .I5(\xor_ln124_108_reg_28405_reg[5]_0 [2]),
        .O(q2_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_190
       (.I0(x_assign_38_reg_27814[4]),
        .I1(or_ln134_12_reg_27787[6]),
        .I2(\xor_ln124_124_reg_28593_reg[7] [4]),
        .I3(or_ln134_14_fu_4921_p3[4]),
        .I4(or_ln134_11_fu_5378_p3[2]),
        .I5(\xor_ln124_60_reg_27867_reg[7]_0 [4]),
        .O(q2_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_191
       (.I0(\xor_ln124_295_reg_30737_reg[7] [4]),
        .I1(q2_reg_i_84_0[4]),
        .I2(x_assign_189_reg_30276[4]),
        .I3(or_ln134_123_fu_21079_p3[6]),
        .I4(q2_reg_i_100_0[2]),
        .I5(q2_reg_i_100_1[2]),
        .O(p_64_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_192
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [4]),
        .I1(q2_reg_i_84_1[4]),
        .I2(or_ln134_115_fu_19947_p3[6]),
        .I3(x_assign_177_reg_30088[4]),
        .I4(q2_reg_i_100_2[2]),
        .I5(q2_reg_i_100_3[2]),
        .O(q2_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_193
       (.I0(or_ln134_83_fu_15573_p3[2]),
        .I1(or_ln134_98_reg_29419[4]),
        .I2(\xor_ln124_295_reg_30737_reg[7] [4]),
        .I3(q2_reg_i_226_n_0),
        .I4(or_ln134_84_fu_15579_p3[4]),
        .I5(q2_reg_i_111_0[2]),
        .O(q2_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_194
       (.I0(q3_reg_i_125__0_0[2]),
        .I1(\xor_ln124_94_reg_28227_reg[7] [3]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [3]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [3]),
        .I4(\xor_ln124_94_reg_28227_reg[5] [1]),
        .I5(\xor_ln124_94_reg_28227_reg[5]_0 [1]),
        .O(q2_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_195
       (.I0(q2_reg_i_114_0[2]),
        .I1(\xor_ln124_110_reg_28415_reg[7] [3]),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [3]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [3]),
        .I4(\xor_ln124_108_reg_28405_reg[5] [1]),
        .I5(\xor_ln124_108_reg_28405_reg[5]_0 [1]),
        .O(q2_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_196
       (.I0(x_assign_38_reg_27814[3]),
        .I1(q2_reg_i_116_0[3]),
        .I2(\xor_ln124_124_reg_28593_reg[7] [3]),
        .I3(x_assign_18_reg_27746[3]),
        .I4(or_ln134_11_fu_5378_p3[1]),
        .I5(\xor_ln124_60_reg_27867_reg[7]_0 [3]),
        .O(q2_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_197
       (.I0(\xor_ln124_295_reg_30737_reg[7] [3]),
        .I1(q2_reg_i_84_0[3]),
        .I2(x_assign_189_reg_30276[3]),
        .I3(\xor_ln124_286_reg_30396_reg[3] [3]),
        .I4(q2_reg_i_100_0[1]),
        .I5(q2_reg_i_100_1[1]),
        .O(q2_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_198
       (.I0(or_ln134_108_fu_18821_p3[3]),
        .I1(x_assign_182_reg_29948[3]),
        .I2(or_ln134_119_fu_18991_p3[2]),
        .I3(q2_reg_i_227_n_0),
        .I4(\xor_ln124_236_reg_29822_reg[7]_0 [3]),
        .I5(\xor_ln124_252_reg_30010_reg[4] [1]),
        .O(q2_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_199
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [3]),
        .I1(q2_reg_i_84_1[3]),
        .I2(\xor_ln124_270_reg_30208_reg[3] [3]),
        .I3(x_assign_177_reg_30088[3]),
        .I4(q2_reg_i_100_2[1]),
        .I5(q2_reg_i_100_3[1]),
        .O(q2_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_200
       (.I0(or_ln134_83_fu_15573_p3[1]),
        .I1(x_assign_144_reg_29392[2]),
        .I2(\xor_ln124_295_reg_30737_reg[7] [3]),
        .I3(q2_reg_i_228_n_0),
        .I4(or_ln134_84_fu_15579_p3[3]),
        .I5(q2_reg_i_111_0[1]),
        .O(q2_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_201
       (.I0(q2_reg_i_120_0[3]),
        .I1(x_assign_156_reg_29550[2]),
        .I2(\xor_ln124_220_reg_29634_reg[4] [1]),
        .I3(q2_reg_i_229_n_0),
        .I4(x_assign_138_reg_29502[3]),
        .I5(or_ln134_103_fu_16727_p3[2]),
        .O(q2_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_202
       (.I0(q2_reg_i_114_0[1]),
        .I1(\xor_ln124_110_reg_28415_reg[7] [2]),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [2]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [2]),
        .I4(\xor_ln124_108_reg_28405_reg[5] [0]),
        .I5(\xor_ln124_108_reg_28405_reg[5]_0 [0]),
        .O(q2_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_203
       (.I0(\xor_ln124_295_reg_30737_reg[7] [2]),
        .I1(q2_reg_i_84_0[2]),
        .I2(x_assign_189_reg_30276[2]),
        .I3(\xor_ln124_286_reg_30396_reg[3] [2]),
        .I4(q2_reg_i_100_0[0]),
        .I5(q2_reg_i_100_1[0]),
        .O(p_64_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_204
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [2]),
        .I1(q2_reg_i_84_1[2]),
        .I2(\xor_ln124_270_reg_30208_reg[3] [2]),
        .I3(x_assign_177_reg_30088[2]),
        .I4(q2_reg_i_100_2[0]),
        .I5(q2_reg_i_100_3[0]),
        .O(p_63_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_205
       (.I0(\xor_ln124_236_reg_29822_reg[3]_0 [2]),
        .I1(x_assign_168_reg_29738[1]),
        .I2(\xor_ln124_236_reg_29822_reg[4]_0 [0]),
        .I3(q2_reg_i_230_n_0),
        .I4(\xor_ln124_236_reg_29822_reg[3] [2]),
        .I5(\xor_ln124_236_reg_29822_reg[4] [0]),
        .O(q2_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_206
       (.I0(q2_reg_i_120_0[2]),
        .I1(x_assign_156_reg_29550[1]),
        .I2(\xor_ln124_220_reg_29634_reg[4] [0]),
        .I3(q2_reg_i_231_n_0),
        .I4(x_assign_138_reg_29502[2]),
        .I5(or_ln134_103_fu_16727_p3[1]),
        .O(q2_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_207
       (.I0(q3_reg_i_125__0_0[0]),
        .I1(\xor_ln124_94_reg_28227_reg[7] [1]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [1]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [1]),
        .I4(x_assign_43_reg_28091[7]),
        .I5(x_assign_40_reg_28069[7]),
        .O(q2_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_208
       (.I0(\xor_ln124_295_reg_30737_reg[7] [1]),
        .I1(q2_reg_i_84_0[1]),
        .I2(x_assign_189_reg_30276[1]),
        .I3(\xor_ln124_286_reg_30396_reg[3] [1]),
        .I4(x_assign_186_reg_30254[7]),
        .I5(x_assign_189_reg_30276[7]),
        .O(p_64_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_209
       (.I0(or_ln134_108_fu_18821_p3[1]),
        .I1(x_assign_182_reg_29948[1]),
        .I2(or_ln134_119_fu_18991_p3[0]),
        .I3(q2_reg_i_232_n_0),
        .I4(\xor_ln124_236_reg_29822_reg[7]_0 [1]),
        .I5(x_assign_182_reg_29948[0]),
        .O(q2_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_210
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [1]),
        .I1(q2_reg_i_84_1[1]),
        .I2(\xor_ln124_270_reg_30208_reg[3] [1]),
        .I3(x_assign_177_reg_30088[1]),
        .I4(x_assign_174_reg_30066[7]),
        .I5(x_assign_177_reg_30088[7]),
        .O(q2_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_211
       (.I0(or_ln134_58_fu_9938_p3[0]),
        .I1(\xor_ln124_126_reg_28603_reg[7]_0 [0]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [0]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [0]),
        .I4(x_assign_64_reg_28445[6]),
        .I5(x_assign_67_reg_28467[6]),
        .O(q2_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_212
       (.I0(or_ln134_40_fu_7662_p3[1]),
        .I1(\xor_ln124_94_reg_28227_reg[7] [0]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [0]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [0]),
        .I4(x_assign_43_reg_28091[6]),
        .I5(x_assign_40_reg_28069[6]),
        .O(q2_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_213
       (.I0(or_ln134_48_fu_8794_p3[1]),
        .I1(\xor_ln124_110_reg_28415_reg[7] [0]),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [0]),
        .I3(\xor_ln124_126_reg_28603_reg[7] [0]),
        .I4(x_assign_52_reg_28257[6]),
        .I5(x_assign_55_reg_28279[6]),
        .O(q2_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_214
       (.I0(\xor_ln124_295_reg_30737_reg[7] [0]),
        .I1(q2_reg_i_84_0[0]),
        .I2(x_assign_189_reg_30276[0]),
        .I3(\xor_ln124_286_reg_30396_reg[3] [0]),
        .I4(x_assign_186_reg_30254[6]),
        .I5(x_assign_189_reg_30276[6]),
        .O(p_64_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_215
       (.I0(or_ln134_108_fu_18821_p3[0]),
        .I1(x_assign_182_reg_29948[0]),
        .I2(x_assign_181_reg_29932),
        .I3(q2_reg_i_233_n_0),
        .I4(\xor_ln124_236_reg_29822_reg[7]_0 [0]),
        .I5(x_assign_182_reg_29948[7]),
        .O(q2_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_216
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [0]),
        .I1(q2_reg_i_84_1[0]),
        .I2(\xor_ln124_270_reg_30208_reg[3] [0]),
        .I3(x_assign_177_reg_30088[0]),
        .I4(x_assign_174_reg_30066[6]),
        .I5(x_assign_177_reg_30088[6]),
        .O(p_63_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_217
       (.I0(x_assign_124_reg_29299[4]),
        .I1(or_ln134_98_reg_29419[0]),
        .I2(\xor_ln124_295_reg_30737_reg[7] [0]),
        .I3(q2_reg_i_234_n_0),
        .I4(or_ln134_84_fu_15579_p3[0]),
        .I5(x_assign_146_reg_29403[7]),
        .O(q2_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_218
       (.I0(q2_reg_i_120_0[0]),
        .I1(or_ln134_106_fu_16745_p3[0]),
        .I2(x_assign_158_reg_29572[7]),
        .I3(q2_reg_i_235_n_0),
        .I4(x_assign_138_reg_29502[0]),
        .I5(x_assign_157_reg_29556),
        .O(q2_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_220
       (.I0(x_assign_146_reg_29403[7]),
        .I1(x_assign_126_reg_29315[7]),
        .I2(\xor_ln124_110_reg_28415_reg[7] [7]),
        .I3(q2_reg_i_173_0[7]),
        .I4(q2_reg_i_173_1[7]),
        .I5(or_ln134_84_fu_15579_p3[1]),
        .O(q2_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_221
       (.I0(x_assign_158_reg_29572[7]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [7]),
        .I2(q2_reg_i_174_0[7]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [7]),
        .I4(or_ln134_91_fu_16551_p3[5]),
        .I5(or_ln134_92_fu_16557_p3[7]),
        .O(q2_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_222
       (.I0(or_ln134_122_fu_19009_p3[6]),
        .I1(x_assign_162_reg_29878[4]),
        .I2(\xor_ln124_124_reg_28593_reg[7] [6]),
        .I3(or_ln134_108_fu_18821_p3[0]),
        .I4(or_ln134_107_fu_18815_p3[4]),
        .I5(\xor_ln124_252_reg_30010_reg[7] [6]),
        .O(q2_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_223
       (.I0(x_assign_158_reg_29572[6]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [6]),
        .I2(q2_reg_i_174_0[6]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [6]),
        .I4(or_ln134_91_fu_16551_p3[4]),
        .I5(or_ln134_92_fu_16557_p3[6]),
        .O(q2_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_224
       (.I0(x_assign_146_reg_29403[5]),
        .I1(x_assign_126_reg_29315[5]),
        .I2(\xor_ln124_110_reg_28415_reg[7] [5]),
        .I3(q2_reg_i_173_0[5]),
        .I4(q2_reg_i_173_1[5]),
        .I5(or_ln134_84_fu_15579_p3[7]),
        .O(q2_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_225
       (.I0(x_assign_158_reg_29572[5]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [5]),
        .I2(q2_reg_i_174_0[5]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [5]),
        .I4(or_ln134_91_fu_16551_p3[3]),
        .I5(or_ln134_92_fu_16557_p3[5]),
        .O(q2_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_226
       (.I0(x_assign_146_reg_29403[4]),
        .I1(x_assign_126_reg_29315[4]),
        .I2(\xor_ln124_110_reg_28415_reg[7] [4]),
        .I3(q2_reg_i_173_0[4]),
        .I4(q2_reg_i_173_1[4]),
        .I5(or_ln134_84_fu_15579_p3[6]),
        .O(q2_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_227
       (.I0(x_assign_180_reg_29926[2]),
        .I1(x_assign_162_reg_29878[3]),
        .I2(\xor_ln124_124_reg_28593_reg[7] [3]),
        .I3(q3_reg_28[3]),
        .I4(or_ln134_107_fu_18815_p3[1]),
        .I5(\xor_ln124_252_reg_30010_reg[7] [3]),
        .O(q2_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_228
       (.I0(x_assign_146_reg_29403[3]),
        .I1(x_assign_126_reg_29315[3]),
        .I2(\xor_ln124_110_reg_28415_reg[7] [3]),
        .I3(q2_reg_i_173_0[3]),
        .I4(q2_reg_i_173_1[3]),
        .I5(q2_reg_i_200_0[3]),
        .O(q2_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_229
       (.I0(x_assign_158_reg_29572[3]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [3]),
        .I2(q2_reg_i_174_0[3]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [3]),
        .I4(or_ln134_91_fu_16551_p3[1]),
        .I5(or_ln134_92_fu_16557_p3[3]),
        .O(q2_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_230
       (.I0(x_assign_170_reg_29760[2]),
        .I1(\xor_ln124_236_reg_29822_reg[7] [2]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [2]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [2]),
        .I4(or_ln134_99_fu_17683_p3[0]),
        .I5(or_ln134_100_fu_17689_p3[2]),
        .O(q2_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_231
       (.I0(x_assign_158_reg_29572[2]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [2]),
        .I2(q2_reg_i_174_0[2]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [2]),
        .I4(or_ln134_91_fu_16551_p3[0]),
        .I5(or_ln134_92_fu_16557_p3[2]),
        .O(q2_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_232
       (.I0(x_assign_180_reg_29926[0]),
        .I1(x_assign_162_reg_29878[1]),
        .I2(\xor_ln124_124_reg_28593_reg[7] [1]),
        .I3(q3_reg_28[1]),
        .I4(x_assign_160_reg_29862[5]),
        .I5(\xor_ln124_252_reg_30010_reg[7] [1]),
        .O(q2_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_233
       (.I0(or_ln134_122_fu_19009_p3[0]),
        .I1(x_assign_162_reg_29878[0]),
        .I2(\xor_ln124_124_reg_28593_reg[7] [0]),
        .I3(q3_reg_28[0]),
        .I4(x_assign_160_reg_29862[4]),
        .I5(\xor_ln124_252_reg_30010_reg[7] [0]),
        .O(q2_reg_i_233_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_234
       (.I0(x_assign_146_reg_29403[0]),
        .I1(x_assign_126_reg_29315[0]),
        .I2(\xor_ln124_110_reg_28415_reg[7] [0]),
        .I3(q2_reg_i_173_0[0]),
        .I4(q2_reg_i_173_1[0]),
        .I5(q2_reg_i_200_0[0]),
        .O(q2_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q2_reg_i_235
       (.I0(x_assign_158_reg_29572[0]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [0]),
        .I2(q2_reg_i_174_0[0]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [0]),
        .I4(x_assign_136_reg_29486[4]),
        .I5(or_ln134_92_fu_16557_p3[0]),
        .O(q2_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_24
       (.I0(\xor_ln124_62_reg_27872_reg[7] [4]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [3]),
        .I2(\reg_2178_reg[7] [1]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q2_reg_i_24_n_0));
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    q2_reg_i_25
       (.I0(q2_reg_16[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q2_reg_16[13]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q2_reg_16[4]),
        .O(q2_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q2_reg_i_26
       (.I0(p_60_in[7]),
        .I1(ce012),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [7]),
        .I3(\or_ln134_12_reg_27787_reg[1] [4]),
        .I4(clefia_s1_address21),
        .I5(q3_reg_31),
        .O(q2_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_27
       (.I0(\xor_ln124_254_reg_30020_reg[7] [7]),
        .I1(q2_reg_i_82_n_0),
        .I2(p_55_in[7]),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q2_reg_i_27_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_28
       (.I0(q2_reg_i_84_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q2_reg_i_85_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q2_reg_i_86_n_0),
        .O(q2_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_29
       (.I0(\xor_ln124_62_reg_27872_reg[7] [3]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [2]),
        .I2(q2_reg_i_87_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q2_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_3
       (.I0(q2_reg_i_24_n_0),
        .I1(q2_reg_i_25_n_0),
        .I2(q2_reg_i_26_n_0),
        .I3(q2_reg_i_27_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q2_reg_i_28_n_0),
        .O(q2_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q2_reg_i_30
       (.I0(ce012),
        .I1(q2_reg_i_88_n_0),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [6]),
        .I3(\or_ln134_12_reg_27787_reg[1] [3]),
        .I4(clefia_s1_address21),
        .I5(q3_reg_31),
        .O(q2_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_31
       (.I0(\xor_ln124_254_reg_30020_reg[7] [6]),
        .I1(p_61_in[6]),
        .I2(q2_reg_i_90_n_0),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q2_reg_i_31_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_32
       (.I0(q2_reg_i_91_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q2_reg_i_92_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q2_reg_i_93_n_0),
        .O(q2_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_33
       (.I0(q2_reg_i_94_n_0),
        .I1(\xor_ln124_30_reg_27622_reg[7] [1]),
        .I2(q2_reg_i_95_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q2_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q2_reg_i_34
       (.I0(ce012),
        .I1(q2_reg_i_96_n_0),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [5]),
        .I3(q2_reg_i_97_n_0),
        .I4(clefia_s1_address21),
        .I5(q3_reg_31),
        .O(q2_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_35
       (.I0(\xor_ln124_254_reg_30020_reg[7] [5]),
        .I1(p_61_in[5]),
        .I2(p_55_in[5]),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q2_reg_i_35_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_36
       (.I0(q2_reg_i_100_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q2_reg_i_101_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q2_reg_i_102_n_0),
        .O(q2_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_37
       (.I0(q2_reg_i_103_n_0),
        .I1(q2_reg_i_104_n_0),
        .I2(q2_reg_i_105_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q2_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q2_reg_i_38
       (.I0(ce012),
        .I1(q2_reg_i_106_n_0),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [4]),
        .I3(q2_reg_i_107_n_0),
        .I4(clefia_s1_address21),
        .I5(q3_reg_31),
        .O(q2_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_39
       (.I0(\xor_ln124_254_reg_30020_reg[7] [4]),
        .I1(p_61_in[4]),
        .I2(q2_reg_i_109_n_0),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q2_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_4
       (.I0(q2_reg_i_29_n_0),
        .I1(q2_reg_i_25_n_0),
        .I2(q2_reg_i_30_n_0),
        .I3(q2_reg_i_31_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q2_reg_i_32_n_0),
        .O(q2_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_40
       (.I0(q2_reg_i_110_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q2_reg_i_111_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(xor_ln124_279_fu_22337_p2[4]),
        .O(q2_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_41
       (.I0(\xor_ln124_62_reg_27872_reg[7] [2]),
        .I1(q2_reg_i_113_n_0),
        .I2(q2_reg_i_114_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q2_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q2_reg_i_42
       (.I0(p_60_in[3]),
        .I1(ce012),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [3]),
        .I3(q2_reg_i_116_n_0),
        .I4(clefia_s1_address21),
        .I5(q3_reg_31),
        .O(q2_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_43
       (.I0(\xor_ln124_254_reg_30020_reg[7] [3]),
        .I1(q2_reg_i_117_n_0),
        .I2(q2_reg_i_118_n_0),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q2_reg_i_43_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q2_reg_i_44
       (.I0(q2_reg_i_119_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q2_reg_i_120_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(xor_ln124_279_fu_22337_p2[3]),
        .O(q2_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_45
       (.I0(\xor_ln124_62_reg_27872_reg[7] [1]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [0]),
        .I2(q2_reg_i_122_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q2_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q2_reg_i_46
       (.I0(p_60_in[2]),
        .I1(ce012),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [2]),
        .I3(\or_ln134_12_reg_27787_reg[1] [2]),
        .I4(clefia_s1_address21),
        .I5(q3_reg_31),
        .O(q2_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_47
       (.I0(\xor_ln124_254_reg_30020_reg[7] [2]),
        .I1(q2_reg_i_124_n_0),
        .I2(p_55_in[2]),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q2_reg_i_47_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_48
       (.I0(q2_reg_i_126_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q2_reg_i_127_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q2_reg_i_128_n_0),
        .O(q2_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_49
       (.I0(\xor_ln124_62_reg_27872_reg[7] [0]),
        .I1(q2_reg_i_129_n_0),
        .I2(\reg_2178_reg[7] [0]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q2_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_5
       (.I0(q2_reg_i_33_n_0),
        .I1(q2_reg_i_25_n_0),
        .I2(q2_reg_i_34_n_0),
        .I3(q2_reg_i_35_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q2_reg_i_36_n_0),
        .O(q2_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q2_reg_i_50
       (.I0(ce012),
        .I1(q2_reg_i_130_n_0),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [1]),
        .I3(\or_ln134_12_reg_27787_reg[1] [1]),
        .I4(clefia_s1_address21),
        .I5(q3_reg_31),
        .O(q2_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_51
       (.I0(\xor_ln124_254_reg_30020_reg[7] [1]),
        .I1(q2_reg_i_131_n_0),
        .I2(q2_reg_i_132_n_0),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q2_reg_i_51_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_52
       (.I0(q2_reg_i_133_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q2_reg_i_134_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q2_reg_i_135_n_0),
        .O(q2_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_53
       (.I0(q2_reg_i_136_n_0),
        .I1(q2_reg_i_137_n_0),
        .I2(q2_reg_i_138_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q2_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q2_reg_i_54
       (.I0(ce012),
        .I1(q2_reg_i_139_n_0),
        .I2(\xor_ln124_110_reg_28415_reg[7]_0 [0]),
        .I3(\or_ln134_12_reg_27787_reg[1] [0]),
        .I4(clefia_s1_address21),
        .I5(q3_reg_31),
        .O(q2_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_55
       (.I0(\xor_ln124_254_reg_30020_reg[7] [0]),
        .I1(p_61_in[0]),
        .I2(p_55_in[0]),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q2_reg_i_55_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q2_reg_i_56
       (.I0(q2_reg_i_142_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q2_reg_i_143_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q2_reg_i_144_n_0),
        .O(q2_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_59
       (.I0(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I1(q2_reg_18[7]),
        .I2(or_ln134_45_fu_9756_p3[7]),
        .I3(or_ln134_46_fu_9762_p3[5]),
        .I4(x_assign_67_reg_28467[7]),
        .I5(x_assign_66_reg_28461[5]),
        .O(\reg_2146_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_6
       (.I0(q2_reg_i_37_n_0),
        .I1(q2_reg_i_25_n_0),
        .I2(q2_reg_i_38_n_0),
        .I3(q2_reg_i_39_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q2_reg_i_40_n_0),
        .O(q2_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_62
       (.I0(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I1(q2_reg_18[6]),
        .I2(or_ln134_45_fu_9756_p3[6]),
        .I3(or_ln134_46_fu_9762_p3[4]),
        .I4(x_assign_67_reg_28467[6]),
        .I5(x_assign_66_reg_28461[4]),
        .O(p_47_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_65
       (.I0(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I1(q2_reg_18[5]),
        .I2(or_ln134_45_fu_9756_p3[5]),
        .I3(or_ln134_46_fu_9762_p3[3]),
        .I4(x_assign_67_reg_28467[5]),
        .I5(or_ln134_46_fu_9762_p3[5]),
        .O(\reg_2146_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_68
       (.I0(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I1(q2_reg_18[4]),
        .I2(or_ln134_45_fu_9756_p3[4]),
        .I3(or_ln134_46_fu_9762_p3[2]),
        .I4(x_assign_67_reg_28467[4]),
        .I5(or_ln134_46_fu_9762_p3[4]),
        .O(\reg_2146_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_7
       (.I0(q2_reg_i_41_n_0),
        .I1(q2_reg_i_25_n_0),
        .I2(q2_reg_i_42_n_0),
        .I3(q2_reg_i_43_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q2_reg_i_44_n_0),
        .O(q2_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_71
       (.I0(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I1(q2_reg_18[3]),
        .I2(or_ln134_45_fu_9756_p3[3]),
        .I3(or_ln134_46_fu_9762_p3[1]),
        .I4(x_assign_67_reg_28467[3]),
        .I5(x_assign_66_reg_28461[3]),
        .O(\reg_2146_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_74
       (.I0(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I1(q2_reg_18[2]),
        .I2(or_ln134_45_fu_9756_p3[2]),
        .I3(or_ln134_46_fu_9762_p3[0]),
        .I4(x_assign_67_reg_28467[2]),
        .I5(x_assign_66_reg_28461[2]),
        .O(\reg_2146_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_77
       (.I0(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I1(q2_reg_18[1]),
        .I2(or_ln134_45_fu_9756_p3[1]),
        .I3(x_assign_66_reg_28461[5]),
        .I4(x_assign_67_reg_28467[1]),
        .I5(x_assign_66_reg_28461[1]),
        .O(p_47_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_8
       (.I0(q2_reg_i_45_n_0),
        .I1(q2_reg_i_25_n_0),
        .I2(q2_reg_i_46_n_0),
        .I3(q2_reg_i_47_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q2_reg_i_48_n_0),
        .O(q2_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_80
       (.I0(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I1(q2_reg_18[0]),
        .I2(or_ln134_45_fu_9756_p3[0]),
        .I3(x_assign_66_reg_28461[4]),
        .I4(x_assign_67_reg_28467[0]),
        .I5(x_assign_66_reg_28461[0]),
        .O(\reg_2146_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_81
       (.I0(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I1(q2_reg_i_26_0[7]),
        .I2(or_ln134_19_reg_27903[1]),
        .I3(x_assign_33_reg_27927[7]),
        .I4(x_assign_33_reg_27927[5]),
        .I5(x_assign_30_reg_27909[5]),
        .O(p_60_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_82
       (.I0(q2_reg_i_27_0[7]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I2(x_assign_81_reg_28671[7]),
        .I3(or_ln134_51_fu_10876_p3[1]),
        .I4(x_assign_78_reg_28649[5]),
        .I5(x_assign_81_reg_28671[5]),
        .O(q2_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_83
       (.I0(q2_reg_i_27_1[7]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [7]),
        .I2(or_ln134_61_fu_12020_p3[5]),
        .I3(or_ln134_62_fu_12026_p3[7]),
        .I4(x_assign_91_reg_28843[5]),
        .I5(or_ln134_62_fu_12026_p3[1]),
        .O(p_55_in[7]));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_84
       (.I0(q2_reg_i_171_n_0),
        .I1(\x_assign_162_reg_29878_reg[7] [3]),
        .I2(q2_reg_i_172_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q2_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_85
       (.I0(\xor_ln124_172_reg_29142_reg[7] [6]),
        .I1(q2_reg_i_173_n_0),
        .I2(q2_reg_i_174_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q2_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_86
       (.I0(\xor_ln124_295_reg_30737_reg[7] [7]),
        .I1(q2_reg_i_28_0[7]),
        .I2(or_ln134_133_fu_22223_p3[4]),
        .I3(x_assign_198_reg_30442[5]),
        .I4(or_ln134_131_fu_22211_p3[1]),
        .I5(x_assign_201_reg_30464[6]),
        .O(q2_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_87
       (.I0(x_assign_52_reg_28257[6]),
        .I1(or_ln134_50_fu_8806_p3[7]),
        .I2(or_ln134_49_fu_8800_p3[5]),
        .I3(q2_reg_i_175_n_0),
        .I4(x_assign_57_reg_28295[4]),
        .I5(or_ln134_50_fu_8806_p3[6]),
        .O(q2_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_88
       (.I0(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I1(q2_reg_i_26_0[6]),
        .I2(or_ln134_19_reg_27903[0]),
        .I3(x_assign_33_reg_27927[6]),
        .I4(x_assign_33_reg_27927[4]),
        .I5(x_assign_30_reg_27909[4]),
        .O(q2_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_89
       (.I0(q2_reg_i_27_0[6]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I2(x_assign_81_reg_28671[6]),
        .I3(or_ln134_51_fu_10876_p3[0]),
        .I4(x_assign_78_reg_28649[4]),
        .I5(x_assign_81_reg_28671[4]),
        .O(p_61_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q2_reg_i_9
       (.I0(q2_reg_i_49_n_0),
        .I1(q2_reg_i_25_n_0),
        .I2(q2_reg_i_50_n_0),
        .I3(q2_reg_i_51_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q2_reg_i_52_n_0),
        .O(q2_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_90
       (.I0(q2_reg_i_27_1[6]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [6]),
        .I2(or_ln134_61_fu_12020_p3[4]),
        .I3(or_ln134_62_fu_12026_p3[6]),
        .I4(x_assign_91_reg_28843[4]),
        .I5(or_ln134_62_fu_12026_p3[0]),
        .O(q2_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_91
       (.I0(q2_reg_i_176_n_0),
        .I1(q2_reg_i_177_n_0),
        .I2(p_63_in[6]),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q2_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q2_reg_i_92
       (.I0(\xor_ln124_172_reg_29142_reg[7] [5]),
        .I1(\x_assign_126_reg_29315_reg[6] [2]),
        .I2(q2_reg_i_179_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q2_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_93
       (.I0(\xor_ln124_295_reg_30737_reg[7] [6]),
        .I1(q2_reg_i_28_0[6]),
        .I2(x_assign_201_reg_30464[4]),
        .I3(x_assign_198_reg_30442[4]),
        .I4(or_ln134_131_fu_22211_p3[0]),
        .I5(x_assign_201_reg_30464[5]),
        .O(q2_reg_i_93_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_94
       (.I0(x_assign_64_reg_28445[5]),
        .I1(x_assign_87_reg_28547[1]),
        .I2(or_ln134_58_fu_9938_p3[6]),
        .I3(q2_reg_i_180_n_0),
        .I4(or_ln134_45_fu_9756_p3[7]),
        .I5(or_ln134_56_fu_9926_p3[6]),
        .O(q2_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_95
       (.I0(x_assign_52_reg_28257[5]),
        .I1(or_ln134_50_fu_8806_p3[6]),
        .I2(or_ln134_49_fu_8800_p3[4]),
        .I3(q2_reg_i_181_n_0),
        .I4(or_ln134_37_fu_8624_p3[5]),
        .I5(or_ln134_50_fu_8806_p3[5]),
        .O(q2_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_96
       (.I0(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I1(q2_reg_i_26_0[5]),
        .I2(or_ln134_19_reg_27903[7]),
        .I3(x_assign_33_reg_27927[5]),
        .I4(q2_reg_i_34_0[3]),
        .I5(q2_reg_i_34_1[3]),
        .O(q2_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_97
       (.I0(or_ln134_12_reg_27787[5]),
        .I1(or_ln134_26_reg_27830[5]),
        .I2(x_assign_38_reg_27814[4]),
        .I3(q2_reg_i_182_n_0),
        .I4(\xor_ln124_293_reg_30727_reg[7]_0 [5]),
        .I5(\xor_ln124_60_reg_27867_reg[7]_1 [5]),
        .O(q2_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_98
       (.I0(q2_reg_i_27_0[5]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I2(x_assign_81_reg_28671[5]),
        .I3(or_ln134_51_fu_10876_p3[7]),
        .I4(q2_reg_i_35_0[3]),
        .I5(q2_reg_i_35_1[3]),
        .O(p_61_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q2_reg_i_99
       (.I0(q2_reg_i_27_1[5]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [5]),
        .I2(or_ln134_61_fu_12020_p3[3]),
        .I3(or_ln134_62_fu_12026_p3[5]),
        .I4(or_ln134_60_fu_12014_p3[5]),
        .I5(or_ln134_62_fu_12026_p3[7]),
        .O(p_55_in[5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q3_reg
       (.ADDRARDADDR({1'b0,1'b0,q3_reg_i_3_n_0,q3_reg_i_4_n_0,q3_reg_i_5_n_0,q3_reg_i_6_n_0,q3_reg_i_7_n_0,q3_reg_i_8_n_0,q3_reg_i_9_n_0,q3_reg_i_10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q3_reg_i_11_n_0,q3_reg_i_12__0_n_0,q3_reg_i_13__0_n_0,q3_reg_i_14__0_n_0,q3_reg_i_15__0_n_0,q3_reg_i_16__0_n_0,q3_reg_i_17__0_n_0,q3_reg_i_18__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q3_reg_DOADO_UNCONNECTED[15:8],q3_reg_0}),
        .DOBDO({NLW_q3_reg_DOBDO_UNCONNECTED[15:8],q3_reg_1}),
        .DOPADOP(NLW_q3_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q3_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce3),
        .ENBWREN(clefia_s0_ce4),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_10
       (.I0(q3_reg_i_56__0_n_0),
        .I1(q3_reg_i_27__0_n_0),
        .I2(q3_reg_i_57__0_n_0),
        .I3(q3_reg_i_58__0_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q3_reg_i_59_n_0),
        .O(q3_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_100
       (.I0(q3_reg_i_193__0_n_0),
        .I1(p_57_in[7]),
        .I2(q3_reg_i_195_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q3_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_101
       (.I0(p_49_in[7]),
        .I1(q3_reg_i_31_0[7]),
        .I2(q3_reg_i_197_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_102
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [7]),
        .I1(q3_reg_i_31_1[7]),
        .I2(x_assign_199_reg_30448[5]),
        .I3(x_assign_198_reg_30442[7]),
        .I4(or_ln134_133_fu_22223_p3[4]),
        .I5(x_assign_198_reg_30442[5]),
        .O(p_65_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_103__0
       (.I0(\xor_ln124_295_reg_30737_reg[7] [6]),
        .I1(q3_reg_i_26__0_0[6]),
        .I2(x_assign_33_reg_27927[4]),
        .I3(x_assign_30_reg_27909[4]),
        .I4(x_assign_31_reg_27915[4]),
        .I5(x_assign_30_reg_27909[6]),
        .O(p_51_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_104__0
       (.I0(x_assign_67_reg_28467[6]),
        .I1(or_ln134_56_fu_9926_p3[7]),
        .I2(or_ln134_55_fu_9920_p3[5]),
        .I3(q3_reg_i_198_n_0),
        .I4(x_assign_66_reg_28461[4]),
        .I5(or_ln134_56_fu_9926_p3[6]),
        .O(q3_reg_i_104__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_105__0
       (.I0(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I1(q3_reg_i_29_0[6]),
        .I2(x_assign_78_reg_28649[4]),
        .I3(x_assign_81_reg_28671[4]),
        .I4(x_assign_78_reg_28649[6]),
        .I5(x_assign_79_reg_28655[4]),
        .O(q3_reg_i_105__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_106
       (.I0(q3_reg_i_199_n_0),
        .I1(p_57_in[6]),
        .I2(q3_reg_i_201__0_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q3_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_107
       (.I0(p_49_in[6]),
        .I1(q3_reg_i_31_0[6]),
        .I2(q3_reg_i_203_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_108
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [6]),
        .I1(q3_reg_i_31_1[6]),
        .I2(x_assign_199_reg_30448[4]),
        .I3(x_assign_198_reg_30442[6]),
        .I4(x_assign_201_reg_30464[4]),
        .I5(x_assign_198_reg_30442[4]),
        .O(q3_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_109
       (.I0(\xor_ln124_295_reg_30737_reg[7] [5]),
        .I1(q3_reg_i_26__0_0[5]),
        .I2(q2_reg_i_34_0[3]),
        .I3(q2_reg_i_34_1[3]),
        .I4(or_ln134_20_reg_27921[5]),
        .I5(x_assign_30_reg_27909[5]),
        .O(p_51_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_11
       (.I0(q3_reg_i_60_n_0),
        .I1(q3_reg_i_61_n_0),
        .I2(q3_reg_i_62_n_0),
        .I3(q3_reg_i_63_n_0),
        .I4(q3_reg_i_64__0_n_0),
        .I5(q3_reg_i_65_n_0),
        .O(q3_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_110__0
       (.I0(\xor_ln124_94_reg_28227_reg[5]_0 [3]),
        .I1(or_ln134_42_fu_7674_p3[6]),
        .I2(or_ln134_39_fu_7656_p3[4]),
        .I3(q3_reg_i_204__0_n_0),
        .I4(\xor_ln124_94_reg_28227_reg[5] [3]),
        .I5(or_ln134_40_fu_7662_p3[5]),
        .O(q3_reg_i_110__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_111__0
       (.I0(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I1(q3_reg_i_29_0[5]),
        .I2(q2_reg_i_35_0[3]),
        .I3(q2_reg_i_35_1[3]),
        .I4(x_assign_78_reg_28649[5]),
        .I5(or_ln134_52_fu_10882_p3[5]),
        .O(p_54_in[5]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_112__0
       (.I0(q3_reg_i_205__0_n_0),
        .I1(p_57_in[5]),
        .I2(p_58_in[5]),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q3_reg_i_112__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_113__0
       (.I0(q3_reg_i_208_n_0),
        .I1(q3_reg_i_31_0[5]),
        .I2(q3_reg_i_209__0_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_113__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_114__0
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [5]),
        .I1(q3_reg_i_31_1[5]),
        .I2(or_ln134_132_fu_22217_p3[5]),
        .I3(x_assign_198_reg_30442[5]),
        .I4(or_ln134_133_fu_22223_p3[3]),
        .I5(q3_reg_i_39_0[3]),
        .O(q3_reg_i_114__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_115__0
       (.I0(x_assign_55_reg_28279[4]),
        .I1(or_ln134_50_fu_8806_p3[5]),
        .I2(or_ln134_48_fu_8794_p3[4]),
        .I3(q3_reg_i_210__0_n_0),
        .I4(or_ln134_38_fu_8630_p3[6]),
        .I5(q3_reg_i_40_0[2]),
        .O(q3_reg_i_115__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_116__0
       (.I0(\xor_ln124_295_reg_30737_reg[7] [4]),
        .I1(q3_reg_i_26__0_0[4]),
        .I2(q2_reg_i_34_0[2]),
        .I3(q2_reg_i_34_1[2]),
        .I4(or_ln134_20_reg_27921[4]),
        .I5(x_assign_30_reg_27909[4]),
        .O(q3_reg_i_116__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_117
       (.I0(\xor_ln124_94_reg_28227_reg[5]_0 [2]),
        .I1(or_ln134_42_fu_7674_p3[5]),
        .I2(or_ln134_39_fu_7656_p3[3]),
        .I3(q3_reg_i_211_n_0),
        .I4(\xor_ln124_94_reg_28227_reg[5] [2]),
        .I5(or_ln134_40_fu_7662_p3[4]),
        .O(q3_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_118__0
       (.I0(x_assign_67_reg_28467[4]),
        .I1(or_ln134_56_fu_9926_p3[5]),
        .I2(or_ln134_55_fu_9920_p3[3]),
        .I3(q3_reg_i_212__0_n_0),
        .I4(or_ln134_46_fu_9762_p3[4]),
        .I5(or_ln134_56_fu_9926_p3[4]),
        .O(q3_reg_i_118__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_119
       (.I0(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I1(q3_reg_i_29_0[4]),
        .I2(q2_reg_i_35_0[2]),
        .I3(q2_reg_i_35_1[2]),
        .I4(x_assign_78_reg_28649[4]),
        .I5(or_ln134_52_fu_10882_p3[4]),
        .O(p_54_in[4]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_120
       (.I0(q3_reg_i_213__0_n_0),
        .I1(q3_reg_i_214_n_0),
        .I2(p_58_in[4]),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q3_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_121
       (.I0(q3_reg_i_216_n_0),
        .I1(q3_reg_i_31_0[4]),
        .I2(q3_reg_i_217__0_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_122__0
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [4]),
        .I1(q3_reg_i_31_1[4]),
        .I2(or_ln134_132_fu_22217_p3[4]),
        .I3(x_assign_198_reg_30442[4]),
        .I4(or_ln134_133_fu_22223_p3[2]),
        .I5(q3_reg_i_39_0[2]),
        .O(p_65_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_123__0
       (.I0(x_assign_55_reg_28279[3]),
        .I1(q2_reg_i_41_1[2]),
        .I2(or_ln134_48_fu_8794_p3[3]),
        .I3(q3_reg_i_218__0_n_0),
        .I4(q3_reg_i_44_1[3]),
        .I5(q3_reg_i_40_0[1]),
        .O(q3_reg_i_123__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_124__0
       (.I0(\xor_ln124_295_reg_30737_reg[7] [3]),
        .I1(q3_reg_i_26__0_0[3]),
        .I2(q2_reg_i_34_0[1]),
        .I3(q2_reg_i_34_1[1]),
        .I4(x_assign_31_reg_27915[3]),
        .I5(x_assign_30_reg_27909[3]),
        .O(p_51_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_125__0
       (.I0(\xor_ln124_94_reg_28227_reg[5]_0 [1]),
        .I1(q3_reg_i_44_0[2]),
        .I2(or_ln134_39_fu_7656_p3[2]),
        .I3(q3_reg_i_219__0_n_0),
        .I4(\xor_ln124_94_reg_28227_reg[5] [1]),
        .I5(or_ln134_40_fu_7662_p3[3]),
        .O(q3_reg_i_125__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_126
       (.I0(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I1(q3_reg_i_29_0[3]),
        .I2(q2_reg_i_35_0[1]),
        .I3(q2_reg_i_35_1[1]),
        .I4(x_assign_78_reg_28649[3]),
        .I5(x_assign_79_reg_28655[3]),
        .O(q3_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_127
       (.I0(q3_reg_i_220_n_0),
        .I1(p_57_in[3]),
        .I2(p_58_in[3]),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q3_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_128
       (.I0(q3_reg_i_223__0_n_0),
        .I1(q3_reg_i_31_0[3]),
        .I2(q3_reg_i_224__0_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_129__0
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [3]),
        .I1(q3_reg_i_31_1[3]),
        .I2(x_assign_199_reg_30448[3]),
        .I3(x_assign_198_reg_30442[3]),
        .I4(or_ln134_133_fu_22223_p3[1]),
        .I5(q3_reg_i_39_0[1]),
        .O(q3_reg_i_129__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    q3_reg_i_12__0
       (.I0(q3_reg_i_66_n_0),
        .I1(q3_reg_i_67_n_0),
        .I2(q3_reg_i_68_n_0),
        .I3(clefia_s1_address118_out),
        .I4(q3_reg_i_70_n_0),
        .I5(q3_reg_i_71__0_n_0),
        .O(q3_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_130__0
       (.I0(\xor_ln124_295_reg_30737_reg[7] [2]),
        .I1(q3_reg_i_26__0_0[2]),
        .I2(q2_reg_i_34_0[0]),
        .I3(q2_reg_i_34_1[0]),
        .I4(x_assign_31_reg_27915[2]),
        .I5(x_assign_30_reg_27909[2]),
        .O(p_51_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_131__0
       (.I0(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I1(q3_reg_i_29_0[2]),
        .I2(q2_reg_i_35_0[0]),
        .I3(q2_reg_i_35_1[0]),
        .I4(x_assign_78_reg_28649[2]),
        .I5(x_assign_79_reg_28655[2]),
        .O(q3_reg_i_131__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_132
       (.I0(q3_reg_i_225_n_0),
        .I1(p_57_in[2]),
        .I2(p_58_in[2]),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q3_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_133
       (.I0(p_49_in[2]),
        .I1(q3_reg_i_31_0[2]),
        .I2(q3_reg_i_229_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_134__0
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [2]),
        .I1(q3_reg_i_31_1[2]),
        .I2(x_assign_199_reg_30448[2]),
        .I3(x_assign_198_reg_30442[2]),
        .I4(or_ln134_133_fu_22223_p3[0]),
        .I5(q3_reg_i_39_0[0]),
        .O(q3_reg_i_134__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_135
       (.I0(x_assign_55_reg_28279[1]),
        .I1(q2_reg_i_41_1[0]),
        .I2(or_ln134_48_fu_8794_p3[1]),
        .I3(q3_reg_i_230__0_n_0),
        .I4(q3_reg_i_44_1[1]),
        .I5(x_assign_73_reg_28327[0]),
        .O(q3_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_136
       (.I0(\xor_ln124_295_reg_30737_reg[7] [1]),
        .I1(q3_reg_i_26__0_0[1]),
        .I2(x_assign_33_reg_27927[7]),
        .I3(x_assign_30_reg_27909[7]),
        .I4(x_assign_31_reg_27915[1]),
        .I5(x_assign_30_reg_27909[1]),
        .O(q3_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_137__0
       (.I0(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I1(q3_reg_i_29_0[1]),
        .I2(x_assign_78_reg_28649[7]),
        .I3(x_assign_81_reg_28671[7]),
        .I4(x_assign_78_reg_28649[1]),
        .I5(x_assign_79_reg_28655[1]),
        .O(q3_reg_i_137__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_138
       (.I0(q3_reg_i_231__0_n_0),
        .I1(q3_reg_i_232__0_n_0),
        .I2(p_58_in[1]),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q3_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_139
       (.I0(p_49_in[1]),
        .I1(q3_reg_i_31_0[1]),
        .I2(p_56_in),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_13__0
       (.I0(q3_reg_i_72_n_0),
        .I1(q3_reg_i_61_n_0),
        .I2(q3_reg_i_73_n_0),
        .I3(q3_reg_i_74_n_0),
        .I4(q3_reg_i_64__0_n_0),
        .I5(q3_reg_i_75_n_0),
        .O(q3_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_140__0
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [1]),
        .I1(q3_reg_i_31_1[1]),
        .I2(x_assign_199_reg_30448[1]),
        .I3(x_assign_198_reg_30442[1]),
        .I4(x_assign_201_reg_30464[6]),
        .I5(x_assign_198_reg_30442[7]),
        .O(q3_reg_i_140__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_141__0
       (.I0(x_assign_55_reg_28279[0]),
        .I1(or_ln134_50_fu_8806_p3[1]),
        .I2(or_ln134_48_fu_8794_p3[0]),
        .I3(q3_reg_i_236_n_0),
        .I4(q3_reg_i_44_1[0]),
        .I5(x_assign_73_reg_28327[4]),
        .O(q3_reg_i_141__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_142
       (.I0(\xor_ln124_295_reg_30737_reg[7] [0]),
        .I1(q3_reg_i_26__0_0[0]),
        .I2(x_assign_33_reg_27927[6]),
        .I3(x_assign_30_reg_27909[6]),
        .I4(x_assign_31_reg_27915[0]),
        .I5(x_assign_30_reg_27909[0]),
        .O(q3_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_143__0
       (.I0(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I1(q3_reg_i_29_0[0]),
        .I2(x_assign_78_reg_28649[6]),
        .I3(x_assign_81_reg_28671[6]),
        .I4(x_assign_78_reg_28649[0]),
        .I5(x_assign_79_reg_28655[0]),
        .O(q3_reg_i_143__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_144
       (.I0(p_59_in),
        .I1(q3_reg_i_238_n_0),
        .I2(p_58_in[0]),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address118_out),
        .I5(clefia_s1_address0112_out),
        .O(q3_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_145
       (.I0(p_49_in[0]),
        .I1(q3_reg_i_31_0[0]),
        .I2(q3_reg_i_241_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_146__0
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [0]),
        .I1(q3_reg_i_31_1[0]),
        .I2(x_assign_199_reg_30448[0]),
        .I3(x_assign_198_reg_30442[0]),
        .I4(x_assign_201_reg_30464[5]),
        .I5(x_assign_198_reg_30442[6]),
        .O(q3_reg_i_146__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_147__0
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I1(q3_reg_i_60_0[7]),
        .I2(or_ln134_45_fu_9756_p3[7]),
        .I3(or_ln134_46_fu_9762_p3[5]),
        .I4(x_assign_64_reg_28445[7]),
        .I5(or_ln134_45_fu_9756_p3[1]),
        .O(p_53_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_148__0
       (.I0(q3_reg_i_60_1[7]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I2(x_assign_40_reg_28069[7]),
        .I3(or_ln134_29_fu_7492_p3[1]),
        .I4(or_ln134_29_fu_7492_p3[7]),
        .I5(or_ln134_30_fu_7498_p3[5]),
        .O(q3_reg_i_148__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_149__0
       (.I0(q3_reg_i_60_2[7]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I2(or_ln134_37_fu_8624_p3[5]),
        .I3(or_ln134_38_fu_8630_p3[7]),
        .I4(x_assign_52_reg_28257[7]),
        .I5(x_assign_57_reg_28295[5]),
        .O(p_46_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_14__0
       (.I0(q3_reg_i_76_n_0),
        .I1(q3_reg_i_61_n_0),
        .I2(q3_reg_i_77_n_0),
        .I3(q3_reg_i_78_n_0),
        .I4(q3_reg_i_64__0_n_0),
        .I5(q3_reg_i_79_n_0),
        .O(q3_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_150
       (.I0(p_44_in[7]),
        .I1(q3_reg_i_65_1[7]),
        .I2(q3_reg_i_243_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_150_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_151__0
       (.I0(q3_reg_i_65_0[7]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [7]),
        .O(q3_reg_i_151__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_152
       (.I0(x_assign_165_reg_29900[5]),
        .I1(or_ln134_110_fu_18833_p3[5]),
        .O(q3_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q3_reg_i_153__0
       (.I0(clefia_s1_address21),
        .I1(q3_reg_29[6]),
        .I2(\xor_ln124_92_reg_28217_reg[7]_0 [6]),
        .I3(q3_reg_30[6]),
        .I4(ce211),
        .I5(q3_reg_31),
        .O(q3_reg_i_153__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_154
       (.I0(p_53_in[6]),
        .I1(q3_reg_i_245_n_0),
        .I2(q3_reg_i_246_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_155__0
       (.I0(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I1(q3_reg_i_150_0[6]),
        .I2(or_ln134_102_fu_17701_p3[6]),
        .I3(x_assign_153_reg_29712[4]),
        .I4(or_ln134_100_fu_17689_p3[0]),
        .I5(or_ln134_102_fu_17701_p3[0]),
        .O(p_44_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_156__0
       (.I0(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I1(q3_reg_i_150_1[6]),
        .I2(or_ln134_92_fu_16557_p3[0]),
        .I3(x_assign_138_reg_29502[4]),
        .I4(x_assign_141_reg_29524[4]),
        .I5(or_ln134_94_fu_16569_p3[4]),
        .O(p_48_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_157
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I1(q3_reg_i_60_0[5]),
        .I2(or_ln134_45_fu_9756_p3[5]),
        .I3(or_ln134_46_fu_9762_p3[3]),
        .I4(x_assign_64_reg_28445[5]),
        .I5(or_ln134_45_fu_9756_p3[7]),
        .O(p_53_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_158__0
       (.I0(q3_reg_i_60_1[5]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I2(x_assign_40_reg_28069[5]),
        .I3(or_ln134_29_fu_7492_p3[7]),
        .I4(or_ln134_29_fu_7492_p3[5]),
        .I5(or_ln134_30_fu_7498_p3[3]),
        .O(q3_reg_i_158__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_159__0
       (.I0(q3_reg_i_60_2[5]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I2(or_ln134_37_fu_8624_p3[3]),
        .I3(or_ln134_38_fu_8630_p3[5]),
        .I4(x_assign_52_reg_28257[5]),
        .I5(or_ln134_37_fu_8624_p3[5]),
        .O(q3_reg_i_159__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_15__0
       (.I0(q3_reg_i_80_n_0),
        .I1(q3_reg_i_61_n_0),
        .I2(q3_reg_i_81__0_n_0),
        .I3(q3_reg_i_82_n_0),
        .I4(q3_reg_i_64__0_n_0),
        .I5(q3_reg_i_83_n_0),
        .O(q3_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_160
       (.I0(p_44_in[5]),
        .I1(q3_reg_i_65_1[5]),
        .I2(q3_reg_i_248_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_160_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_161__0
       (.I0(q3_reg_i_65_0[5]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [5]),
        .O(q3_reg_i_161__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_162__0
       (.I0(q3_reg_i_75_0[3]),
        .I1(or_ln134_110_fu_18833_p3[3]),
        .O(q3_reg_i_162__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_163
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I1(q3_reg_i_60_0[4]),
        .I2(or_ln134_45_fu_9756_p3[4]),
        .I3(or_ln134_46_fu_9762_p3[2]),
        .I4(x_assign_64_reg_28445[4]),
        .I5(or_ln134_45_fu_9756_p3[6]),
        .O(q3_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_164
       (.I0(q3_reg_i_60_1[4]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I2(x_assign_40_reg_28069[4]),
        .I3(or_ln134_29_fu_7492_p3[6]),
        .I4(or_ln134_29_fu_7492_p3[4]),
        .I5(or_ln134_30_fu_7498_p3[2]),
        .O(q3_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_165
       (.I0(q3_reg_i_60_2[4]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I2(or_ln134_37_fu_8624_p3[2]),
        .I3(or_ln134_38_fu_8630_p3[4]),
        .I4(x_assign_52_reg_28257[4]),
        .I5(or_ln134_37_fu_8624_p3[4]),
        .O(q3_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_166__0
       (.I0(p_44_in[4]),
        .I1(q3_reg_i_65_1[4]),
        .I2(p_48_in[4]),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_166__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_167__0
       (.I0(q3_reg_i_65_0[4]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [4]),
        .O(q3_reg_i_167__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_168
       (.I0(q3_reg_i_75_0[2]),
        .I1(or_ln134_110_fu_18833_p3[2]),
        .O(q3_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_169
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I1(q3_reg_i_60_0[3]),
        .I2(or_ln134_45_fu_9756_p3[3]),
        .I3(or_ln134_46_fu_9762_p3[1]),
        .I4(x_assign_64_reg_28445[3]),
        .I5(\xor_ln124_126_reg_28603_reg[3] [3]),
        .O(q3_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_16__0
       (.I0(q3_reg_i_84_n_0),
        .I1(q3_reg_i_61_n_0),
        .I2(q3_reg_i_85_n_0),
        .I3(q3_reg_i_86_n_0),
        .I4(q3_reg_i_64__0_n_0),
        .I5(q3_reg_i_87_n_0),
        .O(q3_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_170__0
       (.I0(q3_reg_i_60_1[3]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I2(x_assign_40_reg_28069[3]),
        .I3(q2_reg_i_41_0[3]),
        .I4(or_ln134_29_fu_7492_p3[3]),
        .I5(or_ln134_30_fu_7498_p3[1]),
        .O(q3_reg_i_170__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_171
       (.I0(q3_reg_i_60_2[3]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I2(or_ln134_37_fu_8624_p3[1]),
        .I3(or_ln134_38_fu_8630_p3[3]),
        .I4(x_assign_52_reg_28257[3]),
        .I5(x_assign_57_reg_28295[3]),
        .O(q3_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_172
       (.I0(q3_reg_i_251_n_0),
        .I1(q3_reg_i_65_1[3]),
        .I2(q3_reg_i_252_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_172_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_173
       (.I0(q3_reg_i_65_0[3]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [3]),
        .O(q3_reg_i_173_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_174__0
       (.I0(q3_reg_i_75_0[1]),
        .I1(or_ln134_110_fu_18833_p3[1]),
        .O(q3_reg_i_174__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_175
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I1(q3_reg_i_60_0[2]),
        .I2(or_ln134_45_fu_9756_p3[2]),
        .I3(or_ln134_46_fu_9762_p3[0]),
        .I4(x_assign_64_reg_28445[2]),
        .I5(\xor_ln124_126_reg_28603_reg[3] [2]),
        .O(q3_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_176
       (.I0(q3_reg_i_60_1[2]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I2(x_assign_40_reg_28069[2]),
        .I3(q2_reg_i_41_0[2]),
        .I4(or_ln134_29_fu_7492_p3[2]),
        .I5(or_ln134_30_fu_7498_p3[0]),
        .O(q3_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_177
       (.I0(q3_reg_i_60_2[2]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I2(or_ln134_37_fu_8624_p3[0]),
        .I3(or_ln134_38_fu_8630_p3[2]),
        .I4(x_assign_52_reg_28257[2]),
        .I5(x_assign_57_reg_28295[2]),
        .O(p_46_in[2]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_178__0
       (.I0(p_44_in[2]),
        .I1(q3_reg_i_65_1[2]),
        .I2(q3_reg_i_254_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_178__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_179
       (.I0(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I1(x_assign_162_reg_29878[2]),
        .O(q3_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_17__0
       (.I0(q3_reg_i_88_n_0),
        .I1(q3_reg_i_61_n_0),
        .I2(q3_reg_i_89__0_n_0),
        .I3(q3_reg_i_90_n_0),
        .I4(q3_reg_i_64__0_n_0),
        .I5(q3_reg_i_91_n_0),
        .O(q3_reg_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_180
       (.I0(q3_reg_i_75_0[0]),
        .I1(or_ln134_110_fu_18833_p3[0]),
        .O(q3_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_181
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I1(q3_reg_i_60_0[1]),
        .I2(or_ln134_45_fu_9756_p3[1]),
        .I3(x_assign_66_reg_28461[5]),
        .I4(x_assign_64_reg_28445[1]),
        .I5(\xor_ln124_126_reg_28603_reg[3] [1]),
        .O(q3_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_182__0
       (.I0(q3_reg_i_60_1[1]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I2(x_assign_40_reg_28069[1]),
        .I3(q2_reg_i_41_0[1]),
        .I4(or_ln134_29_fu_7492_p3[1]),
        .I5(x_assign_42_reg_28085[5]),
        .O(q3_reg_i_182__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_183
       (.I0(q3_reg_i_60_2[1]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I2(x_assign_57_reg_28295[5]),
        .I3(or_ln134_38_fu_8630_p3[1]),
        .I4(x_assign_52_reg_28257[1]),
        .I5(x_assign_57_reg_28295[1]),
        .O(q3_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_184
       (.I0(q3_reg_i_255_n_0),
        .I1(q3_reg_i_65_1[1]),
        .I2(p_48_in[1]),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_184_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_185
       (.I0(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I1(x_assign_162_reg_29878[1]),
        .O(q3_reg_i_185_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_186__0
       (.I0(x_assign_165_reg_29900[7]),
        .I1(x_assign_162_reg_29878[5]),
        .O(q3_reg_i_186__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_187
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I1(q3_reg_i_60_0[0]),
        .I2(or_ln134_45_fu_9756_p3[0]),
        .I3(x_assign_66_reg_28461[4]),
        .I4(x_assign_64_reg_28445[0]),
        .I5(\xor_ln124_126_reg_28603_reg[3] [0]),
        .O(p_53_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_188
       (.I0(q3_reg_i_60_1[0]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I2(x_assign_40_reg_28069[0]),
        .I3(q2_reg_i_41_0[0]),
        .I4(or_ln134_29_fu_7492_p3[0]),
        .I5(x_assign_42_reg_28085[4]),
        .O(q3_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_189
       (.I0(q3_reg_i_60_2[0]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I2(x_assign_57_reg_28295[4]),
        .I3(or_ln134_38_fu_8630_p3[0]),
        .I4(x_assign_52_reg_28257[0]),
        .I5(x_assign_57_reg_28295[0]),
        .O(q3_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_18__0
       (.I0(q3_reg_i_92_n_0),
        .I1(q3_reg_i_61_n_0),
        .I2(q3_reg_i_93__0_n_0),
        .I3(q3_reg_i_94_n_0),
        .I4(q3_reg_i_64__0_n_0),
        .I5(q3_reg_i_95__0_n_0),
        .O(q3_reg_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_190
       (.I0(q3_reg_i_257_n_0),
        .I1(q3_reg_i_65_1[0]),
        .I2(p_48_in[0]),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_190_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_191__0
       (.I0(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I1(x_assign_162_reg_29878[0]),
        .O(q3_reg_i_191__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_192
       (.I0(x_assign_165_reg_29900[6]),
        .I1(x_assign_162_reg_29878[4]),
        .O(q3_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_193__0
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [7]),
        .I1(q3_reg_i_100_1[7]),
        .I2(x_assign_187_reg_30260[5]),
        .I3(x_assign_186_reg_30254[7]),
        .I4(x_assign_186_reg_30254[5]),
        .I5(x_assign_189_reg_30276[5]),
        .O(q3_reg_i_193__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_194
       (.I0(q3_reg_i_100_0[7]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I2(x_assign_165_reg_29900[5]),
        .I3(or_ln134_110_fu_18833_p3[5]),
        .I4(x_assign_160_reg_29862[5]),
        .I5(x_assign_165_reg_29900[7]),
        .O(p_57_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_195
       (.I0(q3_reg_i_100_2[7]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I2(x_assign_174_reg_30066[5]),
        .I3(x_assign_177_reg_30088[5]),
        .I4(x_assign_174_reg_30066[7]),
        .I5(x_assign_175_reg_30072[5]),
        .O(q3_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_196__0
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I1(q3_reg_i_101_1[7]),
        .I2(or_ln134_102_fu_17701_p3[7]),
        .I3(x_assign_153_reg_29712[5]),
        .I4(x_assign_153_reg_29712[7]),
        .I5(x_assign_148_reg_29674[5]),
        .O(p_49_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_197
       (.I0(q3_reg_i_101_0[7]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I2(x_assign_141_reg_29524[5]),
        .I3(or_ln134_94_fu_16569_p3[5]),
        .I4(x_assign_141_reg_29524[7]),
        .I5(x_assign_136_reg_29486[5]),
        .O(q3_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_198
       (.I0(or_ln134_58_fu_9938_p3[7]),
        .I1(\xor_ln124_124_reg_28593_reg[7]_0 [6]),
        .I2(\xor_ln124_124_reg_28593_reg[7] [6]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [6]),
        .I4(x_assign_64_reg_28445[4]),
        .I5(x_assign_67_reg_28467[4]),
        .O(q3_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_199
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [6]),
        .I1(q3_reg_i_100_1[6]),
        .I2(x_assign_187_reg_30260[4]),
        .I3(x_assign_186_reg_30254[6]),
        .I4(x_assign_186_reg_30254[4]),
        .I5(x_assign_189_reg_30276[4]),
        .O(q3_reg_i_199_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    q3_reg_i_19__0
       (.I0(clefia_s1_address0113_out),
        .I1(clefia_s1_address118_out),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_200
       (.I0(q3_reg_i_100_0[6]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I2(x_assign_165_reg_29900[4]),
        .I3(or_ln134_110_fu_18833_p3[4]),
        .I4(x_assign_160_reg_29862[4]),
        .I5(x_assign_165_reg_29900[6]),
        .O(p_57_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_201__0
       (.I0(q3_reg_i_100_2[6]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I2(x_assign_174_reg_30066[4]),
        .I3(x_assign_177_reg_30088[4]),
        .I4(x_assign_174_reg_30066[6]),
        .I5(x_assign_175_reg_30072[4]),
        .O(q3_reg_i_201__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_202
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I1(q3_reg_i_101_1[6]),
        .I2(or_ln134_102_fu_17701_p3[6]),
        .I3(x_assign_153_reg_29712[4]),
        .I4(x_assign_153_reg_29712[6]),
        .I5(x_assign_148_reg_29674[4]),
        .O(p_49_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_203
       (.I0(q3_reg_i_101_0[6]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I2(x_assign_141_reg_29524[4]),
        .I3(or_ln134_94_fu_16569_p3[4]),
        .I4(x_assign_141_reg_29524[6]),
        .I5(x_assign_136_reg_29486[4]),
        .O(q3_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_204__0
       (.I0(or_ln134_40_fu_7662_p3[6]),
        .I1(\xor_ln124_92_reg_28217_reg[7]_0 [5]),
        .I2(\xor_ln124_173_reg_29148_reg[7] [5]),
        .I3(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I4(x_assign_43_reg_28091[5]),
        .I5(or_ln134_30_fu_7498_p3[5]),
        .O(q3_reg_i_204__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_205__0
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [5]),
        .I1(q3_reg_i_100_1[5]),
        .I2(or_ln134_124_fu_21085_p3[5]),
        .I3(x_assign_186_reg_30254[5]),
        .I4(q2_reg_i_100_0[3]),
        .I5(q2_reg_i_100_1[3]),
        .O(q3_reg_i_205__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_206
       (.I0(q3_reg_i_100_0[5]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I2(q3_reg_i_75_0[3]),
        .I3(or_ln134_110_fu_18833_p3[3]),
        .I4(or_ln134_107_fu_18815_p3[5]),
        .I5(x_assign_165_reg_29900[5]),
        .O(p_57_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_207
       (.I0(q3_reg_i_100_2[5]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I2(q2_reg_i_100_2[3]),
        .I3(q2_reg_i_100_3[3]),
        .I4(x_assign_174_reg_30066[5]),
        .I5(or_ln134_116_fu_19953_p3[5]),
        .O(p_58_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_208
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I1(q3_reg_i_101_1[5]),
        .I2(or_ln134_102_fu_17701_p3[5]),
        .I3(q3_reg_i_113__0_0[3]),
        .I4(x_assign_153_reg_29712[5]),
        .I5(or_ln134_99_fu_17683_p3[5]),
        .O(q3_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_209__0
       (.I0(q3_reg_i_101_0[5]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I2(q3_reg_i_160_0[3]),
        .I3(or_ln134_94_fu_16569_p3[3]),
        .I4(x_assign_141_reg_29524[5]),
        .I5(or_ln134_91_fu_16551_p3[5]),
        .O(q3_reg_i_209__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_210__0
       (.I0(or_ln134_48_fu_8794_p3[5]),
        .I1(\xor_ln124_108_reg_28405_reg[7] [4]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [4]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [4]),
        .I4(\xor_ln124_108_reg_28405_reg[5] [2]),
        .I5(\xor_ln124_108_reg_28405_reg[5]_0 [2]),
        .O(q3_reg_i_210__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_211
       (.I0(or_ln134_40_fu_7662_p3[5]),
        .I1(\xor_ln124_92_reg_28217_reg[7]_0 [4]),
        .I2(\xor_ln124_173_reg_29148_reg[7] [4]),
        .I3(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I4(x_assign_43_reg_28091[4]),
        .I5(or_ln134_30_fu_7498_p3[4]),
        .O(q3_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_212__0
       (.I0(or_ln134_58_fu_9938_p3[5]),
        .I1(\xor_ln124_124_reg_28593_reg[7]_0 [4]),
        .I2(\xor_ln124_124_reg_28593_reg[7] [4]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [4]),
        .I4(\xor_ln124_124_reg_28593_reg[5] [2]),
        .I5(\xor_ln124_124_reg_28593_reg[5]_0 [2]),
        .O(q3_reg_i_212__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_213__0
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [4]),
        .I1(q3_reg_i_100_1[4]),
        .I2(or_ln134_124_fu_21085_p3[4]),
        .I3(x_assign_186_reg_30254[4]),
        .I4(q2_reg_i_100_0[2]),
        .I5(q2_reg_i_100_1[2]),
        .O(q3_reg_i_213__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_214
       (.I0(q3_reg_i_100_0[4]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I2(q3_reg_i_75_0[2]),
        .I3(or_ln134_110_fu_18833_p3[2]),
        .I4(or_ln134_107_fu_18815_p3[4]),
        .I5(x_assign_165_reg_29900[4]),
        .O(q3_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_215__0
       (.I0(q3_reg_i_100_2[4]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I2(q2_reg_i_100_2[2]),
        .I3(q2_reg_i_100_3[2]),
        .I4(x_assign_174_reg_30066[4]),
        .I5(or_ln134_116_fu_19953_p3[4]),
        .O(p_58_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_216
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I1(q3_reg_i_101_1[4]),
        .I2(or_ln134_102_fu_17701_p3[4]),
        .I3(q3_reg_i_113__0_0[2]),
        .I4(x_assign_153_reg_29712[4]),
        .I5(or_ln134_99_fu_17683_p3[4]),
        .O(q3_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_217__0
       (.I0(q3_reg_i_101_0[4]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I2(q3_reg_i_160_0[2]),
        .I3(or_ln134_94_fu_16569_p3[2]),
        .I4(x_assign_141_reg_29524[4]),
        .I5(or_ln134_91_fu_16551_p3[4]),
        .O(q3_reg_i_217__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_218__0
       (.I0(q2_reg_i_114_0[2]),
        .I1(\xor_ln124_108_reg_28405_reg[7] [3]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [3]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [3]),
        .I4(\xor_ln124_108_reg_28405_reg[5] [1]),
        .I5(\xor_ln124_108_reg_28405_reg[5]_0 [1]),
        .O(q3_reg_i_218__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_219__0
       (.I0(q3_reg_i_125__0_0[2]),
        .I1(\xor_ln124_92_reg_28217_reg[7]_0 [3]),
        .I2(\xor_ln124_173_reg_29148_reg[7] [3]),
        .I3(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I4(x_assign_43_reg_28091[3]),
        .I5(x_assign_42_reg_28085[3]),
        .O(q3_reg_i_219__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_220
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [3]),
        .I1(q3_reg_i_100_1[3]),
        .I2(x_assign_187_reg_30260[3]),
        .I3(x_assign_186_reg_30254[3]),
        .I4(q2_reg_i_100_0[1]),
        .I5(q2_reg_i_100_1[1]),
        .O(q3_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_221__0
       (.I0(q3_reg_i_100_0[3]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I2(q3_reg_i_75_0[1]),
        .I3(or_ln134_110_fu_18833_p3[1]),
        .I4(x_assign_160_reg_29862[3]),
        .I5(x_assign_165_reg_29900[3]),
        .O(p_57_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_222__0
       (.I0(q3_reg_i_100_2[3]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I2(q2_reg_i_100_2[1]),
        .I3(q2_reg_i_100_3[1]),
        .I4(x_assign_174_reg_30066[3]),
        .I5(x_assign_175_reg_30072[3]),
        .O(p_58_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_223__0
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I1(q3_reg_i_101_1[3]),
        .I2(or_ln134_102_fu_17701_p3[3]),
        .I3(q3_reg_i_113__0_0[1]),
        .I4(x_assign_153_reg_29712[3]),
        .I5(x_assign_148_reg_29674[3]),
        .O(q3_reg_i_223__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_224__0
       (.I0(q3_reg_i_101_0[3]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I2(q3_reg_i_160_0[1]),
        .I3(or_ln134_94_fu_16569_p3[1]),
        .I4(x_assign_141_reg_29524[3]),
        .I5(x_assign_136_reg_29486[3]),
        .O(q3_reg_i_224__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_225
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [2]),
        .I1(q3_reg_i_100_1[2]),
        .I2(x_assign_187_reg_30260[2]),
        .I3(x_assign_186_reg_30254[2]),
        .I4(q2_reg_i_100_0[0]),
        .I5(q2_reg_i_100_1[0]),
        .O(q3_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_226
       (.I0(q3_reg_i_100_0[2]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I2(q3_reg_i_75_0[0]),
        .I3(or_ln134_110_fu_18833_p3[0]),
        .I4(x_assign_160_reg_29862[2]),
        .I5(x_assign_165_reg_29900[2]),
        .O(p_57_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_227
       (.I0(q3_reg_i_100_2[2]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I2(q2_reg_i_100_2[0]),
        .I3(q2_reg_i_100_3[0]),
        .I4(x_assign_174_reg_30066[2]),
        .I5(x_assign_175_reg_30072[2]),
        .O(p_58_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_228__0
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I1(q3_reg_i_101_1[2]),
        .I2(or_ln134_102_fu_17701_p3[2]),
        .I3(q3_reg_i_113__0_0[0]),
        .I4(x_assign_153_reg_29712[2]),
        .I5(x_assign_148_reg_29674[2]),
        .O(p_49_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_229
       (.I0(q3_reg_i_101_0[2]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I2(q3_reg_i_160_0[0]),
        .I3(or_ln134_94_fu_16569_p3[0]),
        .I4(x_assign_141_reg_29524[2]),
        .I5(x_assign_136_reg_29486[2]),
        .O(q3_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_230__0
       (.I0(q2_reg_i_114_0[0]),
        .I1(\xor_ln124_108_reg_28405_reg[7] [1]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [1]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [1]),
        .I4(x_assign_52_reg_28257[7]),
        .I5(x_assign_55_reg_28279[7]),
        .O(q3_reg_i_230__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_231__0
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [1]),
        .I1(q3_reg_i_100_1[1]),
        .I2(x_assign_187_reg_30260[1]),
        .I3(x_assign_186_reg_30254[1]),
        .I4(x_assign_186_reg_30254[7]),
        .I5(x_assign_189_reg_30276[7]),
        .O(q3_reg_i_231__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_232__0
       (.I0(q3_reg_i_100_0[1]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I2(x_assign_165_reg_29900[7]),
        .I3(x_assign_162_reg_29878[5]),
        .I4(x_assign_160_reg_29862[1]),
        .I5(x_assign_165_reg_29900[1]),
        .O(q3_reg_i_232__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_233__0
       (.I0(q3_reg_i_100_2[1]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I2(x_assign_174_reg_30066[7]),
        .I3(x_assign_177_reg_30088[7]),
        .I4(x_assign_174_reg_30066[1]),
        .I5(x_assign_175_reg_30072[1]),
        .O(p_58_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_234__0
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I1(q3_reg_i_101_1[1]),
        .I2(or_ln134_102_fu_17701_p3[1]),
        .I3(x_assign_153_reg_29712[7]),
        .I4(x_assign_153_reg_29712[1]),
        .I5(x_assign_148_reg_29674[1]),
        .O(p_49_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_235__0
       (.I0(q3_reg_i_101_0[1]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I2(x_assign_141_reg_29524[7]),
        .I3(x_assign_138_reg_29502[5]),
        .I4(x_assign_141_reg_29524[1]),
        .I5(x_assign_136_reg_29486[1]),
        .O(p_56_in));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_236
       (.I0(or_ln134_48_fu_8794_p3[1]),
        .I1(\xor_ln124_108_reg_28405_reg[7] [0]),
        .I2(\xor_ln124_236_reg_29822_reg[7]_1 [0]),
        .I3(\xor_ln124_236_reg_29822_reg[7]_0 [0]),
        .I4(x_assign_52_reg_28257[6]),
        .I5(x_assign_55_reg_28279[6]),
        .O(q3_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_237
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [0]),
        .I1(q3_reg_i_100_1[0]),
        .I2(x_assign_187_reg_30260[0]),
        .I3(x_assign_186_reg_30254[0]),
        .I4(x_assign_186_reg_30254[6]),
        .I5(x_assign_189_reg_30276[6]),
        .O(p_59_in));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_238
       (.I0(q3_reg_i_100_0[0]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I2(x_assign_165_reg_29900[6]),
        .I3(x_assign_162_reg_29878[4]),
        .I4(x_assign_160_reg_29862[0]),
        .I5(x_assign_165_reg_29900[0]),
        .O(q3_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_239
       (.I0(q3_reg_i_100_2[0]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I2(x_assign_174_reg_30066[6]),
        .I3(x_assign_177_reg_30088[6]),
        .I4(x_assign_174_reg_30066[0]),
        .I5(x_assign_175_reg_30072[0]),
        .O(p_58_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q3_reg_i_23__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q2_reg_16[0]),
        .O(reg_21101));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q3_reg_i_24
       (.I0(q2_reg_16[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ce211));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_240
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I1(q3_reg_i_101_1[0]),
        .I2(or_ln134_102_fu_17701_p3[0]),
        .I3(x_assign_153_reg_29712[6]),
        .I4(x_assign_153_reg_29712[0]),
        .I5(x_assign_148_reg_29674[0]),
        .O(p_49_in[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_241
       (.I0(q3_reg_i_101_0[0]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I2(x_assign_141_reg_29524[6]),
        .I3(x_assign_138_reg_29502[4]),
        .I4(x_assign_141_reg_29524[0]),
        .I5(x_assign_136_reg_29486[0]),
        .O(q3_reg_i_241_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_242
       (.I0(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I1(q3_reg_i_150_0[7]),
        .I2(or_ln134_102_fu_17701_p3[7]),
        .I3(x_assign_153_reg_29712[5]),
        .I4(or_ln134_100_fu_17689_p3[1]),
        .I5(or_ln134_102_fu_17701_p3[1]),
        .O(p_44_in[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_243
       (.I0(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I1(q3_reg_i_150_1[7]),
        .I2(or_ln134_92_fu_16557_p3[1]),
        .I3(x_assign_138_reg_29502[5]),
        .I4(x_assign_141_reg_29524[5]),
        .I5(or_ln134_94_fu_16569_p3[5]),
        .O(q3_reg_i_243_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_244
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I1(q3_reg_i_60_0[6]),
        .I2(or_ln134_45_fu_9756_p3[6]),
        .I3(or_ln134_46_fu_9762_p3[4]),
        .I4(x_assign_64_reg_28445[6]),
        .I5(or_ln134_45_fu_9756_p3[0]),
        .O(p_53_in[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_245
       (.I0(q3_reg_i_60_1[6]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I2(x_assign_40_reg_28069[6]),
        .I3(or_ln134_29_fu_7492_p3[0]),
        .I4(or_ln134_29_fu_7492_p3[6]),
        .I5(or_ln134_30_fu_7498_p3[4]),
        .O(q3_reg_i_245_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_246
       (.I0(q3_reg_i_60_2[6]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I2(or_ln134_37_fu_8624_p3[4]),
        .I3(or_ln134_38_fu_8630_p3[6]),
        .I4(x_assign_52_reg_28257[6]),
        .I5(x_assign_57_reg_28295[4]),
        .O(q3_reg_i_246_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_247
       (.I0(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I1(q3_reg_i_150_0[5]),
        .I2(or_ln134_102_fu_17701_p3[5]),
        .I3(q3_reg_i_113__0_0[3]),
        .I4(or_ln134_100_fu_17689_p3[7]),
        .I5(or_ln134_102_fu_17701_p3[7]),
        .O(p_44_in[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_248
       (.I0(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I1(q3_reg_i_150_1[5]),
        .I2(or_ln134_92_fu_16557_p3[7]),
        .I3(or_ln134_94_fu_16569_p3[5]),
        .I4(q3_reg_i_160_0[3]),
        .I5(or_ln134_94_fu_16569_p3[3]),
        .O(q3_reg_i_248_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_249
       (.I0(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I1(q3_reg_i_150_0[4]),
        .I2(or_ln134_102_fu_17701_p3[4]),
        .I3(q3_reg_i_113__0_0[2]),
        .I4(or_ln134_100_fu_17689_p3[6]),
        .I5(or_ln134_102_fu_17701_p3[6]),
        .O(p_44_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_250
       (.I0(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I1(q3_reg_i_150_1[4]),
        .I2(or_ln134_92_fu_16557_p3[6]),
        .I3(or_ln134_94_fu_16569_p3[4]),
        .I4(q3_reg_i_160_0[2]),
        .I5(or_ln134_94_fu_16569_p3[2]),
        .O(p_48_in[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_251
       (.I0(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I1(q3_reg_i_150_0[3]),
        .I2(or_ln134_102_fu_17701_p3[3]),
        .I3(q3_reg_i_113__0_0[1]),
        .I4(\xor_ln124_236_reg_29822_reg[3]_0 [3]),
        .I5(\xor_ln124_236_reg_29822_reg[3] [3]),
        .O(q3_reg_i_251_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_252
       (.I0(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I1(q3_reg_i_150_1[3]),
        .I2(q2_reg_i_120_0[3]),
        .I3(x_assign_138_reg_29502[3]),
        .I4(q3_reg_i_160_0[1]),
        .I5(or_ln134_94_fu_16569_p3[1]),
        .O(q3_reg_i_252_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_253
       (.I0(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I1(q3_reg_i_150_0[2]),
        .I2(or_ln134_102_fu_17701_p3[2]),
        .I3(q3_reg_i_113__0_0[0]),
        .I4(\xor_ln124_236_reg_29822_reg[3]_0 [2]),
        .I5(\xor_ln124_236_reg_29822_reg[3] [2]),
        .O(p_44_in[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_254
       (.I0(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I1(q3_reg_i_150_1[2]),
        .I2(q2_reg_i_120_0[2]),
        .I3(x_assign_138_reg_29502[2]),
        .I4(q3_reg_i_160_0[0]),
        .I5(or_ln134_94_fu_16569_p3[0]),
        .O(q3_reg_i_254_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_255
       (.I0(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I1(q3_reg_i_150_0[1]),
        .I2(or_ln134_102_fu_17701_p3[1]),
        .I3(x_assign_153_reg_29712[7]),
        .I4(\xor_ln124_236_reg_29822_reg[3]_0 [1]),
        .I5(\xor_ln124_236_reg_29822_reg[3] [1]),
        .O(q3_reg_i_255_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_256
       (.I0(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I1(q3_reg_i_150_1[1]),
        .I2(q2_reg_i_120_0[1]),
        .I3(x_assign_138_reg_29502[1]),
        .I4(x_assign_141_reg_29524[7]),
        .I5(x_assign_138_reg_29502[5]),
        .O(p_48_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_257
       (.I0(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I1(q3_reg_i_150_0[0]),
        .I2(or_ln134_102_fu_17701_p3[0]),
        .I3(x_assign_153_reg_29712[6]),
        .I4(\xor_ln124_236_reg_29822_reg[3]_0 [0]),
        .I5(\xor_ln124_236_reg_29822_reg[3] [0]),
        .O(q3_reg_i_257_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_258
       (.I0(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I1(q3_reg_i_150_1[0]),
        .I2(q2_reg_i_120_0[0]),
        .I3(x_assign_138_reg_29502[0]),
        .I4(x_assign_141_reg_29524[6]),
        .I5(x_assign_138_reg_29502[4]),
        .O(p_48_in[0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    q3_reg_i_25__0
       (.I0(clefia_s1_address214_out),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[8]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q2_reg_16[7]),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_26__0
       (.I0(\xor_ln124_44_reg_27717_reg[7] [3]),
        .I1(p_51_in[7]),
        .I2(\xor_ln124_28_reg_27610_reg[7] [4]),
        .I3(clefia_s1_address213_out),
        .I4(ce012),
        .I5(clefia_s1_address11),
        .O(q3_reg_i_26__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    q3_reg_i_27__0
       (.I0(q2_reg_16[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(clefia_s1_address116_out),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q2_reg_16[4]),
        .O(q3_reg_i_27__0_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q3_reg_i_28__0
       (.I0(clefia_s1_address21),
        .I1(q3_reg_32[7]),
        .I2(\xor_ln124_94_reg_28227_reg[7] [7]),
        .I3(ce211),
        .I4(\xor_ln124_108_reg_28405_reg[7] [7]),
        .I5(q3_reg_i_97_n_0),
        .O(q3_reg_i_28__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_29
       (.I0(\xor_ln124_252_reg_30010_reg[7] [7]),
        .I1(\xor_ln124_60_reg_27867_reg[7] [5]),
        .I2(q3_reg_i_98__0_n_0),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address116_out),
        .I5(clefia_s1_address01),
        .O(q3_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_3
       (.I0(q3_reg_i_26__0_n_0),
        .I1(q3_reg_i_27__0_n_0),
        .I2(q3_reg_i_28__0_n_0),
        .I3(q3_reg_i_29_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q3_reg_i_31_n_0),
        .O(q3_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    q3_reg_i_30
       (.I0(q3_reg_i_99_n_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[8]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address215_out),
        .I5(clefia_s1_address0114_out),
        .O(q3_reg_i_30_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_31
       (.I0(q3_reg_i_100_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q3_reg_i_101_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(p_65_in[7]),
        .O(q3_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_32
       (.I0(\xor_ln124_44_reg_27717_reg[7] [2]),
        .I1(p_51_in[6]),
        .I2(\xor_ln124_28_reg_27610_reg[7] [3]),
        .I3(clefia_s1_address213_out),
        .I4(ce012),
        .I5(clefia_s1_address11),
        .O(q3_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q3_reg_i_33
       (.I0(clefia_s1_address21),
        .I1(q3_reg_32[6]),
        .I2(\xor_ln124_94_reg_28227_reg[7] [6]),
        .I3(ce211),
        .I4(\xor_ln124_108_reg_28405_reg[7] [6]),
        .I5(q3_reg_i_97_n_0),
        .O(q3_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_34__0
       (.I0(\xor_ln124_252_reg_30010_reg[7] [6]),
        .I1(q3_reg_i_104__0_n_0),
        .I2(q3_reg_i_105__0_n_0),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address116_out),
        .I5(clefia_s1_address01),
        .O(q3_reg_i_34__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_35
       (.I0(q3_reg_i_106_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q3_reg_i_107_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q3_reg_i_108_n_0),
        .O(q3_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_36
       (.I0(\xor_ln124_44_reg_27717_reg[7] [1]),
        .I1(p_51_in[5]),
        .I2(q3_reg_i_110__0_n_0),
        .I3(clefia_s1_address213_out),
        .I4(ce012),
        .I5(clefia_s1_address11),
        .O(q3_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q3_reg_i_37
       (.I0(q3_reg_32[5]),
        .I1(clefia_s1_address21),
        .I2(\xor_ln124_94_reg_28227_reg[7] [5]),
        .I3(ce211),
        .I4(\xor_ln124_108_reg_28405_reg[7] [5]),
        .I5(q3_reg_i_97_n_0),
        .O(q3_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_38__0
       (.I0(\xor_ln124_252_reg_30010_reg[7] [5]),
        .I1(\xor_ln124_60_reg_27867_reg[7] [4]),
        .I2(p_54_in[5]),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address116_out),
        .I5(clefia_s1_address01),
        .O(q3_reg_i_38__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_39
       (.I0(q3_reg_i_112__0_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q3_reg_i_113__0_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q3_reg_i_114__0_n_0),
        .O(q3_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_4
       (.I0(q3_reg_i_32_n_0),
        .I1(q3_reg_i_27__0_n_0),
        .I2(q3_reg_i_33_n_0),
        .I3(q3_reg_i_34__0_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q3_reg_i_35_n_0),
        .O(q3_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_40
       (.I0(q3_reg_i_115__0_n_0),
        .I1(q3_reg_i_116__0_n_0),
        .I2(q3_reg_i_117_n_0),
        .I3(clefia_s1_address213_out),
        .I4(ce012),
        .I5(clefia_s1_address11),
        .O(q3_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_41
       (.I0(q3_reg_32[4]),
        .I1(clefia_s1_address21),
        .I2(\xor_ln124_94_reg_28227_reg[7] [4]),
        .I3(\xor_ln124_108_reg_28405_reg[7] [4]),
        .I4(ce211),
        .I5(q3_reg_i_97_n_0),
        .O(q3_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_42__0
       (.I0(\xor_ln124_252_reg_30010_reg[7] [4]),
        .I1(q3_reg_i_118__0_n_0),
        .I2(p_54_in[4]),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address116_out),
        .I5(clefia_s1_address01),
        .O(q3_reg_i_42__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_43
       (.I0(q3_reg_i_120_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q3_reg_i_121_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(p_65_in[4]),
        .O(q3_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_44
       (.I0(q3_reg_i_123__0_n_0),
        .I1(p_51_in[3]),
        .I2(q3_reg_i_125__0_n_0),
        .I3(clefia_s1_address213_out),
        .I4(ce012),
        .I5(clefia_s1_address11),
        .O(q3_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_45
       (.I0(q3_reg_32[3]),
        .I1(clefia_s1_address21),
        .I2(\xor_ln124_94_reg_28227_reg[7] [3]),
        .I3(\xor_ln124_108_reg_28405_reg[7] [3]),
        .I4(ce211),
        .I5(q3_reg_i_97_n_0),
        .O(q3_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_46__0
       (.I0(\xor_ln124_252_reg_30010_reg[7] [3]),
        .I1(\xor_ln124_60_reg_27867_reg[7] [3]),
        .I2(q3_reg_i_126_n_0),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address116_out),
        .I5(clefia_s1_address01),
        .O(q3_reg_i_46__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_47
       (.I0(q3_reg_i_127_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q3_reg_i_128_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q3_reg_i_129__0_n_0),
        .O(q3_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_48
       (.I0(\xor_ln124_44_reg_27717_reg[7] [0]),
        .I1(p_51_in[2]),
        .I2(\xor_ln124_28_reg_27610_reg[7] [2]),
        .I3(clefia_s1_address213_out),
        .I4(ce012),
        .I5(clefia_s1_address11),
        .O(q3_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q3_reg_i_49
       (.I0(clefia_s1_address21),
        .I1(q3_reg_32[2]),
        .I2(\xor_ln124_94_reg_28227_reg[7] [2]),
        .I3(\xor_ln124_108_reg_28405_reg[7] [2]),
        .I4(ce211),
        .I5(q3_reg_i_97_n_0),
        .O(q3_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_5
       (.I0(q3_reg_i_36_n_0),
        .I1(q3_reg_i_27__0_n_0),
        .I2(q3_reg_i_37_n_0),
        .I3(q3_reg_i_38__0_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q3_reg_i_39_n_0),
        .O(q3_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_50__0
       (.I0(\xor_ln124_252_reg_30010_reg[7] [2]),
        .I1(\xor_ln124_60_reg_27867_reg[7] [2]),
        .I2(q3_reg_i_131__0_n_0),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address116_out),
        .I5(clefia_s1_address01),
        .O(q3_reg_i_50__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_51
       (.I0(q3_reg_i_132_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q3_reg_i_133_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q3_reg_i_134__0_n_0),
        .O(q3_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_52
       (.I0(q3_reg_i_135_n_0),
        .I1(q3_reg_i_136_n_0),
        .I2(\xor_ln124_28_reg_27610_reg[7] [1]),
        .I3(clefia_s1_address213_out),
        .I4(ce012),
        .I5(clefia_s1_address11),
        .O(q3_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q3_reg_i_53
       (.I0(q3_reg_32[1]),
        .I1(clefia_s1_address21),
        .I2(\xor_ln124_94_reg_28227_reg[7] [1]),
        .I3(ce211),
        .I4(\xor_ln124_108_reg_28405_reg[7] [1]),
        .I5(q3_reg_i_97_n_0),
        .O(q3_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_54__0
       (.I0(\xor_ln124_252_reg_30010_reg[7] [1]),
        .I1(\xor_ln124_60_reg_27867_reg[7] [1]),
        .I2(q3_reg_i_137__0_n_0),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address116_out),
        .I5(clefia_s1_address01),
        .O(q3_reg_i_54__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_55
       (.I0(q3_reg_i_138_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q3_reg_i_139_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q3_reg_i_140__0_n_0),
        .O(q3_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_56__0
       (.I0(q3_reg_i_141__0_n_0),
        .I1(q3_reg_i_142_n_0),
        .I2(\xor_ln124_28_reg_27610_reg[7] [0]),
        .I3(clefia_s1_address213_out),
        .I4(ce012),
        .I5(clefia_s1_address11),
        .O(q3_reg_i_56__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q3_reg_i_57__0
       (.I0(clefia_s1_address21),
        .I1(q3_reg_32[0]),
        .I2(\xor_ln124_94_reg_28227_reg[7] [0]),
        .I3(\xor_ln124_108_reg_28405_reg[7] [0]),
        .I4(ce211),
        .I5(q3_reg_i_97_n_0),
        .O(q3_reg_i_57__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_58__0
       (.I0(\xor_ln124_252_reg_30010_reg[7] [0]),
        .I1(\xor_ln124_60_reg_27867_reg[7] [0]),
        .I2(q3_reg_i_143__0_n_0),
        .I3(clefia_s1_address312_out),
        .I4(clefia_s1_address116_out),
        .I5(clefia_s1_address01),
        .O(q3_reg_i_58__0_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_59
       (.I0(q3_reg_i_144_n_0),
        .I1(q3_reg_i_99_n_0),
        .I2(q3_reg_i_145_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(q3_reg_i_146__0_n_0),
        .O(q3_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_6
       (.I0(q3_reg_i_40_n_0),
        .I1(q3_reg_i_27__0_n_0),
        .I2(q3_reg_i_41_n_0),
        .I3(q3_reg_i_42__0_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q3_reg_i_43_n_0),
        .O(q3_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_60
       (.I0(p_53_in[7]),
        .I1(q3_reg_i_148__0_n_0),
        .I2(p_46_in[7]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    q3_reg_i_61
       (.I0(q2_reg_16[2]),
        .I1(q2_reg_16[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(q2_reg_16[4]),
        .O(q3_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_62
       (.I0(q3_reg_29[7]),
        .I1(clefia_s1_address21),
        .I2(\xor_ln124_92_reg_28217_reg[7]_0 [7]),
        .I3(q3_reg_30[7]),
        .I4(ce211),
        .I5(q3_reg_31),
        .O(q3_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_63
       (.I0(q3_reg_26[7]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [7]),
        .I2(q3_reg_27[7]),
        .I3(clefia_s1_address312_out),
        .I4(reg_21101),
        .I5(clefia_s1_address31),
        .O(q3_reg_i_63_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    q3_reg_i_64__0
       (.I0(clefia_s1_address215_out),
        .I1(clefia_s1_address214_out),
        .I2(q2_reg_16[8]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(clefia_s1_address118_out),
        .O(q3_reg_i_64__0_n_0));
  LUT6 #(
    .INIT(64'h2EE2E22EE22E2EE2)) 
    q3_reg_i_65
       (.I0(q3_reg_i_150_n_0),
        .I1(clefia_s1_address118_out),
        .I2(q3_reg_i_151__0_n_0),
        .I3(q3_reg_i_152_n_0),
        .I4(x_assign_162_reg_29878[5]),
        .I5(or_ln134_108_fu_18821_p3[1]),
        .O(q3_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'h00FF03FF00AA02AA)) 
    q3_reg_i_66
       (.I0(q3_reg_i_153__0_n_0),
        .I1(q2_reg_16[2]),
        .I2(q2_reg_16[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q2_reg_16[4]),
        .I5(q3_reg_i_154_n_0),
        .O(q3_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_67
       (.I0(q3_reg_26[6]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [6]),
        .I2(q3_reg_27[6]),
        .I3(clefia_s1_address312_out),
        .I4(reg_21101),
        .I5(clefia_s1_address31),
        .O(q3_reg_i_67_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    q3_reg_i_68
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q2_reg_16[8]),
        .I2(clefia_s1_address214_out),
        .I3(clefia_s1_address215_out),
        .O(q3_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_7
       (.I0(q3_reg_i_44_n_0),
        .I1(q3_reg_i_27__0_n_0),
        .I2(q3_reg_i_45_n_0),
        .I3(q3_reg_i_46__0_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q3_reg_i_47_n_0),
        .O(q3_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_70
       (.I0(p_44_in[6]),
        .I1(q3_reg_i_65_1[6]),
        .I2(p_48_in[6]),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address214_out),
        .I5(clefia_s1_address117_out),
        .O(q3_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_71__0
       (.I0(or_ln134_108_fu_18821_p3[0]),
        .I1(x_assign_162_reg_29878[4]),
        .I2(or_ln134_110_fu_18833_p3[4]),
        .I3(x_assign_165_reg_29900[4]),
        .I4(q3_reg_i_65_0[6]),
        .I5(\xor_ln124_189_reg_29276_reg[7] [6]),
        .O(q3_reg_i_71__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_72
       (.I0(p_53_in[5]),
        .I1(q3_reg_i_158__0_n_0),
        .I2(q3_reg_i_159__0_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q3_reg_i_73
       (.I0(q3_reg_29[5]),
        .I1(clefia_s1_address21),
        .I2(\xor_ln124_92_reg_28217_reg[7]_0 [5]),
        .I3(ce211),
        .I4(q3_reg_30[5]),
        .I5(q3_reg_31),
        .O(q3_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_74
       (.I0(q3_reg_26[5]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [5]),
        .I2(q3_reg_27[5]),
        .I3(clefia_s1_address312_out),
        .I4(reg_21101),
        .I5(clefia_s1_address31),
        .O(q3_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h2EE2E22EE22E2EE2)) 
    q3_reg_i_75
       (.I0(q3_reg_i_160_n_0),
        .I1(clefia_s1_address118_out),
        .I2(q3_reg_i_161__0_n_0),
        .I3(q3_reg_i_162__0_n_0),
        .I4(or_ln134_110_fu_18833_p3[5]),
        .I5(or_ln134_108_fu_18821_p3[7]),
        .O(q3_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_76
       (.I0(q3_reg_i_163_n_0),
        .I1(q3_reg_i_164_n_0),
        .I2(q3_reg_i_165_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q3_reg_i_77
       (.I0(q3_reg_29[4]),
        .I1(clefia_s1_address21),
        .I2(\xor_ln124_92_reg_28217_reg[7]_0 [4]),
        .I3(ce211),
        .I4(q3_reg_30[4]),
        .I5(q3_reg_31),
        .O(q3_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_78
       (.I0(q3_reg_26[4]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [4]),
        .I2(q3_reg_27[4]),
        .I3(clefia_s1_address312_out),
        .I4(reg_21101),
        .I5(clefia_s1_address31),
        .O(q3_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'h2EE2E22EE22E2EE2)) 
    q3_reg_i_79
       (.I0(q3_reg_i_166__0_n_0),
        .I1(clefia_s1_address118_out),
        .I2(q3_reg_i_167__0_n_0),
        .I3(q3_reg_i_168_n_0),
        .I4(or_ln134_110_fu_18833_p3[4]),
        .I5(or_ln134_108_fu_18821_p3[6]),
        .O(q3_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_8
       (.I0(q3_reg_i_48_n_0),
        .I1(q3_reg_i_27__0_n_0),
        .I2(q3_reg_i_49_n_0),
        .I3(q3_reg_i_50__0_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q3_reg_i_51_n_0),
        .O(q3_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_80
       (.I0(q3_reg_i_169_n_0),
        .I1(q3_reg_i_170__0_n_0),
        .I2(q3_reg_i_171_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_81__0
       (.I0(q3_reg_29[3]),
        .I1(clefia_s1_address21),
        .I2(\xor_ln124_92_reg_28217_reg[7]_0 [3]),
        .I3(q3_reg_30[3]),
        .I4(ce211),
        .I5(q3_reg_31),
        .O(q3_reg_i_81__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_82
       (.I0(q3_reg_26[3]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [3]),
        .I2(q3_reg_27[3]),
        .I3(clefia_s1_address312_out),
        .I4(reg_21101),
        .I5(clefia_s1_address31),
        .O(q3_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'h2EE2E22EE22E2EE2)) 
    q3_reg_i_83
       (.I0(q3_reg_i_172_n_0),
        .I1(clefia_s1_address118_out),
        .I2(q3_reg_i_173_n_0),
        .I3(q3_reg_i_174__0_n_0),
        .I4(x_assign_162_reg_29878[3]),
        .I5(q3_reg_28[3]),
        .O(q3_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_84
       (.I0(q3_reg_i_175_n_0),
        .I1(q3_reg_i_176_n_0),
        .I2(p_46_in[2]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    q3_reg_i_85
       (.I0(q3_reg_29[2]),
        .I1(clefia_s1_address21),
        .I2(\xor_ln124_92_reg_28217_reg[7]_0 [2]),
        .I3(ce211),
        .I4(q3_reg_30[2]),
        .I5(q3_reg_31),
        .O(q3_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_86
       (.I0(q3_reg_26[2]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [2]),
        .I2(q3_reg_27[2]),
        .I3(clefia_s1_address312_out),
        .I4(reg_21101),
        .I5(clefia_s1_address31),
        .O(q3_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hE22E2EE22EE2E22E)) 
    q3_reg_i_87
       (.I0(q3_reg_i_178__0_n_0),
        .I1(clefia_s1_address118_out),
        .I2(q3_reg_i_179_n_0),
        .I3(q3_reg_i_180_n_0),
        .I4(q3_reg_28[2]),
        .I5(q3_reg_i_65_0[2]),
        .O(q3_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_88
       (.I0(q3_reg_i_181_n_0),
        .I1(q3_reg_i_182__0_n_0),
        .I2(q3_reg_i_183_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q3_reg_i_89__0
       (.I0(clefia_s1_address21),
        .I1(q3_reg_29[1]),
        .I2(\xor_ln124_92_reg_28217_reg[7]_0 [1]),
        .I3(ce211),
        .I4(q3_reg_30[1]),
        .I5(q3_reg_31),
        .O(q3_reg_i_89__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_9
       (.I0(q3_reg_i_52_n_0),
        .I1(q3_reg_i_27__0_n_0),
        .I2(q3_reg_i_53_n_0),
        .I3(q3_reg_i_54__0_n_0),
        .I4(q3_reg_i_30_n_0),
        .I5(q3_reg_i_55_n_0),
        .O(q3_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_90
       (.I0(q3_reg_26[1]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [1]),
        .I2(q3_reg_27[1]),
        .I3(clefia_s1_address312_out),
        .I4(reg_21101),
        .I5(clefia_s1_address31),
        .O(q3_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hE22E2EE22EE2E22E)) 
    q3_reg_i_91
       (.I0(q3_reg_i_184_n_0),
        .I1(clefia_s1_address118_out),
        .I2(q3_reg_i_185_n_0),
        .I3(q3_reg_i_186__0_n_0),
        .I4(q3_reg_28[1]),
        .I5(q3_reg_i_65_0[1]),
        .O(q3_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_92
       (.I0(p_53_in[0]),
        .I1(q3_reg_i_188_n_0),
        .I2(q3_reg_i_189_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q3_reg_i_93__0
       (.I0(q3_reg_29[0]),
        .I1(clefia_s1_address21),
        .I2(\xor_ln124_92_reg_28217_reg[7]_0 [0]),
        .I3(ce211),
        .I4(q3_reg_30[0]),
        .I5(q3_reg_31),
        .O(q3_reg_i_93__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_94
       (.I0(q3_reg_26[0]),
        .I1(\xor_ln124_222_reg_29644_reg[7]_0 [0]),
        .I2(q3_reg_27[0]),
        .I3(clefia_s1_address312_out),
        .I4(reg_21101),
        .I5(clefia_s1_address31),
        .O(q3_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'hE22E2EE22EE2E22E)) 
    q3_reg_i_95__0
       (.I0(q3_reg_i_190_n_0),
        .I1(clefia_s1_address118_out),
        .I2(q3_reg_i_191__0_n_0),
        .I3(q3_reg_i_192_n_0),
        .I4(q3_reg_28[0]),
        .I5(q3_reg_i_65_0[0]),
        .O(q3_reg_i_95__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_96__0
       (.I0(\xor_ln124_295_reg_30737_reg[7] [7]),
        .I1(q3_reg_i_26__0_0[7]),
        .I2(x_assign_33_reg_27927[5]),
        .I3(x_assign_30_reg_27909[5]),
        .I4(x_assign_31_reg_27915[5]),
        .I5(x_assign_30_reg_27909[7]),
        .O(p_51_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    q3_reg_i_97
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(q2_reg_16[7]),
        .I2(q2_reg_16[5]),
        .I3(clefia_s1_address213_out),
        .O(q3_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_98__0
       (.I0(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I1(q3_reg_i_29_0[7]),
        .I2(x_assign_78_reg_28649[5]),
        .I3(x_assign_81_reg_28671[5]),
        .I4(x_assign_78_reg_28649[7]),
        .I5(x_assign_79_reg_28655[5]),
        .O(q3_reg_i_98__0_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q3_reg_i_99
       (.I0(clefia_s1_address0112_out),
        .I1(clefia_s1_address118_out),
        .I2(clefia_s1_address0113_out),
        .O(q3_reg_i_99_n_0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2110[0]_i_1 
       (.I0(q2_reg_0[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[0]),
        .I3(q3_reg_0[0]),
        .I4(reg_2110122_out),
        .I5(q2_reg_1[0]),
        .O(q2_reg_2[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2110[1]_i_1 
       (.I0(\^q2_reg [1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[0]),
        .I3(q3_reg_0[1]),
        .I4(reg_2110122_out),
        .I5(q2_reg_1[1]),
        .O(q2_reg_2[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2110[2]_i_1 
       (.I0(\^q2_reg [2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[0]),
        .I3(q3_reg_0[2]),
        .I4(reg_2110122_out),
        .I5(q2_reg_1[2]),
        .O(q2_reg_2[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2110[3]_i_1 
       (.I0(q2_reg_0[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[0]),
        .I3(q3_reg_0[3]),
        .I4(reg_2110122_out),
        .I5(q2_reg_1[3]),
        .O(q2_reg_2[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2110[4]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[0]),
        .I3(q3_reg_0[4]),
        .I4(reg_2110122_out),
        .I5(q2_reg_1[4]),
        .O(q2_reg_2[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2110[5]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[0]),
        .I3(q3_reg_0[5]),
        .I4(reg_2110122_out),
        .I5(q2_reg_1[5]),
        .O(q2_reg_2[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2110[6]_i_1 
       (.I0(q2_reg_0[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[0]),
        .I3(q3_reg_0[6]),
        .I4(reg_2110122_out),
        .I5(q2_reg_1[6]),
        .O(q2_reg_2[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2110[7]_i_2 
       (.I0(q2_reg_0[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(q2_reg_16[0]),
        .I3(q3_reg_0[7]),
        .I4(reg_2110122_out),
        .I5(q2_reg_1[7]),
        .O(q2_reg_2[7]));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2130[0]_i_1 
       (.I0(\reg_2130[0]_i_2_n_0 ),
        .I1(reg_21301),
        .I2(q2_reg_16[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q3_reg_0[0]),
        .I5(DOBDO[0]),
        .O(\ap_CS_fsm_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2130[0]_i_2 
       (.I0(reg_2110122_out),
        .I1(q2_reg_0[0]),
        .I2(q2_reg_1[0]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_1[0]),
        .O(\reg_2130[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2130[1]_i_1 
       (.I0(\reg_2130[1]_i_2_n_0 ),
        .I1(reg_21301),
        .I2(q2_reg_16[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q3_reg_0[1]),
        .I5(clefia_s0_q1[1]),
        .O(\ap_CS_fsm_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2130[1]_i_2 
       (.I0(reg_2110122_out),
        .I1(\^q2_reg [1]),
        .I2(q2_reg_1[1]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_1[1]),
        .O(\reg_2130[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2130[2]_i_1 
       (.I0(\reg_2130[2]_i_2_n_0 ),
        .I1(reg_21301),
        .I2(q2_reg_16[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q3_reg_0[2]),
        .I5(clefia_s0_q1[2]),
        .O(\ap_CS_fsm_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2130[2]_i_2 
       (.I0(reg_2110122_out),
        .I1(\^q2_reg [2]),
        .I2(q2_reg_1[2]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_1[2]),
        .O(\reg_2130[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2130[3]_i_1 
       (.I0(\reg_2130[3]_i_2_n_0 ),
        .I1(reg_21301),
        .I2(q2_reg_16[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q3_reg_0[3]),
        .I5(clefia_s0_q1[3]),
        .O(\ap_CS_fsm_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2130[3]_i_2 
       (.I0(reg_2110122_out),
        .I1(q2_reg_0[1]),
        .I2(q2_reg_1[3]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_1[3]),
        .O(\reg_2130[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2130[4]_i_1 
       (.I0(\reg_2130[4]_i_2_n_0 ),
        .I1(reg_21301),
        .I2(q2_reg_16[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q3_reg_0[4]),
        .I5(DOBDO[1]),
        .O(\ap_CS_fsm_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2130[4]_i_2 
       (.I0(reg_2110122_out),
        .I1(q2_reg_0[2]),
        .I2(q2_reg_1[4]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_1[4]),
        .O(\reg_2130[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2130[5]_i_1 
       (.I0(\reg_2130[5]_i_2_n_0 ),
        .I1(reg_21301),
        .I2(q2_reg_16[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q3_reg_0[5]),
        .I5(DOBDO[2]),
        .O(\ap_CS_fsm_reg[0] [5]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2130[5]_i_2 
       (.I0(reg_2110122_out),
        .I1(q2_reg_0[3]),
        .I2(q2_reg_1[5]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_1[5]),
        .O(\reg_2130[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2130[6]_i_1 
       (.I0(\reg_2130[6]_i_2_n_0 ),
        .I1(reg_21301),
        .I2(q2_reg_16[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q3_reg_0[6]),
        .I5(DOBDO[3]),
        .O(\ap_CS_fsm_reg[0] [6]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2130[6]_i_2 
       (.I0(reg_2110122_out),
        .I1(q2_reg_0[4]),
        .I2(q2_reg_1[6]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_1[6]),
        .O(\reg_2130[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2130[7]_i_2 
       (.I0(\reg_2130[7]_i_5_n_0 ),
        .I1(reg_21301),
        .I2(q2_reg_16[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(q3_reg_0[7]),
        .I5(DOBDO[4]),
        .O(\ap_CS_fsm_reg[0] [7]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2130[7]_i_5 
       (.I0(reg_2110122_out),
        .I1(q2_reg_0[5]),
        .I2(q2_reg_1[7]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_1[7]),
        .O(\reg_2130[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE2E2E2)) 
    \reg_2146[0]_i_1 
       (.I0(\reg_2146[0]_i_2_n_0 ),
        .I1(\reg_2146_reg[0]_0 ),
        .I2(\reg_2146[0]_i_3_n_0 ),
        .I3(reg_2146111_out),
        .I4(q3_reg_1[0]),
        .O(q3_reg_3[0]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2146[0]_i_2 
       (.I0(q2_reg_16[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q3_reg_0[0]),
        .I3(q2_reg_1[0]),
        .I4(reg_21301),
        .I5(q2_reg_0[0]),
        .O(\reg_2146[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00080808080808)) 
    \reg_2146[0]_i_3 
       (.I0(reg_21461),
        .I1(DOBDO[0]),
        .I2(reg_2146111_out),
        .I3(DOADO[0]),
        .I4(q2_reg_16[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\reg_2146[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE2E2E2)) 
    \reg_2146[1]_i_1 
       (.I0(\reg_2146[1]_i_2_n_0 ),
        .I1(\reg_2146_reg[0]_0 ),
        .I2(\reg_2146[1]_i_3_n_0 ),
        .I3(reg_2146111_out),
        .I4(q3_reg_1[1]),
        .O(q3_reg_3[1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2146[1]_i_2 
       (.I0(q2_reg_16[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q3_reg_0[1]),
        .I3(q2_reg_1[1]),
        .I4(reg_21301),
        .I5(\^q2_reg [1]),
        .O(\reg_2146[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00080808080808)) 
    \reg_2146[1]_i_3 
       (.I0(reg_21461),
        .I1(clefia_s0_q1[1]),
        .I2(reg_2146111_out),
        .I3(DOADO[1]),
        .I4(q2_reg_16[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\reg_2146[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE2E2E2)) 
    \reg_2146[2]_i_1 
       (.I0(\reg_2146[2]_i_2_n_0 ),
        .I1(\reg_2146_reg[0]_0 ),
        .I2(\reg_2146[2]_i_3_n_0 ),
        .I3(reg_2146111_out),
        .I4(q3_reg_1[2]),
        .O(q3_reg_3[2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2146[2]_i_2 
       (.I0(q2_reg_16[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q3_reg_0[2]),
        .I3(q2_reg_1[2]),
        .I4(reg_21301),
        .I5(\^q2_reg [2]),
        .O(\reg_2146[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00080808080808)) 
    \reg_2146[2]_i_3 
       (.I0(reg_21461),
        .I1(clefia_s0_q1[2]),
        .I2(reg_2146111_out),
        .I3(DOADO[2]),
        .I4(q2_reg_16[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\reg_2146[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE2E2E2)) 
    \reg_2146[3]_i_1 
       (.I0(\reg_2146[3]_i_2_n_0 ),
        .I1(\reg_2146_reg[0]_0 ),
        .I2(\reg_2146[3]_i_3_n_0 ),
        .I3(reg_2146111_out),
        .I4(q3_reg_1[3]),
        .O(q3_reg_3[3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2146[3]_i_2 
       (.I0(q2_reg_16[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q3_reg_0[3]),
        .I3(q2_reg_1[3]),
        .I4(reg_21301),
        .I5(q2_reg_0[1]),
        .O(\reg_2146[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00080808080808)) 
    \reg_2146[3]_i_3 
       (.I0(reg_21461),
        .I1(clefia_s0_q1[3]),
        .I2(reg_2146111_out),
        .I3(DOADO[3]),
        .I4(q2_reg_16[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\reg_2146[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE2E2E2)) 
    \reg_2146[4]_i_1 
       (.I0(\reg_2146[4]_i_2_n_0 ),
        .I1(\reg_2146_reg[0]_0 ),
        .I2(\reg_2146[4]_i_3_n_0 ),
        .I3(reg_2146111_out),
        .I4(q3_reg_1[4]),
        .O(q3_reg_3[4]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2146[4]_i_2 
       (.I0(q2_reg_16[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q3_reg_0[4]),
        .I3(q2_reg_1[4]),
        .I4(reg_21301),
        .I5(q2_reg_0[2]),
        .O(\reg_2146[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00080808080808)) 
    \reg_2146[4]_i_3 
       (.I0(reg_21461),
        .I1(DOBDO[1]),
        .I2(reg_2146111_out),
        .I3(DOADO[4]),
        .I4(q2_reg_16[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\reg_2146[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE2E2E2)) 
    \reg_2146[5]_i_1 
       (.I0(\reg_2146[5]_i_2_n_0 ),
        .I1(\reg_2146_reg[0]_0 ),
        .I2(\reg_2146[5]_i_3_n_0 ),
        .I3(reg_2146111_out),
        .I4(q3_reg_1[5]),
        .O(q3_reg_3[5]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2146[5]_i_2 
       (.I0(q2_reg_16[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q3_reg_0[5]),
        .I3(q2_reg_1[5]),
        .I4(reg_21301),
        .I5(q2_reg_0[3]),
        .O(\reg_2146[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00080808080808)) 
    \reg_2146[5]_i_3 
       (.I0(reg_21461),
        .I1(DOBDO[2]),
        .I2(reg_2146111_out),
        .I3(DOADO[5]),
        .I4(q2_reg_16[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\reg_2146[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE2E2E2)) 
    \reg_2146[6]_i_1 
       (.I0(\reg_2146[6]_i_2_n_0 ),
        .I1(\reg_2146_reg[0]_0 ),
        .I2(\reg_2146[6]_i_3_n_0 ),
        .I3(reg_2146111_out),
        .I4(q3_reg_1[6]),
        .O(q3_reg_3[6]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2146[6]_i_2 
       (.I0(q2_reg_16[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q3_reg_0[6]),
        .I3(q2_reg_1[6]),
        .I4(reg_21301),
        .I5(q2_reg_0[4]),
        .O(\reg_2146[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00080808080808)) 
    \reg_2146[6]_i_3 
       (.I0(reg_21461),
        .I1(DOBDO[3]),
        .I2(reg_2146111_out),
        .I3(DOADO[6]),
        .I4(q2_reg_16[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\reg_2146[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE2E2E2)) 
    \reg_2146[7]_i_2 
       (.I0(\reg_2146[7]_i_4_n_0 ),
        .I1(\reg_2146_reg[0]_0 ),
        .I2(\reg_2146[7]_i_6_n_0 ),
        .I3(reg_2146111_out),
        .I4(q3_reg_1[7]),
        .O(q3_reg_3[7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \reg_2146[7]_i_4 
       (.I0(q2_reg_16[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(q3_reg_0[7]),
        .I3(q2_reg_1[7]),
        .I4(reg_21301),
        .I5(q2_reg_0[5]),
        .O(\reg_2146[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F00080808080808)) 
    \reg_2146[7]_i_6 
       (.I0(reg_21461),
        .I1(DOBDO[4]),
        .I2(reg_2146111_out),
        .I3(DOADO[7]),
        .I4(q2_reg_16[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\reg_2146[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2155[0]_i_1 
       (.I0(\reg_2155[0]_i_2_n_0 ),
        .I1(reg_21461),
        .I2(reg_2146111_out),
        .I3(DOADO[0]),
        .I4(q3_reg_0[0]),
        .O(q0_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2155[0]_i_2 
       (.I0(reg_21551),
        .I1(DOBDO[0]),
        .I2(q2_reg_0[0]),
        .I3(reg_215518_out),
        .I4(q3_reg_1[0]),
        .O(\reg_2155[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2155[1]_i_1 
       (.I0(\reg_2155[1]_i_2_n_0 ),
        .I1(reg_21461),
        .I2(reg_2146111_out),
        .I3(DOADO[1]),
        .I4(q3_reg_0[1]),
        .O(q0_reg_0[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2155[1]_i_2 
       (.I0(reg_21551),
        .I1(clefia_s0_q1[1]),
        .I2(\^q2_reg [1]),
        .I3(reg_215518_out),
        .I4(q3_reg_1[1]),
        .O(\reg_2155[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2155[2]_i_1 
       (.I0(\reg_2155[2]_i_2_n_0 ),
        .I1(reg_21461),
        .I2(reg_2146111_out),
        .I3(DOADO[2]),
        .I4(q3_reg_0[2]),
        .O(q0_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2155[2]_i_2 
       (.I0(reg_21551),
        .I1(clefia_s0_q1[2]),
        .I2(\^q2_reg [2]),
        .I3(reg_215518_out),
        .I4(q3_reg_1[2]),
        .O(\reg_2155[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2155[3]_i_1 
       (.I0(\reg_2155[3]_i_2_n_0 ),
        .I1(reg_21461),
        .I2(reg_2146111_out),
        .I3(DOADO[3]),
        .I4(q3_reg_0[3]),
        .O(q0_reg_0[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2155[3]_i_2 
       (.I0(reg_21551),
        .I1(clefia_s0_q1[3]),
        .I2(q2_reg_0[1]),
        .I3(reg_215518_out),
        .I4(q3_reg_1[3]),
        .O(\reg_2155[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2155[4]_i_1 
       (.I0(\reg_2155[4]_i_2_n_0 ),
        .I1(reg_21461),
        .I2(reg_2146111_out),
        .I3(DOADO[4]),
        .I4(q3_reg_0[4]),
        .O(q0_reg_0[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2155[4]_i_2 
       (.I0(reg_21551),
        .I1(DOBDO[1]),
        .I2(q2_reg_0[2]),
        .I3(reg_215518_out),
        .I4(q3_reg_1[4]),
        .O(\reg_2155[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2155[5]_i_1 
       (.I0(\reg_2155[5]_i_2_n_0 ),
        .I1(reg_21461),
        .I2(reg_2146111_out),
        .I3(DOADO[5]),
        .I4(q3_reg_0[5]),
        .O(q0_reg_0[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2155[5]_i_2 
       (.I0(reg_21551),
        .I1(DOBDO[2]),
        .I2(q2_reg_0[3]),
        .I3(reg_215518_out),
        .I4(q3_reg_1[5]),
        .O(\reg_2155[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2155[6]_i_1 
       (.I0(\reg_2155[6]_i_2_n_0 ),
        .I1(reg_21461),
        .I2(reg_2146111_out),
        .I3(DOADO[6]),
        .I4(q3_reg_0[6]),
        .O(q0_reg_0[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2155[6]_i_2 
       (.I0(reg_21551),
        .I1(DOBDO[3]),
        .I2(q2_reg_0[4]),
        .I3(reg_215518_out),
        .I4(q3_reg_1[6]),
        .O(\reg_2155[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \reg_2155[7]_i_2 
       (.I0(\reg_2155[7]_i_7_n_0 ),
        .I1(reg_21461),
        .I2(reg_2146111_out),
        .I3(DOADO[7]),
        .I4(q3_reg_0[7]),
        .O(q0_reg_0[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2155[7]_i_7 
       (.I0(reg_21551),
        .I1(DOBDO[4]),
        .I2(q2_reg_0[5]),
        .I3(reg_215518_out),
        .I4(q3_reg_1[7]),
        .O(\reg_2155[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2163[0]_i_1 
       (.I0(q2_reg_0[0]),
        .I1(reg_2146111_out),
        .I2(q3_reg_0[0]),
        .I3(reg_215518_out),
        .I4(\reg_2163[0]_i_2_n_0 ),
        .O(q2_reg_3[0]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2163[0]_i_2 
       (.I0(DOADO[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q2_reg_16[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q2_reg_16[6]),
        .I5(DOBDO[0]),
        .O(\reg_2163[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2163[1]_i_1 
       (.I0(\^q2_reg [1]),
        .I1(reg_2146111_out),
        .I2(q3_reg_0[1]),
        .I3(reg_215518_out),
        .I4(\reg_2163[1]_i_2_n_0 ),
        .O(q2_reg_3[1]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2163[1]_i_2 
       (.I0(DOADO[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q2_reg_16[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q2_reg_16[6]),
        .I5(clefia_s0_q1[1]),
        .O(\reg_2163[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2163[2]_i_1 
       (.I0(\^q2_reg [2]),
        .I1(reg_2146111_out),
        .I2(q3_reg_0[2]),
        .I3(reg_215518_out),
        .I4(\reg_2163[2]_i_2_n_0 ),
        .O(q2_reg_3[2]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2163[2]_i_2 
       (.I0(DOADO[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q2_reg_16[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q2_reg_16[6]),
        .I5(clefia_s0_q1[2]),
        .O(\reg_2163[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2163[3]_i_1 
       (.I0(q2_reg_0[1]),
        .I1(reg_2146111_out),
        .I2(q3_reg_0[3]),
        .I3(reg_215518_out),
        .I4(\reg_2163[3]_i_2_n_0 ),
        .O(q2_reg_3[3]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2163[3]_i_2 
       (.I0(DOADO[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q2_reg_16[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q2_reg_16[6]),
        .I5(clefia_s0_q1[3]),
        .O(\reg_2163[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2163[4]_i_1 
       (.I0(q2_reg_0[2]),
        .I1(reg_2146111_out),
        .I2(q3_reg_0[4]),
        .I3(reg_215518_out),
        .I4(\reg_2163[4]_i_2_n_0 ),
        .O(q2_reg_3[4]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2163[4]_i_2 
       (.I0(DOADO[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q2_reg_16[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q2_reg_16[6]),
        .I5(DOBDO[1]),
        .O(\reg_2163[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2163[5]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(reg_2146111_out),
        .I2(q3_reg_0[5]),
        .I3(reg_215518_out),
        .I4(\reg_2163[5]_i_2_n_0 ),
        .O(q2_reg_3[5]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2163[5]_i_2 
       (.I0(DOADO[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q2_reg_16[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q2_reg_16[6]),
        .I5(DOBDO[2]),
        .O(\reg_2163[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2163[6]_i_1 
       (.I0(q2_reg_0[4]),
        .I1(reg_2146111_out),
        .I2(q3_reg_0[6]),
        .I3(reg_215518_out),
        .I4(\reg_2163[6]_i_2_n_0 ),
        .O(q2_reg_3[6]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2163[6]_i_2 
       (.I0(DOADO[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q2_reg_16[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q2_reg_16[6]),
        .I5(DOBDO[3]),
        .O(\reg_2163[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2163[7]_i_2 
       (.I0(q2_reg_0[5]),
        .I1(reg_2146111_out),
        .I2(q3_reg_0[7]),
        .I3(reg_215518_out),
        .I4(\reg_2163[7]_i_3_n_0 ),
        .O(q2_reg_3[7]));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2163[7]_i_3 
       (.I0(DOADO[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(q2_reg_16[5]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q2_reg_16[6]),
        .I5(DOBDO[4]),
        .O(\reg_2163[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_2185[7]_i_3 
       (.I0(q2_reg_16[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address312_out));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2191[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(reg_2146111_out),
        .I2(DOADO[0]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q2_reg_0[0]),
        .O(q0_reg_1[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2191[1]_i_1 
       (.I0(clefia_s0_q1[1]),
        .I1(reg_2146111_out),
        .I2(DOADO[1]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\^q2_reg [1]),
        .O(q0_reg_1[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2191[2]_i_1 
       (.I0(clefia_s0_q1[2]),
        .I1(reg_2146111_out),
        .I2(DOADO[2]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\^q2_reg [2]),
        .O(q0_reg_1[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2191[3]_i_1 
       (.I0(clefia_s0_q1[3]),
        .I1(reg_2146111_out),
        .I2(DOADO[3]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q2_reg_0[1]),
        .O(q0_reg_1[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2191[4]_i_1 
       (.I0(DOBDO[1]),
        .I1(reg_2146111_out),
        .I2(DOADO[4]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q2_reg_0[2]),
        .O(q0_reg_1[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2191[5]_i_1 
       (.I0(DOBDO[2]),
        .I1(reg_2146111_out),
        .I2(DOADO[5]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q2_reg_0[3]),
        .O(q0_reg_1[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2191[6]_i_1 
       (.I0(DOBDO[3]),
        .I1(reg_2146111_out),
        .I2(DOADO[6]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q2_reg_0[4]),
        .O(q0_reg_1[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \reg_2191[7]_i_2 
       (.I0(DOBDO[4]),
        .I1(reg_2146111_out),
        .I2(DOADO[7]),
        .I3(q2_reg_16[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q2_reg_0[5]),
        .O(q0_reg_1[7]));
  LUT6 #(
    .INIT(64'hAACCAACCAACCACCC)) 
    \reg_2202[0]_i_1 
       (.I0(DOADO[0]),
        .I1(DOBDO[0]),
        .I2(q2_reg_16[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg_16[8]),
        .I5(q2_reg_16[7]),
        .O(q0_reg_2[0]));
  LUT6 #(
    .INIT(64'hAACCAACCAACCACCC)) 
    \reg_2202[1]_i_1 
       (.I0(DOADO[1]),
        .I1(clefia_s0_q1[1]),
        .I2(q2_reg_16[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg_16[8]),
        .I5(q2_reg_16[7]),
        .O(q0_reg_2[1]));
  LUT6 #(
    .INIT(64'hAACCAACCAACCACCC)) 
    \reg_2202[2]_i_1 
       (.I0(DOADO[2]),
        .I1(clefia_s0_q1[2]),
        .I2(q2_reg_16[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg_16[8]),
        .I5(q2_reg_16[7]),
        .O(q0_reg_2[2]));
  LUT6 #(
    .INIT(64'hAACCAACCAACCACCC)) 
    \reg_2202[3]_i_1 
       (.I0(DOADO[3]),
        .I1(clefia_s0_q1[3]),
        .I2(q2_reg_16[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg_16[8]),
        .I5(q2_reg_16[7]),
        .O(q0_reg_2[3]));
  LUT6 #(
    .INIT(64'hAACCAACCAACCACCC)) 
    \reg_2202[4]_i_1 
       (.I0(DOADO[4]),
        .I1(DOBDO[1]),
        .I2(q2_reg_16[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg_16[8]),
        .I5(q2_reg_16[7]),
        .O(q0_reg_2[4]));
  LUT6 #(
    .INIT(64'hAACCAACCAACCACCC)) 
    \reg_2202[5]_i_1 
       (.I0(DOADO[5]),
        .I1(DOBDO[2]),
        .I2(q2_reg_16[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg_16[8]),
        .I5(q2_reg_16[7]),
        .O(q0_reg_2[5]));
  LUT6 #(
    .INIT(64'hAACCAACCAACCACCC)) 
    \reg_2202[6]_i_1 
       (.I0(DOADO[6]),
        .I1(DOBDO[3]),
        .I2(q2_reg_16[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg_16[8]),
        .I5(q2_reg_16[7]),
        .O(q0_reg_2[6]));
  LUT6 #(
    .INIT(64'hAACCAACCAACCACCC)) 
    \reg_2202[7]_i_2 
       (.I0(DOADO[7]),
        .I1(DOBDO[4]),
        .I2(q2_reg_16[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(q2_reg_16[8]),
        .I5(q2_reg_16[7]),
        .O(q0_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_10_reg_27374[5]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[3]),
        .O(q2_reg_11[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_146_reg_28553[1]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[0]),
        .O(q3_reg_18[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_146_reg_28553[2]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[1]),
        .I2(q3_reg_0[7]),
        .O(q3_reg_18[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_146_reg_28553[3]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[2]),
        .I2(q3_reg_0[7]),
        .O(q3_reg_17[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_190_reg_29172[1]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[4]),
        .O(q0_reg_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_190_reg_29172[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[0]),
        .I2(DOBDO[3]),
        .O(q0_reg_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_190_reg_29172[3]_i_1 
       (.I0(DOBDO[2]),
        .I1(DOBDO[4]),
        .I2(clefia_s0_q1[1]),
        .I3(DOBDO[3]),
        .O(q0_reg_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_194_reg_29194[1]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[7]),
        .O(q0_reg_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_194_reg_29194[2]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[0]),
        .I2(DOADO[6]),
        .O(q0_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_194_reg_29194[3]_i_1 
       (.I0(DOADO[5]),
        .I1(DOADO[7]),
        .I2(DOADO[1]),
        .I3(DOADO[6]),
        .O(q0_reg_5[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_194_reg_29194[4]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[2]),
        .I2(DOADO[7]),
        .O(q0_reg_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_26_reg_27505[1]_i_1 
       (.I0(q2_reg_1[6]),
        .I1(q2_reg_1[0]),
        .O(q2_reg_14[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_26_reg_27505[2]_i_1 
       (.I0(q2_reg_1[6]),
        .I1(q2_reg_1[1]),
        .I2(q2_reg_1[7]),
        .O(q2_reg_14[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_274_reg_29890[1]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[7]),
        .O(q3_reg_17[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_274_reg_29890[2]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[0]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_17[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_274_reg_29890[3]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[7]),
        .I2(q3_reg_0[1]),
        .I3(q3_reg_0[6]),
        .O(q3_reg_17[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_306_reg_29970[1]_i_1 
       (.I0(q2_reg_0[4]),
        .I1(q2_reg_0[0]),
        .O(q2_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_306_reg_29970[2]_i_1 
       (.I0(q2_reg_0[4]),
        .I1(\^q2_reg [1]),
        .I2(q2_reg_0[5]),
        .O(q2_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_306_reg_29970[3]_i_1 
       (.I0(q2_reg_0[4]),
        .I1(\^q2_reg [2]),
        .I2(q2_reg_0[5]),
        .O(q2_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_30_reg_27707[1]_i_1 
       (.I0(q2_reg_1[5]),
        .I1(q2_reg_1[7]),
        .O(q2_reg_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_30_reg_27707[2]_i_1 
       (.I0(q2_reg_1[5]),
        .I1(q2_reg_1[0]),
        .I2(q2_reg_1[6]),
        .O(q2_reg_11[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_30_reg_27707[3]_i_1 
       (.I0(q2_reg_1[5]),
        .I1(q2_reg_1[7]),
        .I2(q2_reg_1[1]),
        .I3(q2_reg_1[6]),
        .O(q2_reg_11[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_30_reg_27707[4]_i_1 
       (.I0(q2_reg_1[6]),
        .I1(q2_reg_1[2]),
        .I2(q2_reg_1[7]),
        .O(q2_reg_11[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_354_reg_30638[1]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_0[5]),
        .O(q2_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_354_reg_30638[2]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_0[0]),
        .I2(q2_reg_0[4]),
        .O(q2_reg_8[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_354_reg_30638[3]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(q2_reg_0[5]),
        .I2(\^q2_reg [1]),
        .I3(q2_reg_0[4]),
        .O(q2_reg_8[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_382_reg_30686[1]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[0]),
        .O(q0_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_382_reg_30686[2]_i_1 
       (.I0(DOADO[6]),
        .I1(DOADO[1]),
        .I2(DOADO[7]),
        .O(q0_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_386_reg_30702[1]_i_1 
       (.I0(DOBDO[3]),
        .I1(DOBDO[0]),
        .O(q0_reg_11[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_386_reg_30702[2]_i_1 
       (.I0(DOBDO[3]),
        .I1(clefia_s0_q1[1]),
        .I2(DOBDO[4]),
        .O(q0_reg_11[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_386_reg_30702[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(clefia_s0_q1[2]),
        .I2(DOBDO[4]),
        .O(q0_reg_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_430_reg_31261[5]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[3]),
        .O(q0_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_160_reg_29862[2]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[1]),
        .O(q3_reg_13[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_160_reg_29862[3]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[2]),
        .O(q3_reg_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_169_reg_29744[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(clefia_s0_q1[3]),
        .O(q0_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_16_reg_27701[2]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[1]),
        .O(q2_reg_13[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_16_reg_27701[3]_i_1 
       (.I0(q2_reg_1[7]),
        .I1(q2_reg_1[2]),
        .O(q2_reg_13[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_229_reg_30680[2]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[1]),
        .O(q0_reg_17[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_229_reg_30680[3]_i_1 
       (.I0(DOADO[7]),
        .I1(DOADO[2]),
        .O(q0_reg_17[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_231_reg_30696[2]_i_1 
       (.I0(DOBDO[4]),
        .I1(clefia_s0_q1[1]),
        .O(q0_reg_9[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_231_reg_30696[3]_i_1 
       (.I0(DOBDO[4]),
        .I1(clefia_s0_q1[2]),
        .O(q0_reg_9[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_85_reg_28515[2]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(\^q2_reg [1]),
        .O(q2_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_85_reg_28515[3]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(\^q2_reg [2]),
        .O(q2_reg_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_87_reg_28547[2]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[1]),
        .O(q3_reg_19[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_87_reg_28547[3]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[2]),
        .O(q3_reg_19[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1058_reg_31301[0]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_1058_reg_31301_reg[4] [7]),
        .O(q0_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1058_reg_31301[1]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_1058_reg_31301_reg[4] [0]),
        .O(q0_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_1058_reg_31301[2]_i_1 
       (.I0(DOADO[1]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [1]),
        .I3(\xor_ln124_1058_reg_31301_reg[4] [7]),
        .O(q0_reg_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_1058_reg_31301[3]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [2]),
        .I3(\xor_ln124_1058_reg_31301_reg[4] [7]),
        .O(q0_reg_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_1058_reg_31301[4]_i_1 
       (.I0(DOADO[3]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [3]),
        .I3(\xor_ln124_1058_reg_31301_reg[4] [7]),
        .O(q0_reg_3[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1058_reg_31301[5]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_1058_reg_31301_reg[4] [4]),
        .O(q0_reg_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1058_reg_31301[6]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_1058_reg_31301_reg[4] [5]),
        .O(q0_reg_3[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1058_reg_31301[7]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_1058_reg_31301_reg[4] [6]),
        .O(q0_reg_3[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[2]_i_1 
       (.I0(\xor_ln124_108_reg_28405_reg[7] [2]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [2]),
        .I2(\xor_ln124_108_reg_28405_reg[5] [0]),
        .I3(\xor_ln124_108_reg_28405[2]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [2]),
        .I5(\xor_ln124_108_reg_28405_reg[5]_0 [0]),
        .O(\xor_ln124_44_reg_27717_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[2]_i_2 
       (.I0(q3_reg_i_44_1[2]),
        .I1(x_assign_55_reg_28279[2]),
        .I2(q2_reg_i_41_1[1]),
        .I3(q2_reg_i_114_0[1]),
        .I4(q3_reg_i_40_0[0]),
        .I5(or_ln134_48_fu_8794_p3[2]),
        .O(\xor_ln124_108_reg_28405[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[5]_i_1 
       (.I0(\xor_ln124_108_reg_28405_reg[7] [5]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [5]),
        .I2(\xor_ln124_108_reg_28405_reg[5] [3]),
        .I3(\xor_ln124_108_reg_28405[5]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [5]),
        .I5(\xor_ln124_108_reg_28405_reg[5]_0 [3]),
        .O(\xor_ln124_44_reg_27717_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[5]_i_2 
       (.I0(or_ln134_38_fu_8630_p3[7]),
        .I1(x_assign_55_reg_28279[5]),
        .I2(or_ln134_50_fu_8806_p3[6]),
        .I3(or_ln134_48_fu_8794_p3[6]),
        .I4(x_assign_73_reg_28327[1]),
        .I5(or_ln134_48_fu_8794_p3[5]),
        .O(\xor_ln124_108_reg_28405[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[6]_i_1 
       (.I0(\xor_ln124_108_reg_28405_reg[7] [6]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [6]),
        .I2(x_assign_52_reg_28257[4]),
        .I3(\xor_ln124_108_reg_28405[6]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [6]),
        .I5(x_assign_55_reg_28279[4]),
        .O(\xor_ln124_44_reg_27717_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[6]_i_2 
       (.I0(or_ln134_38_fu_8630_p3[0]),
        .I1(x_assign_55_reg_28279[6]),
        .I2(or_ln134_50_fu_8806_p3[7]),
        .I3(or_ln134_48_fu_8794_p3[7]),
        .I4(x_assign_73_reg_28327[2]),
        .I5(or_ln134_48_fu_8794_p3[6]),
        .O(\xor_ln124_108_reg_28405[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[7]_i_1 
       (.I0(\xor_ln124_108_reg_28405_reg[7] [7]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [7]),
        .I2(x_assign_52_reg_28257[5]),
        .I3(\xor_ln124_108_reg_28405[7]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [7]),
        .I5(x_assign_55_reg_28279[5]),
        .O(\xor_ln124_44_reg_27717_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_108_reg_28405[7]_i_2 
       (.I0(or_ln134_38_fu_8630_p3[1]),
        .I1(x_assign_55_reg_28279[7]),
        .I2(or_ln134_50_fu_8806_p3[0]),
        .I3(or_ln134_48_fu_8794_p3[0]),
        .I4(x_assign_73_reg_28327[3]),
        .I5(or_ln134_48_fu_8794_p3[7]),
        .O(\xor_ln124_108_reg_28405[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[1]_i_1 
       (.I0(\xor_ln124_110_reg_28415_reg[7] [1]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [1]),
        .I2(x_assign_52_reg_28257[7]),
        .I3(\xor_ln124_110_reg_28415[1]_i_2_n_0 ),
        .I4(\xor_ln124_110_reg_28415_reg[7]_0 [1]),
        .I5(x_assign_55_reg_28279[7]),
        .O(\reg_2178_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[1]_i_2 
       (.I0(x_assign_57_reg_28295[1]),
        .I1(x_assign_52_reg_28257[1]),
        .I2(q2_reg_i_41_1[0]),
        .I3(q2_reg_i_114_0[0]),
        .I4(or_ln134_50_fu_8806_p3[1]),
        .I5(or_ln134_49_fu_8800_p3[0]),
        .O(\xor_ln124_110_reg_28415[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[7]_i_1 
       (.I0(\xor_ln124_110_reg_28415_reg[7] [7]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [7]),
        .I2(x_assign_52_reg_28257[5]),
        .I3(\xor_ln124_110_reg_28415[7]_i_2_n_0 ),
        .I4(\xor_ln124_110_reg_28415_reg[7]_0 [7]),
        .I5(x_assign_55_reg_28279[5]),
        .O(\reg_2178_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_110_reg_28415[7]_i_2 
       (.I0(x_assign_57_reg_28295[5]),
        .I1(x_assign_52_reg_28257[7]),
        .I2(or_ln134_50_fu_8806_p3[0]),
        .I3(or_ln134_48_fu_8794_p3[0]),
        .I4(or_ln134_50_fu_8806_p3[7]),
        .I5(or_ln134_49_fu_8800_p3[6]),
        .O(\xor_ln124_110_reg_28415[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[0]_i_1 
       (.I0(\xor_ln124_124_reg_28593_reg[7]_0 [0]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [0]),
        .I2(x_assign_64_reg_28445[6]),
        .I3(\xor_ln124_124_reg_28593[0]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [0]),
        .I5(x_assign_67_reg_28467[6]),
        .O(\xor_ln124_60_reg_27867_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[0]_i_2 
       (.I0(x_assign_66_reg_28461[0]),
        .I1(x_assign_67_reg_28467[0]),
        .I2(or_ln134_56_fu_9926_p3[1]),
        .I3(or_ln134_58_fu_9938_p3[1]),
        .I4(or_ln134_56_fu_9926_p3[0]),
        .I5(x_assign_85_reg_28515),
        .O(\xor_ln124_124_reg_28593[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[1]_i_1 
       (.I0(\xor_ln124_124_reg_28593_reg[7]_0 [1]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [1]),
        .I2(x_assign_64_reg_28445[7]),
        .I3(\xor_ln124_124_reg_28593[1]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [1]),
        .I5(x_assign_67_reg_28467[7]),
        .O(\xor_ln124_60_reg_27867_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[1]_i_2 
       (.I0(x_assign_66_reg_28461[1]),
        .I1(x_assign_67_reg_28467[1]),
        .I2(\xor_ln124_126_reg_28603_reg[3]_0 [0]),
        .I3(\xor_ln124_126_reg_28603_reg[3]_1 [0]),
        .I4(or_ln134_56_fu_9926_p3[1]),
        .I5(or_ln134_55_fu_9920_p3[0]),
        .O(\xor_ln124_124_reg_28593[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[2]_i_1 
       (.I0(\xor_ln124_124_reg_28593_reg[7]_0 [2]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [2]),
        .I2(\xor_ln124_124_reg_28593_reg[5] [0]),
        .I3(\xor_ln124_124_reg_28593[2]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [2]),
        .I5(\xor_ln124_124_reg_28593_reg[5]_0 [0]),
        .O(\xor_ln124_60_reg_27867_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[2]_i_2 
       (.I0(x_assign_66_reg_28461[2]),
        .I1(x_assign_67_reg_28467[2]),
        .I2(\xor_ln124_126_reg_28603_reg[3]_0 [1]),
        .I3(\xor_ln124_126_reg_28603_reg[3]_1 [1]),
        .I4(or_ln134_56_fu_9926_p3[2]),
        .I5(or_ln134_55_fu_9920_p3[1]),
        .O(\xor_ln124_124_reg_28593[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[3]_i_1 
       (.I0(\xor_ln124_124_reg_28593_reg[7]_0 [3]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [3]),
        .I2(\xor_ln124_124_reg_28593_reg[5] [1]),
        .I3(\xor_ln124_124_reg_28593[3]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [3]),
        .I5(\xor_ln124_124_reg_28593_reg[5]_0 [1]),
        .O(\xor_ln124_60_reg_27867_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[3]_i_2 
       (.I0(x_assign_66_reg_28461[3]),
        .I1(x_assign_67_reg_28467[3]),
        .I2(\xor_ln124_126_reg_28603_reg[3]_0 [2]),
        .I3(\xor_ln124_126_reg_28603_reg[3]_1 [2]),
        .I4(or_ln134_56_fu_9926_p3[3]),
        .I5(or_ln134_55_fu_9920_p3[2]),
        .O(\xor_ln124_124_reg_28593[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[5]_i_1 
       (.I0(\xor_ln124_124_reg_28593_reg[7]_0 [5]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [5]),
        .I2(\xor_ln124_124_reg_28593_reg[5] [3]),
        .I3(\xor_ln124_124_reg_28593[5]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [5]),
        .I5(\xor_ln124_124_reg_28593_reg[5]_0 [3]),
        .O(\xor_ln124_60_reg_27867_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[5]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[5]),
        .I1(x_assign_67_reg_28467[5]),
        .I2(or_ln134_56_fu_9926_p3[6]),
        .I3(or_ln134_58_fu_9938_p3[6]),
        .I4(or_ln134_56_fu_9926_p3[5]),
        .I5(or_ln134_55_fu_9920_p3[4]),
        .O(\xor_ln124_124_reg_28593[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[7]_i_1 
       (.I0(\xor_ln124_124_reg_28593_reg[7]_0 [7]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [7]),
        .I2(x_assign_64_reg_28445[5]),
        .I3(\xor_ln124_124_reg_28593[7]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [7]),
        .I5(x_assign_67_reg_28467[5]),
        .O(\xor_ln124_60_reg_27867_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_124_reg_28593[7]_i_2 
       (.I0(x_assign_66_reg_28461[5]),
        .I1(x_assign_67_reg_28467[7]),
        .I2(or_ln134_56_fu_9926_p3[0]),
        .I3(or_ln134_58_fu_9938_p3[0]),
        .I4(or_ln134_56_fu_9926_p3[7]),
        .I5(or_ln134_55_fu_9920_p3[6]),
        .O(\xor_ln124_124_reg_28593[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[1]_i_1 
       (.I0(\xor_ln124_126_reg_28603_reg[7]_0 [1]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [1]),
        .I2(x_assign_64_reg_28445[7]),
        .I3(\xor_ln124_126_reg_28603[1]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [1]),
        .I5(x_assign_67_reg_28467[7]),
        .O(\xor_ln124_62_reg_27872_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[1]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[3] [1]),
        .I1(x_assign_64_reg_28445[1]),
        .I2(x_assign_87_reg_28547[0]),
        .I3(or_ln134_58_fu_9938_p3[1]),
        .I4(\xor_ln124_126_reg_28603_reg[3]_0 [0]),
        .I5(\xor_ln124_126_reg_28603_reg[3]_1 [0]),
        .O(\xor_ln124_126_reg_28603[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[2]_i_1 
       (.I0(\xor_ln124_126_reg_28603_reg[7]_0 [2]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [2]),
        .I2(\xor_ln124_124_reg_28593_reg[5] [0]),
        .I3(\xor_ln124_126_reg_28603[2]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [2]),
        .I5(\xor_ln124_124_reg_28593_reg[5]_0 [0]),
        .O(\xor_ln124_62_reg_27872_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[2]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[3] [2]),
        .I1(x_assign_64_reg_28445[2]),
        .I2(q2_reg_i_37_0[0]),
        .I3(or_ln134_58_fu_9938_p3[2]),
        .I4(\xor_ln124_126_reg_28603_reg[3]_0 [1]),
        .I5(\xor_ln124_126_reg_28603_reg[3]_1 [1]),
        .O(\xor_ln124_126_reg_28603[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[3]_i_1 
       (.I0(\xor_ln124_126_reg_28603_reg[7]_0 [3]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [3]),
        .I2(\xor_ln124_124_reg_28593_reg[5] [1]),
        .I3(\xor_ln124_126_reg_28603[3]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [3]),
        .I5(\xor_ln124_124_reg_28593_reg[5]_0 [1]),
        .O(\xor_ln124_62_reg_27872_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[3]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[3] [3]),
        .I1(x_assign_64_reg_28445[3]),
        .I2(q2_reg_i_37_0[1]),
        .I3(or_ln134_58_fu_9938_p3[3]),
        .I4(\xor_ln124_126_reg_28603_reg[3]_0 [2]),
        .I5(\xor_ln124_126_reg_28603_reg[3]_1 [2]),
        .O(\xor_ln124_126_reg_28603[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[6]_i_1 
       (.I0(\xor_ln124_126_reg_28603_reg[7]_0 [6]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [6]),
        .I2(x_assign_64_reg_28445[4]),
        .I3(\xor_ln124_126_reg_28603[6]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [6]),
        .I5(x_assign_67_reg_28467[4]),
        .O(\xor_ln124_62_reg_27872_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[6]_i_2 
       (.I0(or_ln134_45_fu_9756_p3[0]),
        .I1(x_assign_64_reg_28445[6]),
        .I2(x_assign_87_reg_28547[2]),
        .I3(or_ln134_58_fu_9938_p3[6]),
        .I4(or_ln134_56_fu_9926_p3[7]),
        .I5(or_ln134_58_fu_9938_p3[7]),
        .O(\xor_ln124_126_reg_28603[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[7]_i_1 
       (.I0(\xor_ln124_126_reg_28603_reg[7]_0 [7]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [7]),
        .I2(x_assign_64_reg_28445[5]),
        .I3(\xor_ln124_126_reg_28603[7]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [7]),
        .I5(x_assign_67_reg_28467[5]),
        .O(\xor_ln124_62_reg_27872_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_126_reg_28603[7]_i_2 
       (.I0(or_ln134_45_fu_9756_p3[1]),
        .I1(x_assign_64_reg_28445[7]),
        .I2(x_assign_87_reg_28547[3]),
        .I3(or_ln134_58_fu_9938_p3[7]),
        .I4(or_ln134_56_fu_9926_p3[0]),
        .I5(or_ln134_58_fu_9938_p3[0]),
        .O(\xor_ln124_126_reg_28603[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[4]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7] [4]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [4]),
        .I2(or_ln134_51_fu_10876_p3[4]),
        .I3(\xor_ln124_140_reg_28781[4]_i_2_n_0 ),
        .I4(\xor_ln124_140_reg_28781_reg[7] [4]),
        .I5(or_ln134_52_fu_10882_p3[2]),
        .O(\reg_2116_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[4]_i_2 
       (.I0(or_ln134_52_fu_10882_p3[4]),
        .I1(x_assign_78_reg_28649[4]),
        .I2(or_ln134_64_fu_11058_p3[4]),
        .I3(x_assign_96_reg_28697[4]),
        .I4(or_ln134_64_fu_11058_p3[3]),
        .I5(or_ln134_63_fu_11052_p3[4]),
        .O(\xor_ln124_140_reg_28781[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[7]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7] [7]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [7]),
        .I2(or_ln134_51_fu_10876_p3[7]),
        .I3(\xor_ln124_140_reg_28781[7]_i_2_n_0 ),
        .I4(\xor_ln124_140_reg_28781_reg[7] [7]),
        .I5(or_ln134_52_fu_10882_p3[5]),
        .O(\reg_2116_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_140_reg_28781[7]_i_2 
       (.I0(x_assign_79_reg_28655[5]),
        .I1(x_assign_78_reg_28649[7]),
        .I2(x_assign_98_reg_28719[3]),
        .I3(x_assign_96_reg_28697[7]),
        .I4(or_ln134_64_fu_11058_p3[6]),
        .I5(or_ln134_63_fu_11052_p3[7]),
        .O(\xor_ln124_140_reg_28781[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[0]_i_1 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_1 [0]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [0]),
        .I2(or_ln134_51_fu_10876_p3[0]),
        .I3(\xor_ln124_142_reg_28791[0]_i_2_n_0 ),
        .I4(q0_reg_i_105_0[0]),
        .I5(x_assign_79_reg_28655[4]),
        .O(\reg_2170_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[0]_i_2 
       (.I0(q0_reg_i_49__0_0[0]),
        .I1(x_assign_81_reg_28671[0]),
        .I2(x_assign_96_reg_28697[7]),
        .I3(or_ln134_65_fu_11064_p3[0]),
        .I4(or_ln134_64_fu_11058_p3[0]),
        .I5(x_assign_96_reg_28697[0]),
        .O(\xor_ln124_142_reg_28791[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[2]_i_1 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_1 [2]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [2]),
        .I2(or_ln134_51_fu_10876_p3[2]),
        .I3(\xor_ln124_142_reg_28791[2]_i_2_n_0 ),
        .I4(q0_reg_i_105_0[2]),
        .I5(or_ln134_52_fu_10882_p3[0]),
        .O(\reg_2170_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[2]_i_2 
       (.I0(q0_reg_i_49__0_0[2]),
        .I1(x_assign_81_reg_28671[2]),
        .I2(q0_reg_i_45__0_0[0]),
        .I3(or_ln134_65_fu_11064_p3[2]),
        .I4(x_assign_98_reg_28719[1]),
        .I5(x_assign_96_reg_28697[2]),
        .O(\xor_ln124_142_reg_28791[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[6]_i_1 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_1 [6]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [6]),
        .I2(or_ln134_51_fu_10876_p3[6]),
        .I3(\xor_ln124_142_reg_28791[6]_i_2_n_0 ),
        .I4(q0_reg_i_105_0[6]),
        .I5(or_ln134_52_fu_10882_p3[4]),
        .O(\reg_2170_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_142_reg_28791[6]_i_2 
       (.I0(or_ln134_51_fu_10876_p3[0]),
        .I1(x_assign_81_reg_28671[6]),
        .I2(x_assign_96_reg_28697[5]),
        .I3(or_ln134_65_fu_11064_p3[6]),
        .I4(or_ln134_64_fu_11058_p3[6]),
        .I5(x_assign_96_reg_28697[6]),
        .O(\xor_ln124_142_reg_28791[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[1]_i_1 
       (.I0(\xor_ln124_156_reg_28969_reg[7] [1]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I2(\xor_ln124_156_reg_28969_reg[3] [1]),
        .I3(\xor_ln124_156_reg_28969[1]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [1]),
        .I5(x_assign_91_reg_28843[1]),
        .O(\xor_ln124_92_reg_28217_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[1]_i_2 
       (.I0(x_assign_91_reg_28843[5]),
        .I1(x_assign_88_reg_28821[7]),
        .I2(x_assign_110_reg_28907[0]),
        .I3(x_assign_108_reg_28885[1]),
        .I4(or_ln134_72_fu_12190_p3[0]),
        .I5(or_ln134_71_fu_12184_p3[1]),
        .O(\xor_ln124_156_reg_28969[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[2]_i_1 
       (.I0(\xor_ln124_156_reg_28969_reg[7] [2]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I2(\xor_ln124_156_reg_28969_reg[3] [2]),
        .I3(\xor_ln124_156_reg_28969[2]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [2]),
        .I5(x_assign_91_reg_28843[2]),
        .O(\xor_ln124_92_reg_28217_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[2]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[0]),
        .I1(\xor_ln124_156_reg_28969_reg[5] [0]),
        .I2(x_assign_110_reg_28907[1]),
        .I3(x_assign_108_reg_28885[2]),
        .I4(or_ln134_72_fu_12190_p3[1]),
        .I5(or_ln134_71_fu_12184_p3[2]),
        .O(\xor_ln124_156_reg_28969[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[3]_i_1 
       (.I0(\xor_ln124_156_reg_28969_reg[7] [3]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I2(\xor_ln124_156_reg_28969_reg[3] [3]),
        .I3(\xor_ln124_156_reg_28969[3]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [3]),
        .I5(x_assign_91_reg_28843[3]),
        .O(\xor_ln124_92_reg_28217_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[3]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[1]),
        .I1(\xor_ln124_156_reg_28969_reg[5] [1]),
        .I2(x_assign_110_reg_28907[2]),
        .I3(x_assign_108_reg_28885[3]),
        .I4(or_ln134_72_fu_12190_p3[2]),
        .I5(or_ln134_71_fu_12184_p3[3]),
        .O(\xor_ln124_156_reg_28969[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[4]_i_1 
       (.I0(\xor_ln124_156_reg_28969_reg[7] [4]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I2(or_ln134_62_fu_12026_p3[6]),
        .I3(\xor_ln124_156_reg_28969[4]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [4]),
        .I5(or_ln134_60_fu_12014_p3[4]),
        .O(\xor_ln124_92_reg_28217_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[4]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[2]),
        .I1(\xor_ln124_156_reg_28969_reg[5] [2]),
        .I2(or_ln134_72_fu_12190_p3[4]),
        .I3(x_assign_108_reg_28885[4]),
        .I4(or_ln134_72_fu_12190_p3[3]),
        .I5(or_ln134_71_fu_12184_p3[4]),
        .O(\xor_ln124_156_reg_28969[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[5]_i_1 
       (.I0(\xor_ln124_156_reg_28969_reg[7] [5]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I2(or_ln134_62_fu_12026_p3[7]),
        .I3(\xor_ln124_156_reg_28969[5]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [5]),
        .I5(or_ln134_60_fu_12014_p3[5]),
        .O(\xor_ln124_92_reg_28217_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[5]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[3]),
        .I1(\xor_ln124_156_reg_28969_reg[5] [3]),
        .I2(or_ln134_72_fu_12190_p3[5]),
        .I3(x_assign_108_reg_28885[5]),
        .I4(or_ln134_72_fu_12190_p3[4]),
        .I5(or_ln134_71_fu_12184_p3[5]),
        .O(\xor_ln124_156_reg_28969[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[7]_i_1 
       (.I0(\xor_ln124_156_reg_28969_reg[7] [7]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I2(or_ln134_62_fu_12026_p3[1]),
        .I3(\xor_ln124_156_reg_28969[7]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [7]),
        .I5(x_assign_91_reg_28843[5]),
        .O(\xor_ln124_92_reg_28217_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_156_reg_28969[7]_i_2 
       (.I0(or_ln134_60_fu_12014_p3[5]),
        .I1(x_assign_88_reg_28821[5]),
        .I2(x_assign_110_reg_28907[3]),
        .I3(x_assign_108_reg_28885[7]),
        .I4(or_ln134_72_fu_12190_p3[6]),
        .I5(or_ln134_71_fu_12184_p3[7]),
        .O(\xor_ln124_156_reg_28969[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[0]_i_1 
       (.I0(x_assign_122_reg_29080[7]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I2(\xor_ln124_284_reg_30386_reg[7] [0]),
        .I3(\xor_ln124_172_reg_29142_reg[0] ),
        .I4(q3_reg_1[6]),
        .I5(\xor_ln124_172_reg_29142_reg[7]_0 [0]),
        .O(\x_assign_122_reg_29080_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[1]_i_1 
       (.I0(x_assign_122_reg_29080[0]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I2(\xor_ln124_284_reg_30386_reg[7] [1]),
        .I3(\xor_ln124_172_reg_29142_reg[1] ),
        .I4(q3_reg_1[7]),
        .I5(\xor_ln124_172_reg_29142_reg[7]_0 [1]),
        .O(\x_assign_122_reg_29080_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[2]_i_1 
       (.I0(\xor_ln124_173_reg_29148[2]_i_3_n_0 ),
        .I1(\xor_ln124_284_reg_30386_reg[7] [2]),
        .I2(\xor_ln124_172_reg_29142_reg[7]_0 [2]),
        .I3(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I4(\xor_ln124_172_reg_29142_reg[4]_0 [0]),
        .I5(\xor_ln124_172_reg_29142_reg[2] ),
        .O(\x_assign_122_reg_29080_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_172_reg_29142[3]_i_1 
       (.I0(\xor_ln124_172_reg_29142[3]_i_2_n_0 ),
        .I1(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I2(\xor_ln124_172_reg_29142_reg[3] ),
        .O(\x_assign_122_reg_29080_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[3]_i_2 
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_172_reg_29142_reg[4]_0 [1]),
        .I2(\xor_ln124_172_reg_29142_reg[7]_0 [3]),
        .I3(\xor_ln124_284_reg_30386_reg[7] [3]),
        .I4(q3_reg_1[7]),
        .I5(q3_reg_1[1]),
        .O(\xor_ln124_172_reg_29142[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_172_reg_29142[4]_i_1 
       (.I0(\xor_ln124_172_reg_29142[4]_i_2_n_0 ),
        .I1(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I2(\xor_ln124_172_reg_29142_reg[4] ),
        .O(\x_assign_122_reg_29080_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[4]_i_2 
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_172_reg_29142_reg[4]_0 [2]),
        .I2(\xor_ln124_172_reg_29142_reg[7]_0 [4]),
        .I3(\xor_ln124_284_reg_30386_reg[7] [4]),
        .I4(q3_reg_1[7]),
        .I5(q3_reg_1[2]),
        .O(\xor_ln124_172_reg_29142[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[5]_i_1 
       (.I0(q3_reg_10),
        .I1(\xor_ln124_284_reg_30386_reg[7] [5]),
        .I2(\xor_ln124_172_reg_29142_reg[7]_0 [5]),
        .I3(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I4(x_assign_122_reg_29080[4]),
        .I5(\xor_ln124_172_reg_29142_reg[5] ),
        .O(\x_assign_122_reg_29080_reg[6] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[6]_i_1 
       (.I0(x_assign_122_reg_29080[5]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I2(\xor_ln124_284_reg_30386_reg[7] [6]),
        .I3(\xor_ln124_172_reg_29142_reg[6] ),
        .I4(q3_reg_1[4]),
        .I5(\xor_ln124_172_reg_29142_reg[7]_0 [6]),
        .O(\x_assign_122_reg_29080_reg[6] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_172_reg_29142[7]_i_1 
       (.I0(x_assign_122_reg_29080[6]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I2(\xor_ln124_284_reg_30386_reg[7] [7]),
        .I3(\xor_ln124_172_reg_29142_reg[7]_1 ),
        .I4(q3_reg_1[5]),
        .I5(\xor_ln124_172_reg_29142_reg[7]_0 [7]),
        .O(\x_assign_122_reg_29080_reg[6] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[0]_i_1 
       (.I0(or_ln134_81_fu_13329_p3[1]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [0]),
        .I2(x_assign_102_reg_29021[0]),
        .I3(\xor_ln124_173_reg_29148[0]_i_2_n_0 ),
        .I4(\xor_ln124_293_reg_30727_reg[7]_0 [0]),
        .I5(\xor_ln124_173_reg_29148_reg[7]_0 [0]),
        .O(\tmp_413_reg_29107_reg[0] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[0]_i_2 
       (.I0(x_assign_102_reg_29021[4]),
        .I1(x_assign_103_reg_29027[0]),
        .I2(q3_reg_1[6]),
        .I3(q3_reg_1[7]),
        .I4(or_ln134_69_fu_13075_p3[0]),
        .I5(x_assign_122_reg_29080[7]),
        .O(\xor_ln124_173_reg_29148[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[1]_i_1 
       (.I0(\xor_ln124_175_reg_29160_reg[3] [0]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [1]),
        .I2(x_assign_102_reg_29021[1]),
        .I3(\xor_ln124_173_reg_29148[1]_i_2_n_0 ),
        .I4(\xor_ln124_293_reg_30727_reg[7]_0 [1]),
        .I5(\xor_ln124_173_reg_29148_reg[7]_0 [1]),
        .O(\tmp_413_reg_29107_reg[0] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[1]_i_2 
       (.I0(x_assign_102_reg_29021[5]),
        .I1(x_assign_103_reg_29027[1]),
        .I2(q3_reg_1[7]),
        .I3(q3_reg_1[0]),
        .I4(or_ln134_69_fu_13075_p3[1]),
        .I5(x_assign_122_reg_29080[0]),
        .O(\xor_ln124_173_reg_29148[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[2]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[2] ),
        .I1(\xor_ln124_173_reg_29148_reg[7] [2]),
        .I2(\xor_ln124_173_reg_29148[2]_i_3_n_0 ),
        .I3(q3_reg_13[0]),
        .I4(or_ln134_69_fu_13075_p3[2]),
        .I5(\xor_ln124_172_reg_29142_reg[4]_0 [0]),
        .O(\tmp_413_reg_29107_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_173_reg_29148[2]_i_3 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[0]),
        .O(\xor_ln124_173_reg_29148[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[3]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[7]_0 [3]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [3]),
        .I2(\xor_ln124_173_reg_29148_reg[3] ),
        .I3(\xor_ln124_173_reg_29148_reg[7] [3]),
        .I4(\xor_ln124_175_reg_29160_reg[3] [2]),
        .I5(\xor_ln124_173_reg_29148[3]_i_3_n_0 ),
        .O(\tmp_413_reg_29107_reg[0] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[3]_i_3 
       (.I0(or_ln134_69_fu_13075_p3[3]),
        .I1(or_ln134_70_fu_13081_p3[1]),
        .I2(q3_reg_1[1]),
        .I3(q3_reg_1[2]),
        .I4(\xor_ln124_172_reg_29142_reg[4]_0 [1]),
        .I5(q3_reg_1[6]),
        .O(\xor_ln124_173_reg_29148[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[4]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[7]_0 [4]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [4]),
        .I2(\xor_ln124_173_reg_29148_reg[4] ),
        .I3(\xor_ln124_173_reg_29148_reg[7] [4]),
        .I4(or_ln134_81_fu_13329_p3[5]),
        .I5(\xor_ln124_173_reg_29148[4]_i_3_n_0 ),
        .O(\tmp_413_reg_29107_reg[0] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[4]_i_3 
       (.I0(or_ln134_69_fu_13075_p3[4]),
        .I1(or_ln134_70_fu_13081_p3[2]),
        .I2(q3_reg_1[2]),
        .I3(q3_reg_1[3]),
        .I4(\xor_ln124_172_reg_29142_reg[4]_0 [2]),
        .I5(q3_reg_1[6]),
        .O(\xor_ln124_173_reg_29148[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[5]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[7]_0 [5]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [5]),
        .I2(\xor_ln124_173_reg_29148_reg[5] ),
        .I3(\xor_ln124_173_reg_29148_reg[7] [5]),
        .I4(or_ln134_81_fu_13329_p3[6]),
        .I5(\xor_ln124_173_reg_29148[5]_i_3_n_0 ),
        .O(\tmp_413_reg_29107_reg[0] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[5]_i_3 
       (.I0(or_ln134_69_fu_13075_p3[5]),
        .I1(or_ln134_70_fu_13081_p3[3]),
        .I2(q3_reg_1[3]),
        .I3(q3_reg_1[4]),
        .I4(x_assign_122_reg_29080[4]),
        .I5(q3_reg_1[7]),
        .O(\xor_ln124_173_reg_29148[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[6]_i_1 
       (.I0(or_ln134_81_fu_13329_p3[7]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [6]),
        .I2(x_assign_102_reg_29021[4]),
        .I3(\xor_ln124_173_reg_29148[6]_i_2_n_0 ),
        .I4(\xor_ln124_293_reg_30727_reg[7]_0 [6]),
        .I5(\xor_ln124_173_reg_29148_reg[7]_0 [6]),
        .O(\tmp_413_reg_29107_reg[0] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[6]_i_2 
       (.I0(or_ln134_70_fu_13081_p3[4]),
        .I1(x_assign_103_reg_29027[6]),
        .I2(q3_reg_1[4]),
        .I3(q3_reg_1[5]),
        .I4(or_ln134_69_fu_13075_p3[6]),
        .I5(x_assign_122_reg_29080[5]),
        .O(\xor_ln124_173_reg_29148[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[7]_i_1 
       (.I0(or_ln134_81_fu_13329_p3[0]),
        .I1(\xor_ln124_173_reg_29148_reg[7] [7]),
        .I2(x_assign_102_reg_29021[5]),
        .I3(\xor_ln124_173_reg_29148[7]_i_2_n_0 ),
        .I4(\xor_ln124_293_reg_30727_reg[7]_0 [7]),
        .I5(\xor_ln124_173_reg_29148_reg[7]_0 [7]),
        .O(\tmp_413_reg_29107_reg[0] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_173_reg_29148[7]_i_2 
       (.I0(or_ln134_70_fu_13081_p3[5]),
        .I1(x_assign_103_reg_29027[7]),
        .I2(q3_reg_1[5]),
        .I3(q3_reg_1[6]),
        .I4(or_ln134_69_fu_13075_p3[7]),
        .I5(x_assign_122_reg_29080[6]),
        .O(\xor_ln124_173_reg_29148[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[0]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [0]),
        .I1(\xor_ln124_174_reg_29154_reg[7] [0]),
        .I2(x_assign_103_reg_29027[6]),
        .I3(\xor_ln124_174_reg_29154[0]_i_2_n_0 ),
        .I4(\xor_ln124_174_reg_29154_reg[3] [0]),
        .I5(x_assign_100_reg_29005[0]),
        .O(\reg_2123_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[0]_i_2 
       (.I0(q3_reg_1[0]),
        .I1(x_assign_100_reg_29005[6]),
        .I2(or_ln134_82_fu_13335_p3[0]),
        .I3(x_assign_122_reg_29080[0]),
        .I4(x_assign_120_reg_29074[3]),
        .I5(or_ln134_81_fu_13329_p3[0]),
        .O(\xor_ln124_174_reg_29154[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[1]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [1]),
        .I1(\xor_ln124_174_reg_29154_reg[7] [1]),
        .I2(x_assign_103_reg_29027[7]),
        .I3(\xor_ln124_174_reg_29154[1]_i_2_n_0 ),
        .I4(\xor_ln124_174_reg_29154_reg[3] [1]),
        .I5(x_assign_100_reg_29005[1]),
        .O(\reg_2123_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[1]_i_2 
       (.I0(q3_reg_1[1]),
        .I1(x_assign_100_reg_29005[7]),
        .I2(x_assign_120_reg_29074[0]),
        .I3(x_assign_122_reg_29080[1]),
        .I4(or_ln134_82_fu_13335_p3[0]),
        .I5(or_ln134_81_fu_13329_p3[1]),
        .O(\xor_ln124_174_reg_29154[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[2]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [2]),
        .I1(\xor_ln124_174_reg_29154_reg[7] [2]),
        .I2(\xor_ln124_174_reg_29154_reg[5] [0]),
        .I3(\xor_ln124_174_reg_29154[2]_i_2_n_0 ),
        .I4(\xor_ln124_174_reg_29154_reg[3] [2]),
        .I5(x_assign_100_reg_29005[2]),
        .O(\reg_2123_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[2]_i_2 
       (.I0(q3_reg_1[2]),
        .I1(\xor_ln124_174_reg_29154_reg[5]_0 [0]),
        .I2(x_assign_120_reg_29074[1]),
        .I3(x_assign_122_reg_29080[2]),
        .I4(or_ln134_82_fu_13335_p3[1]),
        .I5(or_ln134_81_fu_13329_p3[2]),
        .O(\xor_ln124_174_reg_29154[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[3]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [3]),
        .I1(\xor_ln124_174_reg_29154_reg[7] [3]),
        .I2(\xor_ln124_174_reg_29154_reg[5] [1]),
        .I3(\xor_ln124_174_reg_29154[3]_i_2_n_0 ),
        .I4(\xor_ln124_174_reg_29154_reg[3] [3]),
        .I5(x_assign_100_reg_29005[3]),
        .O(\reg_2123_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[3]_i_2 
       (.I0(q3_reg_1[3]),
        .I1(\xor_ln124_174_reg_29154_reg[5]_0 [1]),
        .I2(x_assign_120_reg_29074[2]),
        .I3(x_assign_122_reg_29080[3]),
        .I4(or_ln134_82_fu_13335_p3[2]),
        .I5(or_ln134_81_fu_13329_p3[3]),
        .O(\xor_ln124_174_reg_29154[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[4]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [4]),
        .I1(\xor_ln124_174_reg_29154_reg[7] [4]),
        .I2(\xor_ln124_174_reg_29154_reg[5] [2]),
        .I3(\xor_ln124_174_reg_29154[4]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13075_p3[6]),
        .I5(x_assign_100_reg_29005[4]),
        .O(\reg_2123_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[4]_i_2 
       (.I0(q3_reg_1[4]),
        .I1(\xor_ln124_174_reg_29154_reg[5]_0 [2]),
        .I2(or_ln134_82_fu_13335_p3[4]),
        .I3(x_assign_122_reg_29080[4]),
        .I4(or_ln134_82_fu_13335_p3[3]),
        .I5(or_ln134_81_fu_13329_p3[4]),
        .O(\xor_ln124_174_reg_29154[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[5]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [5]),
        .I1(\xor_ln124_174_reg_29154_reg[7] [5]),
        .I2(\xor_ln124_174_reg_29154_reg[5] [3]),
        .I3(\xor_ln124_174_reg_29154[5]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13075_p3[7]),
        .I5(x_assign_100_reg_29005[5]),
        .O(\reg_2123_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[5]_i_2 
       (.I0(q3_reg_1[5]),
        .I1(\xor_ln124_174_reg_29154_reg[5]_0 [3]),
        .I2(or_ln134_82_fu_13335_p3[5]),
        .I3(x_assign_122_reg_29080[5]),
        .I4(or_ln134_82_fu_13335_p3[4]),
        .I5(or_ln134_81_fu_13329_p3[5]),
        .O(\xor_ln124_174_reg_29154[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[6]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [6]),
        .I1(\xor_ln124_174_reg_29154_reg[7] [6]),
        .I2(x_assign_103_reg_29027[4]),
        .I3(\xor_ln124_174_reg_29154[6]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13075_p3[0]),
        .I5(x_assign_100_reg_29005[6]),
        .O(\reg_2123_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[6]_i_2 
       (.I0(q3_reg_1[6]),
        .I1(x_assign_100_reg_29005[4]),
        .I2(or_ln134_82_fu_13335_p3[6]),
        .I3(x_assign_122_reg_29080[6]),
        .I4(or_ln134_82_fu_13335_p3[5]),
        .I5(or_ln134_81_fu_13329_p3[6]),
        .O(\xor_ln124_174_reg_29154[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[7]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [7]),
        .I1(\xor_ln124_174_reg_29154_reg[7] [7]),
        .I2(x_assign_103_reg_29027[5]),
        .I3(\xor_ln124_174_reg_29154[7]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13075_p3[1]),
        .I5(x_assign_100_reg_29005[7]),
        .O(\reg_2123_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_174_reg_29154[7]_i_2 
       (.I0(q3_reg_1[7]),
        .I1(x_assign_100_reg_29005[5]),
        .I2(x_assign_120_reg_29074[3]),
        .I3(x_assign_122_reg_29080[7]),
        .I4(or_ln134_82_fu_13335_p3[6]),
        .I5(or_ln134_81_fu_13329_p3[7]),
        .O(\xor_ln124_174_reg_29154[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[0]_i_1 
       (.I0(\xor_ln124_175_reg_29160_reg[7] [0]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [0]),
        .I2(x_assign_102_reg_29021[4]),
        .I3(\xor_ln124_175_reg_29160[0]_i_2_n_0 ),
        .I4(\xor_ln124_174_reg_29154_reg[3] [0]),
        .I5(x_assign_100_reg_29005[0]),
        .O(\xor_ln124_111_reg_28420_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[0]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_1 [0]),
        .I1(or_ln134_69_fu_13075_p3[0]),
        .I2(x_assign_120_reg_29074[3]),
        .I3(or_ln134_81_fu_13329_p3[0]),
        .I4(or_ln134_81_fu_13329_p3[1]),
        .I5(q3_reg_1[7]),
        .O(\xor_ln124_175_reg_29160[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[1]_i_1 
       (.I0(\xor_ln124_175_reg_29160_reg[7] [1]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [1]),
        .I2(x_assign_102_reg_29021[5]),
        .I3(\xor_ln124_175_reg_29160[1]_i_2_n_0 ),
        .I4(\xor_ln124_174_reg_29154_reg[3] [1]),
        .I5(x_assign_100_reg_29005[1]),
        .O(\xor_ln124_111_reg_28420_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[1]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_1 [1]),
        .I1(or_ln134_69_fu_13075_p3[1]),
        .I2(or_ln134_82_fu_13335_p3[0]),
        .I3(or_ln134_81_fu_13329_p3[1]),
        .I4(\xor_ln124_175_reg_29160_reg[3] [0]),
        .I5(q3_reg_1[0]),
        .O(\xor_ln124_175_reg_29160[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[2]_i_1 
       (.I0(xor_ln124_151_fu_13189_p2[2]),
        .I1(q3_reg_13[0]),
        .I2(or_ln134_81_fu_13329_p3[2]),
        .I3(or_ln134_82_fu_13335_p3[1]),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [2]),
        .I5(\xor_ln124_175_reg_29160_reg[3] [1]),
        .O(\xor_ln124_111_reg_28420_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[2]_i_2 
       (.I0(\xor_ln124_175_reg_29160_reg[7] [2]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [2]),
        .I2(or_ln134_70_fu_13081_p3[0]),
        .I3(or_ln134_69_fu_13075_p3[2]),
        .I4(\xor_ln124_174_reg_29154_reg[3] [2]),
        .I5(x_assign_100_reg_29005[2]),
        .O(xor_ln124_151_fu_13189_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[3]_i_1 
       (.I0(\xor_ln124_175_reg_29160[3]_i_2_n_0 ),
        .I1(q3_reg_13[1]),
        .I2(or_ln134_81_fu_13329_p3[3]),
        .I3(or_ln134_82_fu_13335_p3[2]),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [3]),
        .I5(\xor_ln124_175_reg_29160_reg[3] [2]),
        .O(\xor_ln124_111_reg_28420_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[3]_i_2 
       (.I0(\xor_ln124_175_reg_29160_reg[7] [3]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [3]),
        .I2(or_ln134_70_fu_13081_p3[1]),
        .I3(or_ln134_69_fu_13075_p3[3]),
        .I4(\xor_ln124_174_reg_29154_reg[3] [3]),
        .I5(x_assign_100_reg_29005[3]),
        .O(\xor_ln124_175_reg_29160[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[4]_i_1 
       (.I0(\xor_ln124_175_reg_29160[4]_i_2_n_0 ),
        .I1(q3_reg_10),
        .I2(or_ln134_81_fu_13329_p3[4]),
        .I3(or_ln134_82_fu_13335_p3[3]),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [4]),
        .I5(or_ln134_81_fu_13329_p3[5]),
        .O(\xor_ln124_111_reg_28420_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[4]_i_2 
       (.I0(\xor_ln124_175_reg_29160_reg[7] [4]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [4]),
        .I2(or_ln134_70_fu_13081_p3[2]),
        .I3(or_ln134_69_fu_13075_p3[4]),
        .I4(or_ln134_69_fu_13075_p3[6]),
        .I5(x_assign_100_reg_29005[4]),
        .O(\xor_ln124_175_reg_29160[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[5]_i_1 
       (.I0(\xor_ln124_175_reg_29160_reg[7] [5]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [5]),
        .I2(or_ln134_70_fu_13081_p3[3]),
        .I3(\xor_ln124_175_reg_29160[5]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13075_p3[7]),
        .I5(x_assign_100_reg_29005[5]),
        .O(\xor_ln124_111_reg_28420_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[5]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_1 [5]),
        .I1(or_ln134_69_fu_13075_p3[5]),
        .I2(or_ln134_82_fu_13335_p3[4]),
        .I3(or_ln134_81_fu_13329_p3[5]),
        .I4(or_ln134_81_fu_13329_p3[6]),
        .I5(q3_reg_1[4]),
        .O(\xor_ln124_175_reg_29160[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[6]_i_1 
       (.I0(\xor_ln124_175_reg_29160_reg[7] [6]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [6]),
        .I2(or_ln134_70_fu_13081_p3[4]),
        .I3(\xor_ln124_175_reg_29160[6]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13075_p3[0]),
        .I5(x_assign_100_reg_29005[6]),
        .O(\xor_ln124_111_reg_28420_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[6]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_1 [6]),
        .I1(or_ln134_69_fu_13075_p3[6]),
        .I2(or_ln134_82_fu_13335_p3[5]),
        .I3(or_ln134_81_fu_13329_p3[6]),
        .I4(or_ln134_81_fu_13329_p3[7]),
        .I5(q3_reg_1[5]),
        .O(\xor_ln124_175_reg_29160[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[7]_i_1 
       (.I0(\xor_ln124_175_reg_29160_reg[7] [7]),
        .I1(\xor_ln124_295_reg_30737_reg[7] [7]),
        .I2(or_ln134_70_fu_13081_p3[5]),
        .I3(\xor_ln124_175_reg_29160[7]_i_2_n_0 ),
        .I4(or_ln134_69_fu_13075_p3[1]),
        .I5(x_assign_100_reg_29005[7]),
        .O(\xor_ln124_111_reg_28420_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_175_reg_29160[7]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_1 [7]),
        .I1(or_ln134_69_fu_13075_p3[7]),
        .I2(or_ln134_82_fu_13335_p3[6]),
        .I3(or_ln134_81_fu_13329_p3[7]),
        .I4(or_ln134_81_fu_13329_p3[0]),
        .I5(q3_reg_1[6]),
        .O(\xor_ln124_175_reg_29160[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_181_reg_29382[0]_i_1 
       (.I0(x_assign_126_reg_29315[0]),
        .I1(\xor_ln124_205_reg_29424_reg[7] [0]),
        .I2(x_assign_129_reg_29321[6]),
        .I3(x_assign_126_reg_29315[6]),
        .I4(\xor_ln124_126_reg_28603_reg[7] [0]),
        .I5(q3_reg_1[7]),
        .O(\x_assign_126_reg_29315_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_181_reg_29382[1]_i_1 
       (.I0(x_assign_126_reg_29315[1]),
        .I1(\xor_ln124_205_reg_29424_reg[7] [1]),
        .I2(x_assign_129_reg_29321[7]),
        .I3(x_assign_126_reg_29315[7]),
        .I4(\xor_ln124_126_reg_28603_reg[7] [1]),
        .I5(q3_reg_1[0]),
        .O(\x_assign_126_reg_29315_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_181_reg_29382[2]_i_1 
       (.I0(x_assign_126_reg_29315[2]),
        .I1(\xor_ln124_205_reg_29424_reg[7] [2]),
        .I2(q3_reg_1[1]),
        .I3(\xor_ln124_181_reg_29382_reg[2] ),
        .I4(\xor_ln124_126_reg_28603_reg[7] [2]),
        .I5(q3_reg_1[7]),
        .O(\x_assign_126_reg_29315_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_181_reg_29382[3]_i_1 
       (.I0(x_assign_126_reg_29315[3]),
        .I1(\xor_ln124_205_reg_29424_reg[7] [3]),
        .I2(q3_reg_1[2]),
        .I3(\xor_ln124_181_reg_29382_reg[3] ),
        .I4(\xor_ln124_126_reg_28603_reg[7] [3]),
        .I5(q3_reg_1[7]),
        .O(\x_assign_126_reg_29315_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_181_reg_29382[4]_i_1 
       (.I0(x_assign_126_reg_29315[4]),
        .I1(\xor_ln124_205_reg_29424_reg[7] [4]),
        .I2(q3_reg_1[3]),
        .I3(\xor_ln124_181_reg_29382_reg[4] ),
        .I4(\xor_ln124_126_reg_28603_reg[7] [4]),
        .I5(q3_reg_1[7]),
        .O(\x_assign_126_reg_29315_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_181_reg_29382[5]_i_1 
       (.I0(x_assign_126_reg_29315[5]),
        .I1(\xor_ln124_205_reg_29424_reg[7] [5]),
        .I2(\xor_ln124_181_reg_29382_reg[5] [3]),
        .I3(\xor_ln124_181_reg_29382_reg[5]_0 [3]),
        .I4(\xor_ln124_126_reg_28603_reg[7] [5]),
        .I5(q3_reg_1[4]),
        .O(\x_assign_126_reg_29315_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_181_reg_29382[6]_i_1 
       (.I0(x_assign_126_reg_29315[6]),
        .I1(\xor_ln124_205_reg_29424_reg[7] [6]),
        .I2(x_assign_129_reg_29321[4]),
        .I3(x_assign_126_reg_29315[4]),
        .I4(\xor_ln124_126_reg_28603_reg[7] [6]),
        .I5(q3_reg_1[5]),
        .O(\x_assign_126_reg_29315_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_181_reg_29382[7]_i_1 
       (.I0(x_assign_126_reg_29315[7]),
        .I1(\xor_ln124_205_reg_29424_reg[7] [7]),
        .I2(x_assign_129_reg_29321[5]),
        .I3(x_assign_126_reg_29315[5]),
        .I4(\xor_ln124_126_reg_28603_reg[7] [7]),
        .I5(q3_reg_1[6]),
        .O(\x_assign_126_reg_29315_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_183_reg_29387[0]_i_1 
       (.I0(\xor_ln124_183_reg_29387_reg[7] [0]),
        .I1(q3_reg_1[0]),
        .I2(x_assign_126_reg_29315[6]),
        .I3(x_assign_129_reg_29321[6]),
        .I4(x_assign_129_reg_29321[0]),
        .I5(x_assign_124_reg_29299[0]),
        .O(\xor_ln124_143_reg_28796_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_183_reg_29387[1]_i_1 
       (.I0(\xor_ln124_183_reg_29387_reg[7] [1]),
        .I1(q3_reg_1[1]),
        .I2(x_assign_126_reg_29315[7]),
        .I3(x_assign_129_reg_29321[7]),
        .I4(x_assign_129_reg_29321[1]),
        .I5(x_assign_124_reg_29299[1]),
        .O(\xor_ln124_143_reg_28796_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_183_reg_29387[2]_i_1 
       (.I0(\xor_ln124_183_reg_29387_reg[7] [2]),
        .I1(q3_reg_1[2]),
        .I2(\xor_ln124_181_reg_29382_reg[5]_0 [0]),
        .I3(\xor_ln124_181_reg_29382_reg[5] [0]),
        .I4(x_assign_129_reg_29321[2]),
        .I5(x_assign_124_reg_29299[2]),
        .O(\xor_ln124_143_reg_28796_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_183_reg_29387[3]_i_1 
       (.I0(\xor_ln124_183_reg_29387_reg[7] [3]),
        .I1(q3_reg_1[3]),
        .I2(\xor_ln124_181_reg_29382_reg[5]_0 [1]),
        .I3(\xor_ln124_181_reg_29382_reg[5] [1]),
        .I4(x_assign_129_reg_29321[3]),
        .I5(x_assign_124_reg_29299[3]),
        .O(\xor_ln124_143_reg_28796_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_183_reg_29387[4]_i_1 
       (.I0(\xor_ln124_183_reg_29387_reg[7] [4]),
        .I1(q3_reg_1[4]),
        .I2(\xor_ln124_181_reg_29382_reg[5]_0 [2]),
        .I3(\xor_ln124_181_reg_29382_reg[5] [2]),
        .I4(x_assign_129_reg_29321[4]),
        .I5(or_ln134_83_fu_15573_p3[4]),
        .O(\xor_ln124_143_reg_28796_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_183_reg_29387[5]_i_1 
       (.I0(\xor_ln124_183_reg_29387_reg[7] [5]),
        .I1(q3_reg_1[5]),
        .I2(\xor_ln124_181_reg_29382_reg[5]_0 [3]),
        .I3(\xor_ln124_181_reg_29382_reg[5] [3]),
        .I4(x_assign_129_reg_29321[5]),
        .I5(or_ln134_83_fu_15573_p3[5]),
        .O(\xor_ln124_143_reg_28796_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_183_reg_29387[6]_i_1 
       (.I0(\xor_ln124_183_reg_29387_reg[7] [6]),
        .I1(q3_reg_1[6]),
        .I2(x_assign_126_reg_29315[4]),
        .I3(x_assign_129_reg_29321[4]),
        .I4(x_assign_129_reg_29321[6]),
        .I5(x_assign_124_reg_29299[4]),
        .O(\xor_ln124_143_reg_28796_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_183_reg_29387[7]_i_1 
       (.I0(\xor_ln124_183_reg_29387_reg[7] [7]),
        .I1(q3_reg_1[7]),
        .I2(x_assign_126_reg_29315[5]),
        .I3(x_assign_129_reg_29321[5]),
        .I4(x_assign_129_reg_29321[7]),
        .I5(x_assign_124_reg_29299[5]),
        .O(\xor_ln124_143_reg_28796_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[0]_i_2 
       (.I0(x_assign_114_reg_29182[0]),
        .I1(x_assign_115_reg_29188[6]),
        .I2(q3_reg_1[6]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [7]),
        .I4(x_assign_115_reg_29188[0]),
        .I5(q2_reg_1[0]),
        .O(\x_assign_114_reg_29182_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[1]_i_2 
       (.I0(x_assign_114_reg_29182[1]),
        .I1(x_assign_115_reg_29188[7]),
        .I2(q3_reg_1[7]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [0]),
        .I4(x_assign_115_reg_29188[1]),
        .I5(q2_reg_1[1]),
        .O(\x_assign_114_reg_29182_reg[1] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_188_reg_29270[3]_i_1 
       (.I0(\xor_ln124_188_reg_29270_reg[3] ),
        .I1(\xor_ln124_188_reg_29270[3]_i_3_n_0 ),
        .I2(q3_reg_1[6]),
        .I3(\xor_ln124_191_reg_29288_reg[7] [2]),
        .I4(q2_reg_1[3]),
        .O(q3_reg_14[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[3]_i_3 
       (.I0(q3_reg_1[1]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_286_reg_30396_reg[7] [3]),
        .I3(\xor_ln124_188_reg_29270_reg[4]_0 [0]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [7]),
        .I5(\xor_ln124_47_reg_27735_reg[7]_0 [2]),
        .O(\xor_ln124_188_reg_29270[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_188_reg_29270[4]_i_1 
       (.I0(\xor_ln124_188_reg_29270_reg[4] ),
        .I1(\xor_ln124_188_reg_29270[4]_i_3_n_0 ),
        .I2(q3_reg_1[6]),
        .I3(\xor_ln124_191_reg_29288_reg[7] [3]),
        .I4(q2_reg_1[4]),
        .O(q3_reg_14[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[4]_i_3 
       (.I0(q3_reg_1[2]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_286_reg_30396_reg[7] [4]),
        .I3(\xor_ln124_188_reg_29270_reg[4]_0 [1]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [7]),
        .I5(\xor_ln124_47_reg_27735_reg[7]_0 [3]),
        .O(\xor_ln124_188_reg_29270[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[5]_i_3 
       (.I0(x_assign_115_reg_29188[5]),
        .I1(or_ln134_78_fu_13985_p3[5]),
        .I2(q3_reg_1[3]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [4]),
        .I4(q2_reg_1[5]),
        .I5(q3_reg_1[7]),
        .O(\x_assign_115_reg_29188_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[6]_i_2 
       (.I0(x_assign_114_reg_29182[4]),
        .I1(x_assign_115_reg_29188[4]),
        .I2(q3_reg_1[4]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [5]),
        .I4(x_assign_115_reg_29188[6]),
        .I5(q2_reg_1[6]),
        .O(\x_assign_114_reg_29182_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[7]_i_2 
       (.I0(x_assign_114_reg_29182[5]),
        .I1(x_assign_115_reg_29188[5]),
        .I2(q3_reg_1[5]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I4(x_assign_115_reg_29188[7]),
        .I5(q2_reg_1[7]),
        .O(\x_assign_114_reg_29182_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[0]_i_1 
       (.I0(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I1(q2_reg_1[7]),
        .I2(x_assign_114_reg_29182[4]),
        .I3(\xor_ln124_189_reg_29276[0]_i_2_n_0 ),
        .I4(\xor_ln124_189_reg_29276_reg[7]_0 [0]),
        .I5(or_ln134_77_fu_13979_p3[0]),
        .O(\reg_2146_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[0]_i_2 
       (.I0(x_assign_115_reg_29188[0]),
        .I1(x_assign_114_reg_29182[0]),
        .I2(q3_reg_1[6]),
        .I3(q3_reg_1[7]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [0]),
        .I5(\xor_ln124_191_reg_29288_reg[7] [6]),
        .O(\xor_ln124_189_reg_29276[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[1]_i_1 
       (.I0(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I1(q2_reg_1[0]),
        .I2(x_assign_114_reg_29182[5]),
        .I3(\xor_ln124_189_reg_29276[1]_i_2_n_0 ),
        .I4(\xor_ln124_189_reg_29276_reg[7]_0 [1]),
        .I5(or_ln134_77_fu_13979_p3[1]),
        .O(\reg_2146_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[1]_i_2 
       (.I0(x_assign_115_reg_29188[1]),
        .I1(x_assign_114_reg_29182[1]),
        .I2(q3_reg_1[7]),
        .I3(q3_reg_1[0]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [1]),
        .I5(\xor_ln124_191_reg_29288_reg[7] [7]),
        .O(\xor_ln124_189_reg_29276[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_189_reg_29276[2]_i_1 
       (.I0(\xor_ln124_189_reg_29276[2]_i_2_n_0 ),
        .I1(\xor_ln124_189_reg_29276[2]_i_3_n_0 ),
        .I2(\xor_ln124_191_reg_29288_reg[7] [0]),
        .I3(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I4(\xor_ln124_191_reg_29288_reg[7] [6]),
        .O(\reg_2146_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[2]_i_2 
       (.I0(x_assign_114_reg_29182[2]),
        .I1(or_ln134_78_fu_13985_p3[0]),
        .I2(q2_reg_1[1]),
        .I3(q2_reg_1[7]),
        .I4(x_assign_115_reg_29188[2]),
        .I5(\xor_ln124_47_reg_27735_reg[7]_0 [2]),
        .O(\xor_ln124_189_reg_29276[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[2]_i_3 
       (.I0(q3_reg_1[0]),
        .I1(q3_reg_1[6]),
        .I2(\xor_ln124_189_reg_29276_reg[7]_0 [2]),
        .I3(or_ln134_77_fu_13979_p3[2]),
        .I4(q3_reg_1[7]),
        .I5(q3_reg_1[1]),
        .O(\xor_ln124_189_reg_29276[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_189_reg_29276[3]_i_1 
       (.I0(\xor_ln124_189_reg_29276[3]_i_2_n_0 ),
        .I1(\xor_ln124_189_reg_29276[3]_i_3_n_0 ),
        .I2(\xor_ln124_191_reg_29288_reg[7] [7]),
        .I3(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I4(\xor_ln124_191_reg_29288_reg[7] [6]),
        .O(\reg_2146_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[3]_i_2 
       (.I0(x_assign_114_reg_29182[3]),
        .I1(or_ln134_78_fu_13985_p3[1]),
        .I2(q2_reg_1[2]),
        .I3(q2_reg_1[7]),
        .I4(x_assign_115_reg_29188[3]),
        .I5(\xor_ln124_47_reg_27735_reg[7]_0 [3]),
        .O(\xor_ln124_189_reg_29276[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[3]_i_3 
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [1]),
        .I2(\xor_ln124_189_reg_29276_reg[7]_0 [3]),
        .I3(or_ln134_77_fu_13979_p3[3]),
        .I4(q3_reg_1[1]),
        .I5(q3_reg_1[2]),
        .O(\xor_ln124_189_reg_29276[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_189_reg_29276[4]_i_1 
       (.I0(\xor_ln124_189_reg_29276[4]_i_2_n_0 ),
        .I1(\xor_ln124_189_reg_29276[4]_i_3_n_0 ),
        .I2(\xor_ln124_191_reg_29288_reg[7] [7]),
        .I3(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I4(\xor_ln124_191_reg_29288_reg[7] [6]),
        .O(\reg_2146_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[4]_i_2 
       (.I0(or_ln134_78_fu_13985_p3[4]),
        .I1(or_ln134_78_fu_13985_p3[2]),
        .I2(q2_reg_1[3]),
        .I3(q2_reg_1[7]),
        .I4(x_assign_115_reg_29188[4]),
        .I5(\xor_ln124_47_reg_27735_reg[7]_0 [4]),
        .O(\xor_ln124_189_reg_29276[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[4]_i_3 
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [2]),
        .I2(\xor_ln124_189_reg_29276_reg[7]_0 [4]),
        .I3(or_ln134_77_fu_13979_p3[4]),
        .I4(q3_reg_1[2]),
        .I5(q3_reg_1[3]),
        .O(\xor_ln124_189_reg_29276[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_189_reg_29276[5]_i_1 
       (.I0(xor_ln124_165_fu_14039_p2[5]),
        .I1(q2_reg_1[4]),
        .I2(\xor_ln124_189_reg_29276_reg[5] ),
        .O(\reg_2146_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[5]_i_2 
       (.I0(\xor_ln124_189_reg_29276_reg[7]_0 [5]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I2(or_ln134_78_fu_13985_p3[5]),
        .I3(x_assign_115_reg_29188[5]),
        .I4(or_ln134_77_fu_13979_p3[5]),
        .I5(or_ln134_78_fu_13985_p3[3]),
        .O(xor_ln124_165_fu_14039_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[6]_i_1 
       (.I0(\xor_ln124_189_reg_29276_reg[7] [6]),
        .I1(q2_reg_1[5]),
        .I2(or_ln134_78_fu_13985_p3[4]),
        .I3(\xor_ln124_189_reg_29276[6]_i_2_n_0 ),
        .I4(\xor_ln124_189_reg_29276_reg[7]_0 [6]),
        .I5(or_ln134_77_fu_13979_p3[6]),
        .O(\reg_2146_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[6]_i_2 
       (.I0(x_assign_115_reg_29188[6]),
        .I1(x_assign_114_reg_29182[4]),
        .I2(q3_reg_1[4]),
        .I3(q3_reg_1[5]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I5(\xor_ln124_191_reg_29288_reg[7] [4]),
        .O(\xor_ln124_189_reg_29276[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[7]_i_1 
       (.I0(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I1(q2_reg_1[6]),
        .I2(or_ln134_78_fu_13985_p3[5]),
        .I3(\xor_ln124_189_reg_29276[7]_i_2_n_0 ),
        .I4(\xor_ln124_189_reg_29276_reg[7]_0 [7]),
        .I5(or_ln134_77_fu_13979_p3[7]),
        .O(\reg_2146_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[7]_i_2 
       (.I0(x_assign_115_reg_29188[7]),
        .I1(x_assign_114_reg_29182[5]),
        .I2(q3_reg_1[5]),
        .I3(q3_reg_1[6]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [7]),
        .I5(\xor_ln124_191_reg_29288_reg[7] [5]),
        .O(\xor_ln124_189_reg_29276[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[0]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[2] [0]),
        .I1(x_assign_115_reg_29188[6]),
        .I2(q3_reg_1[0]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [7]),
        .I4(x_assign_112_reg_29166[0]),
        .I5(q2_reg_1[6]),
        .O(\x_assign_117_reg_29204_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[1]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[2] [1]),
        .I1(x_assign_115_reg_29188[7]),
        .I2(q3_reg_1[1]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [0]),
        .I4(x_assign_112_reg_29166[1]),
        .I5(q2_reg_1[7]),
        .O(\x_assign_117_reg_29204_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[3]_i_3 
       (.I0(q2_reg_1[1]),
        .I1(q2_reg_1[7]),
        .I2(\xor_ln124_191_reg_29288_reg[7] [2]),
        .I3(\xor_ln124_173_reg_29148_reg[7] [3]),
        .I4(q3_reg_1[3]),
        .I5(\xor_ln124_47_reg_27735_reg[7]_0 [2]),
        .O(q2_reg_15));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[4]_i_3 
       (.I0(q2_reg_1[2]),
        .I1(q2_reg_1[7]),
        .I2(\xor_ln124_191_reg_29288_reg[7] [3]),
        .I3(\xor_ln124_173_reg_29148_reg[7] [4]),
        .I4(q3_reg_1[4]),
        .I5(\xor_ln124_47_reg_27735_reg[7]_0 [3]),
        .O(q2_reg_12));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[5]_i_3 
       (.I0(or_ln134_75_fu_13967_p3[1]),
        .I1(or_ln134_77_fu_13979_p3[7]),
        .I2(q3_reg_1[5]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [4]),
        .I4(q2_reg_1[7]),
        .I5(q2_reg_1[3]),
        .O(\trunc_ln134_190_reg_29172_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[6]_i_2 
       (.I0(or_ln134_77_fu_13979_p3[0]),
        .I1(x_assign_115_reg_29188[4]),
        .I2(q3_reg_1[6]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [5]),
        .I4(x_assign_112_reg_29166[4]),
        .I5(q2_reg_1[4]),
        .O(\tmp_395_reg_29215_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[7]_i_2 
       (.I0(or_ln134_77_fu_13979_p3[1]),
        .I1(x_assign_115_reg_29188[5]),
        .I2(q3_reg_1[7]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I4(x_assign_112_reg_29166[5]),
        .I5(q2_reg_1[5]),
        .O(\trunc_ln134_197_reg_29210_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[0]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I2(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I3(\xor_ln124_191_reg_29288[0]_i_2_n_0 ),
        .I4(\xor_ln124_191_reg_29288_reg[7] [0]),
        .I5(\xor_ln124_191_reg_29288_reg[7]_1 [0]),
        .O(q3_reg_20[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[0]_i_2 
       (.I0(x_assign_114_reg_29182[4]),
        .I1(or_ln134_77_fu_13979_p3[0]),
        .I2(q2_reg_1[6]),
        .I3(q2_reg_1[7]),
        .I4(\xor_ln124_191_reg_29288_reg[2] [0]),
        .I5(x_assign_112_reg_29166[0]),
        .O(\xor_ln124_191_reg_29288[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[1]_i_1 
       (.I0(q3_reg_1[0]),
        .I1(\xor_ln124_47_reg_27735_reg[7]_0 [7]),
        .I2(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I3(\xor_ln124_191_reg_29288[1]_i_2_n_0 ),
        .I4(\xor_ln124_191_reg_29288_reg[7] [1]),
        .I5(\xor_ln124_191_reg_29288_reg[7]_1 [1]),
        .O(q3_reg_20[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[1]_i_2 
       (.I0(x_assign_114_reg_29182[5]),
        .I1(or_ln134_77_fu_13979_p3[1]),
        .I2(q2_reg_1[7]),
        .I3(q2_reg_1[0]),
        .I4(\xor_ln124_191_reg_29288_reg[2] [1]),
        .I5(x_assign_112_reg_29166[1]),
        .O(\xor_ln124_191_reg_29288[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_191_reg_29288[2]_i_1 
       (.I0(\xor_ln124_191_reg_29288_reg[2]_0 ),
        .I1(\xor_ln124_191_reg_29288[2]_i_3_n_0 ),
        .I2(x_assign_112_reg_29166[2]),
        .I3(q3_reg_1[7]),
        .I4(\xor_ln124_191_reg_29288_reg[2] [2]),
        .O(q3_reg_20[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[2]_i_3 
       (.I0(q2_reg_1[0]),
        .I1(q2_reg_1[6]),
        .I2(q3_reg_1[1]),
        .I3(\xor_ln124_191_reg_29288_reg[7] [2]),
        .I4(q2_reg_1[7]),
        .I5(q2_reg_1[1]),
        .O(\xor_ln124_191_reg_29288[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[3]_i_3 
       (.I0(q2_reg_1[6]),
        .I1(x_assign_112_reg_29166[3]),
        .I2(q3_reg_1[7]),
        .I3(q3_reg_1[2]),
        .I4(q2_reg_1[1]),
        .I5(q2_reg_1[2]),
        .O(q2_reg_10));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[4]_i_3 
       (.I0(q2_reg_1[6]),
        .I1(or_ln134_75_fu_13967_p3[0]),
        .I2(q3_reg_1[7]),
        .I3(q3_reg_1[3]),
        .I4(q2_reg_1[2]),
        .I5(q2_reg_1[3]),
        .O(q2_reg_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[5]_i_3 
       (.I0(or_ln134_77_fu_13979_p3[7]),
        .I1(or_ln134_78_fu_13985_p3[3]),
        .I2(q2_reg_1[3]),
        .I3(q2_reg_1[4]),
        .I4(or_ln134_75_fu_13967_p3[1]),
        .I5(q2_reg_1[7]),
        .O(\trunc_ln134_197_reg_29210_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[6]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(\xor_ln124_47_reg_27735_reg[7]_0 [4]),
        .I2(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I3(\xor_ln124_191_reg_29288[6]_i_2_n_0 ),
        .I4(\xor_ln124_191_reg_29288_reg[7] [6]),
        .I5(\xor_ln124_191_reg_29288_reg[7]_1 [2]),
        .O(q3_reg_20[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[6]_i_2 
       (.I0(or_ln134_78_fu_13985_p3[4]),
        .I1(or_ln134_77_fu_13979_p3[6]),
        .I2(q2_reg_1[4]),
        .I3(q2_reg_1[5]),
        .I4(or_ln134_77_fu_13979_p3[0]),
        .I5(x_assign_112_reg_29166[4]),
        .O(\xor_ln124_191_reg_29288[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[7]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_47_reg_27735_reg[7]_0 [5]),
        .I2(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I3(\xor_ln124_191_reg_29288[7]_i_2_n_0 ),
        .I4(\xor_ln124_191_reg_29288_reg[7] [7]),
        .I5(\xor_ln124_191_reg_29288_reg[7]_1 [3]),
        .O(q3_reg_20[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[7]_i_2 
       (.I0(or_ln134_78_fu_13985_p3[5]),
        .I1(or_ln134_77_fu_13979_p3[7]),
        .I2(q2_reg_1[5]),
        .I3(q2_reg_1[6]),
        .I4(or_ln134_77_fu_13979_p3[1]),
        .I5(x_assign_112_reg_29166[5]),
        .O(\xor_ln124_191_reg_29288[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[1]_i_1 
       (.I0(x_assign_126_reg_29315[1]),
        .I1(q2_reg_i_173_0[1]),
        .I2(q2_reg_i_173_1[1]),
        .I3(\xor_ln124_204_reg_29456[1]_i_2_n_0 ),
        .I4(\xor_ln124_110_reg_28415_reg[7] [1]),
        .I5(q2_reg_i_200_0[1]),
        .O(\x_assign_126_reg_29315_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[1]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[1]),
        .I1(x_assign_124_reg_29299[5]),
        .I2(x_assign_144_reg_29392[0]),
        .I3(x_assign_146_reg_29403[1]),
        .I4(x_assign_146_reg_29403[0]),
        .I5(\xor_ln124_295_reg_30737_reg[7] [1]),
        .O(\xor_ln124_204_reg_29456[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[2]_i_1 
       (.I0(x_assign_126_reg_29315[2]),
        .I1(q2_reg_i_173_0[2]),
        .I2(q2_reg_i_173_1[2]),
        .I3(\xor_ln124_204_reg_29456[2]_i_2_n_0 ),
        .I4(\xor_ln124_110_reg_28415_reg[7] [2]),
        .I5(q2_reg_i_200_0[2]),
        .O(\x_assign_126_reg_29315_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[2]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[2]),
        .I1(or_ln134_83_fu_15573_p3[0]),
        .I2(x_assign_144_reg_29392[1]),
        .I3(x_assign_146_reg_29403[2]),
        .I4(q2_reg_i_111_0[0]),
        .I5(\xor_ln124_295_reg_30737_reg[7] [2]),
        .O(\xor_ln124_204_reg_29456[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[6]_i_1 
       (.I0(x_assign_126_reg_29315[6]),
        .I1(q2_reg_i_173_0[6]),
        .I2(q2_reg_i_173_1[6]),
        .I3(\xor_ln124_204_reg_29456[6]_i_2_n_0 ),
        .I4(\xor_ln124_110_reg_28415_reg[7] [6]),
        .I5(or_ln134_84_fu_15579_p3[0]),
        .O(\x_assign_126_reg_29315_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_204_reg_29456[6]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[6]),
        .I1(or_ln134_83_fu_15573_p3[4]),
        .I2(or_ln134_98_reg_29419[6]),
        .I3(x_assign_146_reg_29403[6]),
        .I4(x_assign_146_reg_29403[5]),
        .I5(\xor_ln124_295_reg_30737_reg[7] [6]),
        .O(\xor_ln124_204_reg_29456[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[0]_i_1 
       (.I0(x_assign_126_reg_29315[0]),
        .I1(q2_reg_0[5]),
        .I2(\xor_ln124_205_reg_29424_reg[7] [0]),
        .I3(\xor_ln124_205_reg_29424[0]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_28603_reg[7] [0]),
        .I5(q3_reg_1[7]),
        .O(\x_assign_126_reg_29315_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[0]_i_2 
       (.I0(x_assign_129_reg_29321[6]),
        .I1(x_assign_126_reg_29315[6]),
        .I2(q3_reg_0[7]),
        .I3(q2_reg_0[4]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [0]),
        .I5(\xor_ln124_191_reg_29288_reg[7] [6]),
        .O(\xor_ln124_205_reg_29424[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[1]_i_1 
       (.I0(x_assign_126_reg_29315[1]),
        .I1(q2_reg_0[0]),
        .I2(\xor_ln124_205_reg_29424_reg[7] [1]),
        .I3(\xor_ln124_205_reg_29424[1]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_28603_reg[7] [1]),
        .I5(q3_reg_1[0]),
        .O(\x_assign_126_reg_29315_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[1]_i_2 
       (.I0(x_assign_129_reg_29321[7]),
        .I1(x_assign_126_reg_29315[7]),
        .I2(q3_reg_0[0]),
        .I3(q2_reg_0[5]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [1]),
        .I5(\xor_ln124_191_reg_29288_reg[7] [7]),
        .O(\xor_ln124_205_reg_29424[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[2]_i_1 
       (.I0(q2_reg_7[0]),
        .I1(\xor_ln124_205_reg_29424[2]_i_2_n_0 ),
        .I2(\xor_ln124_205_reg_29424[2]_i_3_n_0 ),
        .I3(\xor_ln124_205_reg_29424_reg[2] ),
        .I4(x_assign_126_reg_29315[2]),
        .I5(\xor_ln124_126_reg_28603_reg[7] [2]),
        .O(\x_assign_126_reg_29315_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[2]_i_2 
       (.I0(q3_reg_1[1]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_181_reg_29382_reg[5] [0]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [2]),
        .I4(\xor_ln124_205_reg_29424_reg[7] [2]),
        .I5(\xor_ln124_181_reg_29382_reg[5]_0 [0]),
        .O(\xor_ln124_205_reg_29424[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_205_reg_29424[2]_i_3 
       (.I0(q3_reg_0[1]),
        .I1(q3_reg_0[7]),
        .I2(q2_reg_0[0]),
        .I3(q2_reg_0[4]),
        .O(\xor_ln124_205_reg_29424[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[3]_i_1 
       (.I0(x_assign_126_reg_29315[3]),
        .I1(\^q2_reg [2]),
        .I2(\xor_ln124_205_reg_29424_reg[3] ),
        .I3(\xor_ln124_205_reg_29424[3]_i_3_n_0 ),
        .I4(\xor_ln124_126_reg_28603_reg[7] [3]),
        .I5(q3_reg_1[7]),
        .O(\x_assign_126_reg_29315_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[3]_i_3 
       (.I0(\xor_ln124_191_reg_29288_reg[7] [1]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [7]),
        .I2(q2_reg_0[4]),
        .I3(\^q2_reg [1]),
        .I4(q3_reg_0[7]),
        .I5(q3_reg_0[2]),
        .O(\xor_ln124_205_reg_29424[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[4]_i_1 
       (.I0(x_assign_126_reg_29315[4]),
        .I1(q2_reg_0[1]),
        .I2(\xor_ln124_205_reg_29424_reg[4] ),
        .I3(\xor_ln124_205_reg_29424[4]_i_3_n_0 ),
        .I4(\xor_ln124_126_reg_28603_reg[7] [4]),
        .I5(q3_reg_1[7]),
        .O(\x_assign_126_reg_29315_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[4]_i_3 
       (.I0(\xor_ln124_191_reg_29288_reg[7] [2]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [7]),
        .I2(q2_reg_0[4]),
        .I3(\^q2_reg [2]),
        .I4(q3_reg_0[7]),
        .I5(q3_reg_0[3]),
        .O(\xor_ln124_205_reg_29424[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_205_reg_29424[5]_i_1 
       (.I0(\xor_ln124_205_reg_29424[5]_i_2_n_0 ),
        .I1(q2_reg_0[2]),
        .I2(\xor_ln124_205_reg_29424_reg[5] ),
        .O(\x_assign_126_reg_29315_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[5]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[7] [5]),
        .I1(x_assign_126_reg_29315[5]),
        .I2(\xor_ln124_181_reg_29382_reg[5]_0 [3]),
        .I3(\xor_ln124_181_reg_29382_reg[5] [3]),
        .I4(q3_reg_1[4]),
        .I5(\xor_ln124_205_reg_29424_reg[7] [5]),
        .O(\xor_ln124_205_reg_29424[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[6]_i_1 
       (.I0(x_assign_126_reg_29315[6]),
        .I1(q2_reg_0[3]),
        .I2(\xor_ln124_205_reg_29424_reg[7] [6]),
        .I3(\xor_ln124_205_reg_29424[6]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_28603_reg[7] [6]),
        .I5(q3_reg_1[5]),
        .O(\x_assign_126_reg_29315_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[6]_i_2 
       (.I0(x_assign_129_reg_29321[4]),
        .I1(x_assign_126_reg_29315[4]),
        .I2(q3_reg_0[5]),
        .I3(q2_reg_0[2]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I5(\xor_ln124_191_reg_29288_reg[7] [4]),
        .O(\xor_ln124_205_reg_29424[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[7]_i_1 
       (.I0(x_assign_126_reg_29315[7]),
        .I1(q2_reg_0[4]),
        .I2(\xor_ln124_205_reg_29424_reg[7] [7]),
        .I3(\xor_ln124_205_reg_29424[7]_i_2_n_0 ),
        .I4(\xor_ln124_126_reg_28603_reg[7] [7]),
        .I5(q3_reg_1[6]),
        .O(\x_assign_126_reg_29315_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[7]_i_2 
       (.I0(x_assign_129_reg_29321[5]),
        .I1(x_assign_126_reg_29315[5]),
        .I2(q3_reg_0[6]),
        .I3(q2_reg_0[3]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [7]),
        .I5(\xor_ln124_191_reg_29288_reg[7] [5]),
        .O(\xor_ln124_205_reg_29424[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[0]_i_1 
       (.I0(\xor_ln124_206_reg_29461_reg[7] [0]),
        .I1(x_assign_144_reg_29392[3]),
        .I2(\xor_ln124_206_reg_29461_reg[7]_0 [0]),
        .I3(\xor_ln124_206_reg_29461[0]_i_2_n_0 ),
        .I4(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I5(\xor_ln124_206_reg_29461_reg[7]_1 [0]),
        .O(\or_ln134_97_reg_29414_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[0]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[0]),
        .I1(x_assign_124_reg_29299[4]),
        .I2(or_ln134_98_reg_29419[0]),
        .I3(x_assign_146_reg_29403[0]),
        .I4(x_assign_129_reg_29321[0]),
        .I5(x_assign_124_reg_29299[0]),
        .O(\xor_ln124_206_reg_29461[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[4]_i_1 
       (.I0(\xor_ln124_206_reg_29461_reg[7] [4]),
        .I1(or_ln134_98_reg_29419[3]),
        .I2(\xor_ln124_206_reg_29461_reg[7]_0 [4]),
        .I3(\xor_ln124_206_reg_29461[4]_i_2_n_0 ),
        .I4(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I5(\xor_ln124_206_reg_29461_reg[7]_1 [4]),
        .O(\or_ln134_97_reg_29414_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[4]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[4]),
        .I1(or_ln134_83_fu_15573_p3[2]),
        .I2(or_ln134_98_reg_29419[4]),
        .I3(x_assign_146_reg_29403[4]),
        .I4(x_assign_129_reg_29321[4]),
        .I5(or_ln134_83_fu_15573_p3[4]),
        .O(\xor_ln124_206_reg_29461[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[7]_i_1 
       (.I0(\xor_ln124_206_reg_29461_reg[7] [7]),
        .I1(or_ln134_98_reg_29419[6]),
        .I2(\xor_ln124_206_reg_29461_reg[7]_0 [7]),
        .I3(\xor_ln124_206_reg_29461[7]_i_2_n_0 ),
        .I4(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I5(\xor_ln124_206_reg_29461_reg[7]_1 [7]),
        .O(\or_ln134_97_reg_29414_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_206_reg_29461[7]_i_2 
       (.I0(or_ln134_84_fu_15579_p3[7]),
        .I1(or_ln134_83_fu_15573_p3[5]),
        .I2(x_assign_144_reg_29392[3]),
        .I3(x_assign_146_reg_29403[7]),
        .I4(x_assign_129_reg_29321[7]),
        .I5(x_assign_124_reg_29299[5]),
        .O(\xor_ln124_206_reg_29461[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[0]_i_2 
       (.I0(x_assign_126_reg_29315[6]),
        .I1(x_assign_124_reg_29299[0]),
        .I2(q3_reg_0[6]),
        .I3(q2_reg_0[5]),
        .I4(x_assign_129_reg_29321[6]),
        .I5(q3_reg_0[7]),
        .O(\x_assign_126_reg_29315_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[1]_i_2 
       (.I0(x_assign_126_reg_29315[7]),
        .I1(x_assign_124_reg_29299[1]),
        .I2(q3_reg_0[7]),
        .I3(q2_reg_0[0]),
        .I4(x_assign_129_reg_29321[7]),
        .I5(q3_reg_0[0]),
        .O(\x_assign_126_reg_29315_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_207_reg_29430[2]_i_1 
       (.I0(\xor_ln124_207_reg_29430_reg[2] ),
        .I1(\xor_ln124_207_reg_29430[2]_i_3_n_0 ),
        .I2(q3_reg_0[1]),
        .I3(\xor_ln124_191_reg_29288_reg[7] [2]),
        .I4(q3_reg_0[7]),
        .O(q3_reg_8));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[2]_i_3 
       (.I0(q3_reg_0[0]),
        .I1(q3_reg_0[6]),
        .I2(q3_reg_1[2]),
        .I3(\xor_ln124_183_reg_29387_reg[7] [2]),
        .I4(q2_reg_0[5]),
        .I5(\^q2_reg [1]),
        .O(\xor_ln124_207_reg_29430[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[3]_i_3 
       (.I0(q3_reg_0[1]),
        .I1(q3_reg_0[6]),
        .I2(\xor_ln124_191_reg_29288_reg[7] [3]),
        .I3(q3_reg_1[3]),
        .I4(q2_reg_0[5]),
        .I5(\^q2_reg [2]),
        .O(q3_reg_6));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[4]_i_3 
       (.I0(q3_reg_0[2]),
        .I1(q3_reg_0[6]),
        .I2(\xor_ln124_191_reg_29288_reg[7] [4]),
        .I3(q3_reg_1[4]),
        .I4(q2_reg_0[5]),
        .I5(q2_reg_0[1]),
        .O(q3_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[5]_i_3 
       (.I0(\xor_ln124_181_reg_29382_reg[5] [3]),
        .I1(\xor_ln124_181_reg_29382_reg[5]_0 [3]),
        .I2(q3_reg_0[3]),
        .I3(q2_reg_0[2]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_0[7]),
        .O(\trunc_ln134_217_reg_29327_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[6]_i_2 
       (.I0(x_assign_126_reg_29315[4]),
        .I1(x_assign_124_reg_29299[4]),
        .I2(q3_reg_0[4]),
        .I3(q2_reg_0[3]),
        .I4(x_assign_129_reg_29321[4]),
        .I5(q3_reg_0[5]),
        .O(\x_assign_126_reg_29315_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[7]_i_2 
       (.I0(x_assign_126_reg_29315[5]),
        .I1(x_assign_124_reg_29299[5]),
        .I2(q3_reg_0[5]),
        .I3(q2_reg_0[4]),
        .I4(x_assign_129_reg_29321[5]),
        .I5(q3_reg_0[6]),
        .O(\x_assign_126_reg_29315_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[1]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[7] [1]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [1]),
        .I2(x_assign_136_reg_29486[5]),
        .I3(\xor_ln124_220_reg_29634[1]_i_2_n_0 ),
        .I4(q2_reg_i_174_0[1]),
        .I5(or_ln134_92_fu_16557_p3[1]),
        .O(\reg_2138_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[1]_i_2 
       (.I0(x_assign_138_reg_29502[1]),
        .I1(q2_reg_i_120_0[1]),
        .I2(x_assign_156_reg_29550[0]),
        .I3(x_assign_158_reg_29572[1]),
        .I4(or_ln134_103_fu_16727_p3[0]),
        .I5(x_assign_158_reg_29572[0]),
        .O(\xor_ln124_220_reg_29634[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[4]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[7] [4]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [4]),
        .I2(or_ln134_91_fu_16551_p3[2]),
        .I3(\xor_ln124_220_reg_29634[4]_i_2_n_0 ),
        .I4(q2_reg_i_174_0[4]),
        .I5(or_ln134_92_fu_16557_p3[4]),
        .O(\reg_2138_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_220_reg_29634[4]_i_2 
       (.I0(or_ln134_94_fu_16569_p3[4]),
        .I1(or_ln134_92_fu_16557_p3[6]),
        .I2(or_ln134_106_fu_16745_p3[4]),
        .I3(x_assign_158_reg_29572[4]),
        .I4(or_ln134_103_fu_16727_p3[3]),
        .I5(\xor_ln124_220_reg_29634_reg[4] [2]),
        .O(\xor_ln124_220_reg_29634[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[0]_i_1 
       (.I0(\xor_ln124_222_reg_29644_reg[7]_0 [0]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_1 [0]),
        .I2(or_ln134_92_fu_16557_p3[0]),
        .I3(\xor_ln124_222_reg_29644[0]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[0]),
        .I5(x_assign_136_reg_29486[0]),
        .O(\xor_ln124_158_reg_28979_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[0]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[7] [0]),
        .I1(x_assign_136_reg_29486[4]),
        .I2(x_assign_156_reg_29550[3]),
        .I3(or_ln134_105_fu_16739_p3[0]),
        .I4(or_ln134_106_fu_16745_p3[0]),
        .I5(x_assign_158_reg_29572[0]),
        .O(\xor_ln124_222_reg_29644[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[1]_i_1 
       (.I0(\xor_ln124_222_reg_29644_reg[7]_0 [1]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_1 [1]),
        .I2(or_ln134_92_fu_16557_p3[1]),
        .I3(\xor_ln124_222_reg_29644[1]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[1]),
        .I5(x_assign_136_reg_29486[1]),
        .O(\xor_ln124_158_reg_28979_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[1]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[7] [1]),
        .I1(x_assign_136_reg_29486[5]),
        .I2(or_ln134_106_fu_16745_p3[0]),
        .I3(or_ln134_105_fu_16739_p3[1]),
        .I4(x_assign_156_reg_29550[0]),
        .I5(x_assign_158_reg_29572[1]),
        .O(\xor_ln124_222_reg_29644[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[5]_i_1 
       (.I0(\xor_ln124_222_reg_29644_reg[7]_0 [5]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_1 [5]),
        .I2(or_ln134_92_fu_16557_p3[5]),
        .I3(\xor_ln124_222_reg_29644[5]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[5]),
        .I5(or_ln134_91_fu_16551_p3[5]),
        .O(\xor_ln124_158_reg_28979_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[5]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[7] [5]),
        .I1(or_ln134_91_fu_16551_p3[3]),
        .I2(or_ln134_106_fu_16745_p3[4]),
        .I3(or_ln134_105_fu_16739_p3[5]),
        .I4(or_ln134_106_fu_16745_p3[5]),
        .I5(x_assign_158_reg_29572[5]),
        .O(\xor_ln124_222_reg_29644[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[7]_i_1 
       (.I0(\xor_ln124_222_reg_29644_reg[7]_0 [7]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_1 [7]),
        .I2(or_ln134_92_fu_16557_p3[7]),
        .I3(\xor_ln124_222_reg_29644[7]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[7]),
        .I5(x_assign_136_reg_29486[5]),
        .O(\xor_ln124_158_reg_28979_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_222_reg_29644[7]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[7] [7]),
        .I1(or_ln134_91_fu_16551_p3[5]),
        .I2(or_ln134_106_fu_16745_p3[6]),
        .I3(or_ln134_105_fu_16739_p3[7]),
        .I4(x_assign_156_reg_29550[3]),
        .I5(x_assign_158_reg_29572[7]),
        .O(\xor_ln124_222_reg_29644[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[0]_i_1 
       (.I0(\xor_ln124_236_reg_29822_reg[7] [0]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [0]),
        .I2(x_assign_148_reg_29674[4]),
        .I3(\xor_ln124_236_reg_29822[0]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [0]),
        .I5(or_ln134_100_fu_17689_p3[0]),
        .O(\xor_ln124_172_reg_29142_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[0]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[3] [0]),
        .I1(\xor_ln124_236_reg_29822_reg[3]_0 [0]),
        .I2(or_ln134_114_fu_17877_p3[0]),
        .I3(x_assign_170_reg_29760[0]),
        .I4(x_assign_169_reg_29744[4]),
        .I5(x_assign_170_reg_29760[7]),
        .O(\xor_ln124_236_reg_29822[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[1]_i_1 
       (.I0(\xor_ln124_236_reg_29822_reg[7] [1]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [1]),
        .I2(x_assign_148_reg_29674[5]),
        .I3(\xor_ln124_236_reg_29822[1]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [1]),
        .I5(or_ln134_100_fu_17689_p3[1]),
        .O(\xor_ln124_172_reg_29142_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[1]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[3] [1]),
        .I1(\xor_ln124_236_reg_29822_reg[3]_0 [1]),
        .I2(x_assign_168_reg_29738[0]),
        .I3(x_assign_170_reg_29760[1]),
        .I4(x_assign_169_reg_29744[0]),
        .I5(x_assign_170_reg_29760[0]),
        .O(\xor_ln124_236_reg_29822[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[3]_i_1 
       (.I0(\xor_ln124_236_reg_29822_reg[7] [3]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [3]),
        .I2(or_ln134_99_fu_17683_p3[1]),
        .I3(\xor_ln124_236_reg_29822[3]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [3]),
        .I5(or_ln134_100_fu_17689_p3[3]),
        .O(\xor_ln124_172_reg_29142_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[3]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[3] [3]),
        .I1(\xor_ln124_236_reg_29822_reg[3]_0 [3]),
        .I2(x_assign_168_reg_29738[2]),
        .I3(x_assign_170_reg_29760[3]),
        .I4(\xor_ln124_236_reg_29822_reg[4] [1]),
        .I5(\xor_ln124_236_reg_29822_reg[4]_0 [1]),
        .O(\xor_ln124_236_reg_29822[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[4]_i_1 
       (.I0(\xor_ln124_236_reg_29822_reg[7] [4]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [4]),
        .I2(or_ln134_99_fu_17683_p3[2]),
        .I3(\xor_ln124_236_reg_29822[4]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [4]),
        .I5(or_ln134_100_fu_17689_p3[4]),
        .O(\xor_ln124_172_reg_29142_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[4]_i_2 
       (.I0(or_ln134_102_fu_17701_p3[6]),
        .I1(or_ln134_100_fu_17689_p3[6]),
        .I2(or_ln134_114_fu_17877_p3[4]),
        .I3(x_assign_170_reg_29760[4]),
        .I4(\xor_ln124_236_reg_29822_reg[4] [2]),
        .I5(\xor_ln124_236_reg_29822_reg[4]_0 [2]),
        .O(\xor_ln124_236_reg_29822[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[5]_i_1 
       (.I0(\xor_ln124_236_reg_29822_reg[7] [5]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [5]),
        .I2(or_ln134_99_fu_17683_p3[3]),
        .I3(\xor_ln124_236_reg_29822[5]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [5]),
        .I5(or_ln134_100_fu_17689_p3[5]),
        .O(\xor_ln124_172_reg_29142_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[5]_i_2 
       (.I0(or_ln134_102_fu_17701_p3[7]),
        .I1(or_ln134_100_fu_17689_p3[7]),
        .I2(or_ln134_114_fu_17877_p3[5]),
        .I3(x_assign_170_reg_29760[5]),
        .I4(x_assign_169_reg_29744[1]),
        .I5(x_assign_170_reg_29760[4]),
        .O(\xor_ln124_236_reg_29822[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[6]_i_1 
       (.I0(\xor_ln124_236_reg_29822_reg[7] [6]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [6]),
        .I2(or_ln134_99_fu_17683_p3[4]),
        .I3(\xor_ln124_236_reg_29822[6]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [6]),
        .I5(or_ln134_100_fu_17689_p3[6]),
        .O(\xor_ln124_172_reg_29142_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[6]_i_2 
       (.I0(or_ln134_102_fu_17701_p3[0]),
        .I1(or_ln134_100_fu_17689_p3[0]),
        .I2(or_ln134_114_fu_17877_p3[6]),
        .I3(x_assign_170_reg_29760[6]),
        .I4(x_assign_169_reg_29744[2]),
        .I5(x_assign_170_reg_29760[5]),
        .O(\xor_ln124_236_reg_29822[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[7]_i_1 
       (.I0(\xor_ln124_236_reg_29822_reg[7] [7]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [7]),
        .I2(or_ln134_99_fu_17683_p3[5]),
        .I3(\xor_ln124_236_reg_29822[7]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [7]),
        .I5(or_ln134_100_fu_17689_p3[7]),
        .O(\xor_ln124_172_reg_29142_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_236_reg_29822[7]_i_2 
       (.I0(or_ln134_102_fu_17701_p3[1]),
        .I1(or_ln134_100_fu_17689_p3[1]),
        .I2(x_assign_168_reg_29738[3]),
        .I3(x_assign_170_reg_29760[7]),
        .I4(x_assign_169_reg_29744[3]),
        .I5(x_assign_170_reg_29760[6]),
        .O(\xor_ln124_236_reg_29822[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[1]_i_1 
       (.I0(\xor_ln124_110_reg_28415_reg[7] [1]),
        .I1(q3_reg_27[1]),
        .I2(x_assign_153_reg_29712[1]),
        .I3(\xor_ln124_238_reg_29832[1]_i_2_n_0 ),
        .I4(or_ln134_100_fu_17689_p3[1]),
        .I5(x_assign_148_reg_29674[5]),
        .O(\reg_2178_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[1]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[7] [1]),
        .I1(x_assign_148_reg_29674[1]),
        .I2(x_assign_168_reg_29738[0]),
        .I3(x_assign_170_reg_29760[1]),
        .I4(or_ln134_114_fu_17877_p3[0]),
        .I5(or_ln134_113_fu_17871_p3[1]),
        .O(\xor_ln124_238_reg_29832[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[4]_i_1 
       (.I0(\xor_ln124_110_reg_28415_reg[7] [4]),
        .I1(q3_reg_27[4]),
        .I2(x_assign_153_reg_29712[4]),
        .I3(\xor_ln124_238_reg_29832[4]_i_2_n_0 ),
        .I4(or_ln134_100_fu_17689_p3[4]),
        .I5(or_ln134_99_fu_17683_p3[2]),
        .O(\reg_2178_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[4]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[7] [4]),
        .I1(or_ln134_99_fu_17683_p3[4]),
        .I2(or_ln134_114_fu_17877_p3[4]),
        .I3(x_assign_170_reg_29760[4]),
        .I4(or_ln134_114_fu_17877_p3[3]),
        .I5(or_ln134_113_fu_17871_p3[4]),
        .O(\xor_ln124_238_reg_29832[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[5]_i_1 
       (.I0(\xor_ln124_110_reg_28415_reg[7] [5]),
        .I1(q3_reg_27[5]),
        .I2(x_assign_153_reg_29712[5]),
        .I3(\xor_ln124_238_reg_29832[5]_i_2_n_0 ),
        .I4(or_ln134_100_fu_17689_p3[5]),
        .I5(or_ln134_99_fu_17683_p3[3]),
        .O(\reg_2178_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[5]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[7] [5]),
        .I1(or_ln134_99_fu_17683_p3[5]),
        .I2(or_ln134_114_fu_17877_p3[5]),
        .I3(x_assign_170_reg_29760[5]),
        .I4(or_ln134_114_fu_17877_p3[4]),
        .I5(or_ln134_113_fu_17871_p3[5]),
        .O(\xor_ln124_238_reg_29832[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[6]_i_1 
       (.I0(\xor_ln124_110_reg_28415_reg[7] [6]),
        .I1(q3_reg_27[6]),
        .I2(x_assign_153_reg_29712[6]),
        .I3(\xor_ln124_238_reg_29832[6]_i_2_n_0 ),
        .I4(or_ln134_100_fu_17689_p3[6]),
        .I5(or_ln134_99_fu_17683_p3[4]),
        .O(\reg_2178_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_238_reg_29832[6]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[7] [6]),
        .I1(x_assign_148_reg_29674[4]),
        .I2(or_ln134_114_fu_17877_p3[6]),
        .I3(x_assign_170_reg_29760[6]),
        .I4(or_ln134_114_fu_17877_p3[5]),
        .I5(or_ln134_113_fu_17871_p3[6]),
        .O(\xor_ln124_238_reg_29832[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[2]_i_1 
       (.I0(x_assign_162_reg_29878[2]),
        .I1(q3_reg_28[2]),
        .I2(or_ln134_107_fu_18815_p3[0]),
        .I3(\xor_ln124_252_reg_30010[2]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [2]),
        .I5(\xor_ln124_252_reg_30010_reg[7] [2]),
        .O(\x_assign_162_reg_29878_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[2]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [2]),
        .I1(or_ln134_108_fu_18821_p3[2]),
        .I2(x_assign_182_reg_29948[2]),
        .I3(x_assign_180_reg_29926[1]),
        .I4(\xor_ln124_252_reg_30010_reg[4] [0]),
        .I5(or_ln134_119_fu_18991_p3[1]),
        .O(\xor_ln124_252_reg_30010[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[4]_i_1 
       (.I0(or_ln134_110_fu_18833_p3[4]),
        .I1(or_ln134_108_fu_18821_p3[6]),
        .I2(or_ln134_107_fu_18815_p3[2]),
        .I3(\xor_ln124_252_reg_30010[4]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [4]),
        .I5(\xor_ln124_252_reg_30010_reg[7] [4]),
        .O(\x_assign_162_reg_29878_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[4]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [4]),
        .I1(or_ln134_108_fu_18821_p3[4]),
        .I2(x_assign_182_reg_29948[4]),
        .I3(or_ln134_122_fu_19009_p3[4]),
        .I4(\xor_ln124_252_reg_30010_reg[4] [2]),
        .I5(or_ln134_119_fu_18991_p3[3]),
        .O(\xor_ln124_252_reg_30010[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[5]_i_1 
       (.I0(or_ln134_110_fu_18833_p3[5]),
        .I1(or_ln134_108_fu_18821_p3[7]),
        .I2(or_ln134_107_fu_18815_p3[3]),
        .I3(\xor_ln124_252_reg_30010[5]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [5]),
        .I5(\xor_ln124_252_reg_30010_reg[7] [5]),
        .O(\x_assign_162_reg_29878_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[5]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [5]),
        .I1(or_ln134_108_fu_18821_p3[5]),
        .I2(x_assign_182_reg_29948[5]),
        .I3(or_ln134_122_fu_19009_p3[5]),
        .I4(x_assign_182_reg_29948[4]),
        .I5(or_ln134_119_fu_18991_p3[4]),
        .O(\xor_ln124_252_reg_30010[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[7]_i_1 
       (.I0(x_assign_162_reg_29878[5]),
        .I1(or_ln134_108_fu_18821_p3[1]),
        .I2(or_ln134_107_fu_18815_p3[5]),
        .I3(\xor_ln124_252_reg_30010[7]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [7]),
        .I5(\xor_ln124_252_reg_30010_reg[7] [7]),
        .O(\x_assign_162_reg_29878_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_252_reg_30010[7]_i_2 
       (.I0(\xor_ln124_236_reg_29822_reg[7]_0 [7]),
        .I1(or_ln134_108_fu_18821_p3[7]),
        .I2(x_assign_182_reg_29948[7]),
        .I3(x_assign_180_reg_29926[3]),
        .I4(x_assign_182_reg_29948[6]),
        .I5(or_ln134_119_fu_18991_p3[6]),
        .O(\xor_ln124_252_reg_30010[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[5]_i_1 
       (.I0(\xor_ln124_254_reg_30020_reg[7] [5]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_1 [5]),
        .I2(or_ln134_107_fu_18815_p3[3]),
        .I3(\xor_ln124_254_reg_30020[5]_i_2_n_0 ),
        .I4(or_ln134_107_fu_18815_p3[5]),
        .I5(x_assign_165_reg_29900[5]),
        .O(\xor_ln124_190_reg_29282_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[5]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[7] [5]),
        .I1(or_ln134_108_fu_18821_p3[5]),
        .I2(or_ln134_122_fu_19009_p3[4]),
        .I3(or_ln134_121_fu_19003_p3[5]),
        .I4(x_assign_182_reg_29948[5]),
        .I5(or_ln134_122_fu_19009_p3[5]),
        .O(\xor_ln124_254_reg_30020[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[7]_i_1 
       (.I0(\xor_ln124_254_reg_30020_reg[7] [7]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_1 [7]),
        .I2(or_ln134_107_fu_18815_p3[5]),
        .I3(\xor_ln124_254_reg_30020[7]_i_2_n_0 ),
        .I4(x_assign_160_reg_29862[5]),
        .I5(x_assign_165_reg_29900[7]),
        .O(\xor_ln124_190_reg_29282_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_254_reg_30020[7]_i_2 
       (.I0(\xor_ln124_126_reg_28603_reg[7] [7]),
        .I1(or_ln134_108_fu_18821_p3[7]),
        .I2(or_ln134_122_fu_19009_p3[6]),
        .I3(or_ln134_121_fu_19003_p3[7]),
        .I4(x_assign_182_reg_29948[7]),
        .I5(x_assign_180_reg_29926[3]),
        .O(\xor_ln124_254_reg_30020[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[3]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7] [3]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [3]),
        .I2(x_assign_175_reg_30072[3]),
        .I3(\xor_ln124_268_reg_30198[3]_i_2_n_0 ),
        .I4(q0_reg_i_239__0_0[3]),
        .I5(x_assign_174_reg_30066[3]),
        .O(\reg_2116_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[3]_i_2 
       (.I0(or_ln134_116_fu_19953_p3[1]),
        .I1(or_ln134_115_fu_19947_p3[3]),
        .I2(x_assign_194_reg_30136[2]),
        .I3(x_assign_192_reg_30114[3]),
        .I4(or_ln134_127_fu_20123_p3[3]),
        .I5(or_ln134_128_fu_20129_p3[2]),
        .O(\xor_ln124_268_reg_30198[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[6]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7] [6]),
        .I1(\xor_ln124_126_reg_28603_reg[7] [6]),
        .I2(x_assign_175_reg_30072[4]),
        .I3(\xor_ln124_268_reg_30198[6]_i_2_n_0 ),
        .I4(q0_reg_i_239__0_0[6]),
        .I5(x_assign_174_reg_30066[6]),
        .O(\reg_2116_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_268_reg_30198[6]_i_2 
       (.I0(or_ln134_116_fu_19953_p3[4]),
        .I1(or_ln134_115_fu_19947_p3[6]),
        .I2(or_ln134_128_fu_20129_p3[6]),
        .I3(x_assign_192_reg_30114[6]),
        .I4(or_ln134_127_fu_20123_p3[6]),
        .I5(or_ln134_128_fu_20129_p3[5]),
        .O(\xor_ln124_268_reg_30198[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[1]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [1]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [1]),
        .I2(x_assign_175_reg_30072[5]),
        .I3(\xor_ln124_270_reg_30208[1]_i_2_n_0 ),
        .I4(q0_reg_i_101__0_0[1]),
        .I5(or_ln134_115_fu_19947_p3[1]),
        .O(\reg_2123_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[1]_i_2 
       (.I0(x_assign_177_reg_30088[1]),
        .I1(\xor_ln124_270_reg_30208_reg[3] [1]),
        .I2(or_ln134_129_fu_20135_p3[1]),
        .I3(x_assign_192_reg_30114[0]),
        .I4(x_assign_194_reg_30136[0]),
        .I5(x_assign_192_reg_30114[1]),
        .O(\xor_ln124_270_reg_30208[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[3]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [3]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [3]),
        .I2(or_ln134_116_fu_19953_p3[1]),
        .I3(\xor_ln124_270_reg_30208[3]_i_2_n_0 ),
        .I4(q0_reg_i_101__0_0[3]),
        .I5(or_ln134_115_fu_19947_p3[3]),
        .O(\reg_2123_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[3]_i_2 
       (.I0(x_assign_177_reg_30088[3]),
        .I1(\xor_ln124_270_reg_30208_reg[3] [3]),
        .I2(or_ln134_129_fu_20135_p3[3]),
        .I3(\xor_ln124_270_reg_30208_reg[4] [1]),
        .I4(x_assign_194_reg_30136[2]),
        .I5(x_assign_192_reg_30114[3]),
        .O(\xor_ln124_270_reg_30208[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[4]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [4]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [4]),
        .I2(or_ln134_116_fu_19953_p3[2]),
        .I3(\xor_ln124_270_reg_30208[4]_i_2_n_0 ),
        .I4(q0_reg_i_101__0_0[4]),
        .I5(or_ln134_115_fu_19947_p3[4]),
        .O(\reg_2123_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[4]_i_2 
       (.I0(x_assign_177_reg_30088[4]),
        .I1(or_ln134_115_fu_19947_p3[6]),
        .I2(or_ln134_129_fu_20135_p3[4]),
        .I3(\xor_ln124_270_reg_30208_reg[4] [2]),
        .I4(or_ln134_128_fu_20129_p3[4]),
        .I5(x_assign_192_reg_30114[4]),
        .O(\xor_ln124_270_reg_30208[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[6]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7] [6]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [6]),
        .I2(or_ln134_116_fu_19953_p3[4]),
        .I3(\xor_ln124_270_reg_30208[6]_i_2_n_0 ),
        .I4(q0_reg_i_101__0_0[6]),
        .I5(or_ln134_115_fu_19947_p3[6]),
        .O(\reg_2123_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_270_reg_30208[6]_i_2 
       (.I0(x_assign_177_reg_30088[6]),
        .I1(or_ln134_115_fu_19947_p3[0]),
        .I2(or_ln134_129_fu_20135_p3[6]),
        .I3(x_assign_192_reg_30114[5]),
        .I4(or_ln134_128_fu_20129_p3[6]),
        .I5(x_assign_192_reg_30114[6]),
        .O(\xor_ln124_270_reg_30208[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[0]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7]_0 [0]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [0]),
        .I2(x_assign_187_reg_30260[4]),
        .I3(\xor_ln124_284_reg_30386[0]_i_2_n_0 ),
        .I4(\xor_ln124_284_reg_30386_reg[7] [0]),
        .I5(or_ln134_123_fu_21079_p3[0]),
        .O(\xor_ln124_220_reg_29634_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[0]_i_2 
       (.I0(x_assign_186_reg_30254[0]),
        .I1(x_assign_187_reg_30260[0]),
        .I2(x_assign_206_reg_30324[3]),
        .I3(or_ln134_135_fu_21255_p3[0]),
        .I4(x_assign_204_reg_30302[0]),
        .I5(or_ln134_136_fu_21261_p3[0]),
        .O(\xor_ln124_284_reg_30386[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[2]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7]_0 [2]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I2(or_ln134_124_fu_21085_p3[0]),
        .I3(\xor_ln124_284_reg_30386[2]_i_2_n_0 ),
        .I4(\xor_ln124_284_reg_30386_reg[7] [2]),
        .I5(or_ln134_123_fu_21079_p3[2]),
        .O(\xor_ln124_220_reg_29634_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[2]_i_2 
       (.I0(x_assign_186_reg_30254[2]),
        .I1(x_assign_187_reg_30260[2]),
        .I2(or_ln134_136_fu_21261_p3[1]),
        .I3(or_ln134_135_fu_21255_p3[2]),
        .I4(x_assign_204_reg_30302[2]),
        .I5(x_assign_206_reg_30324[1]),
        .O(\xor_ln124_284_reg_30386[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[3]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7]_0 [3]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I2(or_ln134_124_fu_21085_p3[1]),
        .I3(\xor_ln124_284_reg_30386[3]_i_2_n_0 ),
        .I4(\xor_ln124_284_reg_30386_reg[7] [3]),
        .I5(or_ln134_123_fu_21079_p3[3]),
        .O(\xor_ln124_220_reg_29634_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[3]_i_2 
       (.I0(x_assign_186_reg_30254[3]),
        .I1(x_assign_187_reg_30260[3]),
        .I2(or_ln134_136_fu_21261_p3[2]),
        .I3(or_ln134_135_fu_21255_p3[3]),
        .I4(x_assign_204_reg_30302[3]),
        .I5(x_assign_206_reg_30324[2]),
        .O(\xor_ln124_284_reg_30386[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[5]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7]_0 [5]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I2(or_ln134_124_fu_21085_p3[3]),
        .I3(\xor_ln124_284_reg_30386[5]_i_2_n_0 ),
        .I4(\xor_ln124_284_reg_30386_reg[7] [5]),
        .I5(or_ln134_123_fu_21079_p3[5]),
        .O(\xor_ln124_220_reg_29634_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[5]_i_2 
       (.I0(x_assign_186_reg_30254[5]),
        .I1(or_ln134_124_fu_21085_p3[5]),
        .I2(or_ln134_136_fu_21261_p3[4]),
        .I3(or_ln134_135_fu_21255_p3[5]),
        .I4(x_assign_204_reg_30302[5]),
        .I5(or_ln134_136_fu_21261_p3[5]),
        .O(\xor_ln124_284_reg_30386[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[7]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7]_0 [7]),
        .I1(\xor_ln124_189_reg_29276_reg[7] [7]),
        .I2(or_ln134_124_fu_21085_p3[5]),
        .I3(\xor_ln124_284_reg_30386[7]_i_2_n_0 ),
        .I4(\xor_ln124_284_reg_30386_reg[7] [7]),
        .I5(or_ln134_123_fu_21079_p3[7]),
        .O(\xor_ln124_220_reg_29634_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_284_reg_30386[7]_i_2 
       (.I0(x_assign_186_reg_30254[7]),
        .I1(x_assign_187_reg_30260[5]),
        .I2(or_ln134_136_fu_21261_p3[6]),
        .I3(or_ln134_135_fu_21255_p3[7]),
        .I4(x_assign_204_reg_30302[7]),
        .I5(x_assign_206_reg_30324[3]),
        .O(\xor_ln124_284_reg_30386[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[2]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7]_0 [2]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [2]),
        .I2(x_assign_189_reg_30276[2]),
        .I3(\xor_ln124_286_reg_30396[2]_i_2_n_0 ),
        .I4(or_ln134_123_fu_21079_p3[2]),
        .I5(or_ln134_124_fu_21085_p3[0]),
        .O(\xor_ln124_222_reg_29644_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[2]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I1(\xor_ln124_286_reg_30396_reg[3] [2]),
        .I2(x_assign_204_reg_30302[2]),
        .I3(x_assign_206_reg_30324[1]),
        .I4(or_ln134_137_fu_21267_p3[2]),
        .I5(q0_reg_i_46_0[0]),
        .O(\xor_ln124_286_reg_30396[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[3]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7]_0 [3]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [3]),
        .I2(x_assign_189_reg_30276[3]),
        .I3(\xor_ln124_286_reg_30396[3]_i_2_n_0 ),
        .I4(or_ln134_123_fu_21079_p3[3]),
        .I5(or_ln134_124_fu_21085_p3[1]),
        .O(\xor_ln124_222_reg_29644_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[3]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I1(\xor_ln124_286_reg_30396_reg[3] [3]),
        .I2(x_assign_204_reg_30302[3]),
        .I3(x_assign_206_reg_30324[2]),
        .I4(or_ln134_137_fu_21267_p3[3]),
        .I5(q0_reg_i_46_0[1]),
        .O(\xor_ln124_286_reg_30396[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[5]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7]_0 [5]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [5]),
        .I2(x_assign_189_reg_30276[5]),
        .I3(\xor_ln124_286_reg_30396[5]_i_2_n_0 ),
        .I4(or_ln134_123_fu_21079_p3[5]),
        .I5(or_ln134_124_fu_21085_p3[3]),
        .O(\xor_ln124_222_reg_29644_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[5]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I1(or_ln134_123_fu_21079_p3[7]),
        .I2(x_assign_204_reg_30302[5]),
        .I3(or_ln134_136_fu_21261_p3[5]),
        .I4(or_ln134_137_fu_21267_p3[5]),
        .I5(x_assign_204_reg_30302[4]),
        .O(\xor_ln124_286_reg_30396[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[6]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7]_0 [6]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [6]),
        .I2(x_assign_189_reg_30276[6]),
        .I3(\xor_ln124_286_reg_30396[6]_i_2_n_0 ),
        .I4(or_ln134_123_fu_21079_p3[6]),
        .I5(or_ln134_124_fu_21085_p3[4]),
        .O(\xor_ln124_222_reg_29644_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[6]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I1(or_ln134_123_fu_21079_p3[0]),
        .I2(x_assign_204_reg_30302[6]),
        .I3(or_ln134_136_fu_21261_p3[6]),
        .I4(or_ln134_137_fu_21267_p3[6]),
        .I5(x_assign_204_reg_30302[5]),
        .O(\xor_ln124_286_reg_30396[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[7]_i_1 
       (.I0(\xor_ln124_286_reg_30396_reg[7]_0 [7]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [7]),
        .I2(x_assign_189_reg_30276[7]),
        .I3(\xor_ln124_286_reg_30396[7]_i_2_n_0 ),
        .I4(or_ln134_123_fu_21079_p3[7]),
        .I5(or_ln134_124_fu_21085_p3[5]),
        .O(\xor_ln124_222_reg_29644_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_286_reg_30396[7]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I1(or_ln134_123_fu_21079_p3[1]),
        .I2(x_assign_204_reg_30302[7]),
        .I3(x_assign_206_reg_30324[3]),
        .I4(or_ln134_137_fu_21267_p3[7]),
        .I5(x_assign_204_reg_30302[6]),
        .O(\xor_ln124_286_reg_30396[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_30727[0]_i_1 
       (.I0(\xor_ln124_293_reg_30727_reg[7] [0]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [0]),
        .I2(or_ln134_141_fu_23268_p3[0]),
        .I3(x_assign_210_reg_30626[4]),
        .I4(x_assign_211_reg_30632[0]),
        .I5(x_assign_210_reg_30626[0]),
        .O(\xor_ln124_253_reg_30015_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_30727[1]_i_1 
       (.I0(\xor_ln124_293_reg_30727_reg[7] [1]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [1]),
        .I2(or_ln134_141_fu_23268_p3[1]),
        .I3(x_assign_210_reg_30626[5]),
        .I4(x_assign_211_reg_30632[1]),
        .I5(x_assign_210_reg_30626[1]),
        .O(\xor_ln124_253_reg_30015_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_30727[2]_i_1 
       (.I0(\xor_ln124_293_reg_30727_reg[7] [2]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [2]),
        .I2(or_ln134_141_fu_23268_p3[2]),
        .I3(or_ln134_142_fu_23274_p3[0]),
        .I4(x_assign_211_reg_30632[2]),
        .I5(x_assign_210_reg_30626[2]),
        .O(\xor_ln124_253_reg_30015_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_30727[3]_i_1 
       (.I0(\xor_ln124_293_reg_30727_reg[7] [3]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [3]),
        .I2(or_ln134_141_fu_23268_p3[3]),
        .I3(or_ln134_142_fu_23274_p3[1]),
        .I4(x_assign_211_reg_30632[3]),
        .I5(x_assign_210_reg_30626[3]),
        .O(\xor_ln124_253_reg_30015_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_30727[4]_i_1 
       (.I0(\xor_ln124_293_reg_30727_reg[7] [4]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [4]),
        .I2(or_ln134_141_fu_23268_p3[4]),
        .I3(or_ln134_142_fu_23274_p3[2]),
        .I4(x_assign_211_reg_30632[4]),
        .I5(or_ln134_142_fu_23274_p3[4]),
        .O(\xor_ln124_253_reg_30015_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_30727[5]_i_1 
       (.I0(\xor_ln124_293_reg_30727_reg[7] [5]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [5]),
        .I2(or_ln134_141_fu_23268_p3[5]),
        .I3(or_ln134_142_fu_23274_p3[3]),
        .I4(x_assign_211_reg_30632[5]),
        .I5(or_ln134_142_fu_23274_p3[5]),
        .O(\xor_ln124_253_reg_30015_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_30727[6]_i_1 
       (.I0(\xor_ln124_293_reg_30727_reg[7] [6]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [6]),
        .I2(or_ln134_141_fu_23268_p3[6]),
        .I3(or_ln134_142_fu_23274_p3[4]),
        .I4(x_assign_211_reg_30632[6]),
        .I5(x_assign_210_reg_30626[4]),
        .O(\xor_ln124_253_reg_30015_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_293_reg_30727[7]_i_1 
       (.I0(\xor_ln124_293_reg_30727_reg[7] [7]),
        .I1(\xor_ln124_293_reg_30727_reg[7]_0 [7]),
        .I2(or_ln134_141_fu_23268_p3[7]),
        .I3(or_ln134_142_fu_23274_p3[5]),
        .I4(x_assign_211_reg_30632[7]),
        .I5(x_assign_210_reg_30626[5]),
        .O(\xor_ln124_253_reg_30015_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_295_reg_30737[0]_i_1 
       (.I0(\xor_ln124_295_reg_30737_reg[7] [0]),
        .I1(\xor_ln124_295_reg_30737_reg[7]_0 [0]),
        .I2(or_ln134_141_fu_23268_p3[0]),
        .I3(x_assign_210_reg_30626[4]),
        .I4(\xor_ln124_295_reg_30737_reg[3] [0]),
        .I5(x_assign_208_reg_30610[0]),
        .O(\reg_2130_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_295_reg_30737[1]_i_1 
       (.I0(\xor_ln124_295_reg_30737_reg[7] [1]),
        .I1(\xor_ln124_295_reg_30737_reg[7]_0 [1]),
        .I2(or_ln134_141_fu_23268_p3[1]),
        .I3(x_assign_210_reg_30626[5]),
        .I4(\xor_ln124_295_reg_30737_reg[3] [1]),
        .I5(x_assign_208_reg_30610[1]),
        .O(\reg_2130_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_295_reg_30737[2]_i_1 
       (.I0(\xor_ln124_295_reg_30737_reg[7] [2]),
        .I1(\xor_ln124_295_reg_30737_reg[7]_0 [2]),
        .I2(or_ln134_141_fu_23268_p3[2]),
        .I3(or_ln134_142_fu_23274_p3[0]),
        .I4(\xor_ln124_295_reg_30737_reg[3] [2]),
        .I5(x_assign_208_reg_30610[2]),
        .O(\reg_2130_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_295_reg_30737[3]_i_1 
       (.I0(\xor_ln124_295_reg_30737_reg[7] [3]),
        .I1(\xor_ln124_295_reg_30737_reg[7]_0 [3]),
        .I2(or_ln134_141_fu_23268_p3[3]),
        .I3(or_ln134_142_fu_23274_p3[1]),
        .I4(\xor_ln124_295_reg_30737_reg[3] [3]),
        .I5(x_assign_208_reg_30610[3]),
        .O(\reg_2130_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_295_reg_30737[4]_i_1 
       (.I0(\xor_ln124_295_reg_30737_reg[7] [4]),
        .I1(\xor_ln124_295_reg_30737_reg[7]_0 [4]),
        .I2(or_ln134_141_fu_23268_p3[4]),
        .I3(or_ln134_142_fu_23274_p3[2]),
        .I4(or_ln134_141_fu_23268_p3[6]),
        .I5(x_assign_208_reg_30610[4]),
        .O(\reg_2130_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_295_reg_30737[5]_i_1 
       (.I0(\xor_ln124_295_reg_30737_reg[7] [5]),
        .I1(\xor_ln124_295_reg_30737_reg[7]_0 [5]),
        .I2(or_ln134_141_fu_23268_p3[5]),
        .I3(or_ln134_142_fu_23274_p3[3]),
        .I4(or_ln134_141_fu_23268_p3[7]),
        .I5(x_assign_208_reg_30610[5]),
        .O(\reg_2130_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_295_reg_30737[6]_i_1 
       (.I0(\xor_ln124_295_reg_30737_reg[7] [6]),
        .I1(\xor_ln124_295_reg_30737_reg[7]_0 [6]),
        .I2(or_ln134_141_fu_23268_p3[6]),
        .I3(or_ln134_142_fu_23274_p3[4]),
        .I4(or_ln134_141_fu_23268_p3[0]),
        .I5(x_assign_208_reg_30610[6]),
        .O(\reg_2130_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_295_reg_30737[7]_i_1 
       (.I0(\xor_ln124_295_reg_30737_reg[7] [7]),
        .I1(\xor_ln124_295_reg_30737_reg[7]_0 [7]),
        .I2(or_ln134_141_fu_23268_p3[7]),
        .I3(or_ln134_142_fu_23274_p3[5]),
        .I4(or_ln134_141_fu_23268_p3[1]),
        .I5(x_assign_208_reg_30610[7]),
        .O(\reg_2130_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[1]_i_1 
       (.I0(q0_reg_i_238__0_0[1]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [1]),
        .I2(x_assign_199_reg_30448[1]),
        .I3(\xor_ln124_300_reg_30574[1]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[1]),
        .I5(x_assign_199_reg_30448[5]),
        .O(\xor_ln124_236_reg_29822_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[1]_i_2 
       (.I0(\xor_ln124_189_reg_29276_reg[7] [1]),
        .I1(x_assign_198_reg_30442[1]),
        .I2(x_assign_218_reg_30512[0]),
        .I3(x_assign_216_reg_30490[1]),
        .I4(or_ln134_144_fu_22393_p3[0]),
        .I5(or_ln134_143_fu_22387_p3[1]),
        .O(\xor_ln124_300_reg_30574[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[2]_i_1 
       (.I0(q0_reg_i_238__0_0[2]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [2]),
        .I2(x_assign_199_reg_30448[2]),
        .I3(\xor_ln124_300_reg_30574[2]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[2]),
        .I5(or_ln134_132_fu_22217_p3[0]),
        .O(\xor_ln124_236_reg_29822_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[2]_i_2 
       (.I0(\xor_ln124_189_reg_29276_reg[7] [2]),
        .I1(x_assign_198_reg_30442[2]),
        .I2(x_assign_218_reg_30512[1]),
        .I3(x_assign_216_reg_30490[2]),
        .I4(or_ln134_144_fu_22393_p3[1]),
        .I5(or_ln134_143_fu_22387_p3[2]),
        .O(\xor_ln124_300_reg_30574[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[3]_i_1 
       (.I0(q0_reg_i_238__0_0[3]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [3]),
        .I2(x_assign_199_reg_30448[3]),
        .I3(\xor_ln124_300_reg_30574[3]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[3]),
        .I5(or_ln134_132_fu_22217_p3[1]),
        .O(\xor_ln124_236_reg_29822_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[3]_i_2 
       (.I0(\xor_ln124_189_reg_29276_reg[7] [3]),
        .I1(x_assign_198_reg_30442[3]),
        .I2(x_assign_218_reg_30512[2]),
        .I3(x_assign_216_reg_30490[3]),
        .I4(or_ln134_144_fu_22393_p3[2]),
        .I5(or_ln134_143_fu_22387_p3[3]),
        .O(\xor_ln124_300_reg_30574[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[4]_i_1 
       (.I0(q0_reg_i_238__0_0[4]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [4]),
        .I2(or_ln134_132_fu_22217_p3[4]),
        .I3(\xor_ln124_300_reg_30574[4]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[4]),
        .I5(or_ln134_132_fu_22217_p3[2]),
        .O(\xor_ln124_236_reg_29822_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[4]_i_2 
       (.I0(\xor_ln124_189_reg_29276_reg[7] [4]),
        .I1(x_assign_198_reg_30442[4]),
        .I2(or_ln134_144_fu_22393_p3[4]),
        .I3(x_assign_216_reg_30490[4]),
        .I4(or_ln134_144_fu_22393_p3[3]),
        .I5(or_ln134_143_fu_22387_p3[4]),
        .O(\xor_ln124_300_reg_30574[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[5]_i_1 
       (.I0(q0_reg_i_238__0_0[5]),
        .I1(\xor_ln124_286_reg_30396_reg[7] [5]),
        .I2(or_ln134_132_fu_22217_p3[5]),
        .I3(\xor_ln124_300_reg_30574[5]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[5]),
        .I5(or_ln134_132_fu_22217_p3[3]),
        .O(\xor_ln124_236_reg_29822_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_300_reg_30574[5]_i_2 
       (.I0(\xor_ln124_189_reg_29276_reg[7] [5]),
        .I1(x_assign_198_reg_30442[5]),
        .I2(or_ln134_144_fu_22393_p3[5]),
        .I3(x_assign_216_reg_30490[5]),
        .I4(or_ln134_144_fu_22393_p3[4]),
        .I5(or_ln134_143_fu_22387_p3[5]),
        .O(\xor_ln124_300_reg_30574[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[0]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[7] [0]),
        .I1(\xor_ln124_302_reg_30584_reg[7] [0]),
        .I2(or_ln134_131_fu_22211_p3[0]),
        .I3(\xor_ln124_302_reg_30584[0]_i_2_n_0 ),
        .I4(\xor_ln124_302_reg_30584_reg[3] [0]),
        .I5(x_assign_201_reg_30464[0]),
        .O(\reg_2138_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[0]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I1(x_assign_199_reg_30448[4]),
        .I2(or_ln134_144_fu_22393_p3[0]),
        .I3(x_assign_216_reg_30490[0]),
        .I4(x_assign_219_reg_30528),
        .I5(x_assign_216_reg_30490[7]),
        .O(\xor_ln124_302_reg_30584[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[1]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[7] [1]),
        .I1(\xor_ln124_302_reg_30584_reg[7] [1]),
        .I2(or_ln134_131_fu_22211_p3[1]),
        .I3(\xor_ln124_302_reg_30584[1]_i_2_n_0 ),
        .I4(\xor_ln124_302_reg_30584_reg[3] [1]),
        .I5(x_assign_201_reg_30464[1]),
        .O(\reg_2138_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[1]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I1(x_assign_199_reg_30448[5]),
        .I2(x_assign_218_reg_30512[0]),
        .I3(x_assign_216_reg_30490[1]),
        .I4(or_ln134_145_fu_22399_p3[0]),
        .I5(x_assign_216_reg_30490[0]),
        .O(\xor_ln124_302_reg_30584[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[3]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[7] [3]),
        .I1(\xor_ln124_302_reg_30584_reg[7] [3]),
        .I2(or_ln134_131_fu_22211_p3[3]),
        .I3(\xor_ln124_302_reg_30584[3]_i_2_n_0 ),
        .I4(\xor_ln124_302_reg_30584_reg[3] [3]),
        .I5(x_assign_201_reg_30464[3]),
        .O(\reg_2138_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[3]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I1(or_ln134_132_fu_22217_p3[1]),
        .I2(x_assign_218_reg_30512[2]),
        .I3(x_assign_216_reg_30490[3]),
        .I4(or_ln134_145_fu_22399_p3[2]),
        .I5(\xor_ln124_302_reg_30584_reg[4] [1]),
        .O(\xor_ln124_302_reg_30584[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[4]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[7] [4]),
        .I1(\xor_ln124_302_reg_30584_reg[7] [4]),
        .I2(or_ln134_131_fu_22211_p3[4]),
        .I3(\xor_ln124_302_reg_30584[4]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[6]),
        .I5(x_assign_201_reg_30464[4]),
        .O(\reg_2138_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[4]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I1(or_ln134_132_fu_22217_p3[2]),
        .I2(or_ln134_144_fu_22393_p3[4]),
        .I3(x_assign_216_reg_30490[4]),
        .I4(or_ln134_145_fu_22399_p3[3]),
        .I5(\xor_ln124_302_reg_30584_reg[4] [2]),
        .O(\xor_ln124_302_reg_30584[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[6]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[7] [6]),
        .I1(\xor_ln124_302_reg_30584_reg[7] [6]),
        .I2(or_ln134_131_fu_22211_p3[6]),
        .I3(\xor_ln124_302_reg_30584[6]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[0]),
        .I5(x_assign_201_reg_30464[5]),
        .O(\reg_2138_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[6]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I1(or_ln134_132_fu_22217_p3[4]),
        .I2(or_ln134_144_fu_22393_p3[6]),
        .I3(x_assign_216_reg_30490[6]),
        .I4(or_ln134_145_fu_22399_p3[5]),
        .I5(x_assign_216_reg_30490[5]),
        .O(\xor_ln124_302_reg_30584[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[7]_i_1 
       (.I0(\xor_ln124_173_reg_29148_reg[7] [7]),
        .I1(\xor_ln124_302_reg_30584_reg[7] [7]),
        .I2(or_ln134_131_fu_22211_p3[7]),
        .I3(\xor_ln124_302_reg_30584[7]_i_2_n_0 ),
        .I4(or_ln134_131_fu_22211_p3[1]),
        .I5(x_assign_201_reg_30464[6]),
        .O(\reg_2138_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_302_reg_30584[7]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I1(or_ln134_132_fu_22217_p3[5]),
        .I2(x_assign_218_reg_30512[3]),
        .I3(x_assign_216_reg_30490[7]),
        .I4(or_ln134_145_fu_22399_p3[6]),
        .I5(x_assign_216_reg_30490[6]),
        .O(\xor_ln124_302_reg_30584[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_309_reg_30860[0]_i_1 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I1(\xor_ln124_309_reg_30860_reg[7]_0 [0]),
        .I2(or_ln134_149_fu_24138_p3[0]),
        .I3(x_assign_222_reg_30783[4]),
        .I4(x_assign_223_reg_30789[0]),
        .I5(x_assign_222_reg_30783[0]),
        .O(\reg_2155_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_309_reg_30860[1]_i_1 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I1(\xor_ln124_309_reg_30860_reg[7]_0 [1]),
        .I2(or_ln134_149_fu_24138_p3[1]),
        .I3(x_assign_222_reg_30783[5]),
        .I4(x_assign_223_reg_30789[1]),
        .I5(x_assign_222_reg_30783[1]),
        .O(\reg_2155_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_309_reg_30860[2]_i_1 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I1(\xor_ln124_309_reg_30860_reg[7]_0 [2]),
        .I2(or_ln134_149_fu_24138_p3[2]),
        .I3(or_ln134_150_fu_24144_p3[0]),
        .I4(x_assign_223_reg_30789[2]),
        .I5(x_assign_222_reg_30783[2]),
        .O(\reg_2155_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_309_reg_30860[3]_i_1 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I1(\xor_ln124_309_reg_30860_reg[7]_0 [3]),
        .I2(or_ln134_149_fu_24138_p3[3]),
        .I3(or_ln134_150_fu_24144_p3[1]),
        .I4(x_assign_223_reg_30789[3]),
        .I5(x_assign_222_reg_30783[3]),
        .O(\reg_2155_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_309_reg_30860[4]_i_1 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [4]),
        .I1(\xor_ln124_309_reg_30860_reg[7]_0 [4]),
        .I2(or_ln134_149_fu_24138_p3[4]),
        .I3(or_ln134_150_fu_24144_p3[2]),
        .I4(x_assign_223_reg_30789[4]),
        .I5(or_ln134_150_fu_24144_p3[4]),
        .O(\reg_2155_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_309_reg_30860[5]_i_1 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [5]),
        .I1(\xor_ln124_309_reg_30860_reg[7]_0 [5]),
        .I2(or_ln134_149_fu_24138_p3[5]),
        .I3(or_ln134_150_fu_24144_p3[3]),
        .I4(x_assign_223_reg_30789[5]),
        .I5(or_ln134_150_fu_24144_p3[5]),
        .O(\reg_2155_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_309_reg_30860[6]_i_1 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I1(\xor_ln124_309_reg_30860_reg[7]_0 [6]),
        .I2(or_ln134_149_fu_24138_p3[6]),
        .I3(or_ln134_150_fu_24144_p3[4]),
        .I4(x_assign_223_reg_30789[6]),
        .I5(x_assign_222_reg_30783[4]),
        .O(\reg_2155_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_309_reg_30860[7]_i_1 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I1(\xor_ln124_309_reg_30860_reg[7]_0 [7]),
        .I2(or_ln134_149_fu_24138_p3[7]),
        .I3(or_ln134_150_fu_24144_p3[5]),
        .I4(x_assign_223_reg_30789[7]),
        .I5(x_assign_222_reg_30783[5]),
        .O(\reg_2155_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_30974[0]_i_1 
       (.I0(\xor_ln124_325_reg_30974_reg[7] [0]),
        .I1(DOBDO[4]),
        .I2(x_assign_237_reg_30923[5]),
        .I3(x_assign_234_reg_30917[4]),
        .I4(x_assign_234_reg_30917[0]),
        .I5(\xor_ln124_325_reg_30974_reg[7]_0 [0]),
        .O(\reg_2202_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_30974[1]_i_1 
       (.I0(\xor_ln124_325_reg_30974_reg[7] [1]),
        .I1(DOBDO[0]),
        .I2(x_assign_237_reg_30923[6]),
        .I3(x_assign_234_reg_30917[5]),
        .I4(x_assign_234_reg_30917[1]),
        .I5(\xor_ln124_325_reg_30974_reg[7]_0 [1]),
        .O(\reg_2202_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_30974[2]_i_1 
       (.I0(\xor_ln124_325_reg_30974_reg[7] [2]),
        .I1(q0_reg_9[0]),
        .I2(or_ln134_157_fu_24793_p3[0]),
        .I3(or_ln134_158_fu_24799_p3[0]),
        .I4(x_assign_234_reg_30917[2]),
        .I5(\xor_ln124_325_reg_30974_reg[7]_0 [2]),
        .O(\reg_2202_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_30974[3]_i_1 
       (.I0(\xor_ln124_325_reg_30974_reg[7] [3]),
        .I1(q0_reg_9[1]),
        .I2(or_ln134_157_fu_24793_p3[1]),
        .I3(or_ln134_158_fu_24799_p3[1]),
        .I4(x_assign_234_reg_30917[3]),
        .I5(\xor_ln124_325_reg_30974_reg[7]_0 [3]),
        .O(\reg_2202_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_30974[4]_i_1 
       (.I0(\xor_ln124_325_reg_30974_reg[7] [4]),
        .I1(q0_reg_8),
        .I2(or_ln134_157_fu_24793_p3[2]),
        .I3(or_ln134_158_fu_24799_p3[2]),
        .I4(or_ln134_158_fu_24799_p3[4]),
        .I5(\xor_ln124_325_reg_30974_reg[7]_0 [4]),
        .O(\reg_2202_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_30974[5]_i_1 
       (.I0(\xor_ln124_325_reg_30974_reg[7] [5]),
        .I1(DOBDO[1]),
        .I2(or_ln134_157_fu_24793_p3[3]),
        .I3(or_ln134_158_fu_24799_p3[3]),
        .I4(or_ln134_158_fu_24799_p3[5]),
        .I5(\xor_ln124_325_reg_30974_reg[7]_0 [5]),
        .O(\reg_2202_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_30974[6]_i_1 
       (.I0(\xor_ln124_325_reg_30974_reg[7] [6]),
        .I1(DOBDO[2]),
        .I2(x_assign_237_reg_30923[4]),
        .I3(or_ln134_158_fu_24799_p3[4]),
        .I4(x_assign_234_reg_30917[4]),
        .I5(\xor_ln124_325_reg_30974_reg[7]_0 [6]),
        .O(\reg_2202_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_325_reg_30974[7]_i_1 
       (.I0(\xor_ln124_325_reg_30974_reg[7] [7]),
        .I1(DOBDO[3]),
        .I2(or_ln134_157_fu_24793_p3[4]),
        .I3(or_ln134_158_fu_24799_p3[5]),
        .I4(x_assign_234_reg_30917[5]),
        .I5(\xor_ln124_325_reg_30974_reg[7]_0 [7]),
        .O(\reg_2202_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_327_reg_30980[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\xor_ln124_327_reg_30980_reg[7] [0]),
        .I2(x_assign_232_reg_30901[0]),
        .I3(x_assign_237_reg_30923[0]),
        .I4(x_assign_234_reg_30917[4]),
        .I5(x_assign_237_reg_30923[5]),
        .O(q0_reg_7[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_327_reg_30980[1]_i_1 
       (.I0(clefia_s0_q1[1]),
        .I1(\xor_ln124_327_reg_30980_reg[7] [1]),
        .I2(x_assign_232_reg_30901[1]),
        .I3(x_assign_237_reg_30923[1]),
        .I4(x_assign_234_reg_30917[5]),
        .I5(x_assign_237_reg_30923[6]),
        .O(q0_reg_7[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_327_reg_30980[2]_i_1 
       (.I0(clefia_s0_q1[2]),
        .I1(\xor_ln124_327_reg_30980_reg[7] [2]),
        .I2(x_assign_232_reg_30901[2]),
        .I3(x_assign_237_reg_30923[2]),
        .I4(or_ln134_158_fu_24799_p3[0]),
        .I5(or_ln134_157_fu_24793_p3[0]),
        .O(q0_reg_7[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_327_reg_30980[3]_i_1 
       (.I0(clefia_s0_q1[3]),
        .I1(\xor_ln124_327_reg_30980_reg[7] [3]),
        .I2(x_assign_232_reg_30901[3]),
        .I3(x_assign_237_reg_30923[3]),
        .I4(or_ln134_158_fu_24799_p3[1]),
        .I5(or_ln134_157_fu_24793_p3[1]),
        .O(q0_reg_7[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_327_reg_30980[4]_i_1 
       (.I0(DOBDO[1]),
        .I1(\xor_ln124_327_reg_30980_reg[7] [4]),
        .I2(or_ln134_155_fu_25032_p3[0]),
        .I3(x_assign_237_reg_30923[4]),
        .I4(or_ln134_158_fu_24799_p3[2]),
        .I5(or_ln134_157_fu_24793_p3[2]),
        .O(q0_reg_7[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_327_reg_30980[5]_i_1 
       (.I0(DOBDO[2]),
        .I1(\xor_ln124_327_reg_30980_reg[7] [5]),
        .I2(or_ln134_155_fu_25032_p3[1]),
        .I3(or_ln134_157_fu_24793_p3[4]),
        .I4(or_ln134_158_fu_24799_p3[3]),
        .I5(or_ln134_157_fu_24793_p3[3]),
        .O(q0_reg_7[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_327_reg_30980[6]_i_1 
       (.I0(DOBDO[3]),
        .I1(\xor_ln124_327_reg_30980_reg[7] [6]),
        .I2(x_assign_232_reg_30901[4]),
        .I3(x_assign_237_reg_30923[5]),
        .I4(or_ln134_158_fu_24799_p3[4]),
        .I5(x_assign_237_reg_30923[4]),
        .O(q0_reg_7[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_327_reg_30980[7]_i_1 
       (.I0(DOBDO[4]),
        .I1(\xor_ln124_327_reg_30980_reg[7] [7]),
        .I2(x_assign_232_reg_30901[5]),
        .I3(x_assign_237_reg_30923[6]),
        .I4(or_ln134_158_fu_24799_p3[5]),
        .I5(or_ln134_157_fu_24793_p3[4]),
        .O(q0_reg_7[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_332_reg_31043[3]_i_1 
       (.I0(\xor_ln124_332_reg_31043[3]_i_2_n_0 ),
        .I1(\xor_ln124_325_reg_30974_reg[7] [3]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [1]),
        .I3(DOADO[6]),
        .O(\reg_2202_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_31043[3]_i_2 
       (.I0(DOADO[1]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [6]),
        .I3(\xor_ln124_332_reg_31043_reg[4] [0]),
        .I4(\xor_ln124_1058_reg_31301_reg[4] [2]),
        .I5(x_assign_240_reg_31001[1]),
        .O(\xor_ln124_332_reg_31043[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_332_reg_31043[4]_i_1 
       (.I0(\xor_ln124_332_reg_31043[4]_i_2_n_0 ),
        .I1(\xor_ln124_325_reg_30974_reg[7] [4]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [2]),
        .I3(DOADO[6]),
        .O(\reg_2202_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_31043[4]_i_2 
       (.I0(DOADO[2]),
        .I1(DOADO[7]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [6]),
        .I3(\xor_ln124_332_reg_31043_reg[4] [1]),
        .I4(\xor_ln124_1058_reg_31301_reg[4] [3]),
        .I5(or_ln134_162_fu_25271_p3[4]),
        .O(\xor_ln124_332_reg_31043[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_31049[0]_i_1 
       (.I0(\xor_ln124_333_reg_31049_reg[7]_0 [0]),
        .I1(\xor_ln124_333_reg_31049_reg[7] [0]),
        .I2(DOADO[7]),
        .I3(or_ln134_161_fu_25265_p3[0]),
        .I4(\xor_ln124_1058_reg_31301_reg[4] [6]),
        .I5(DOADO[6]),
        .O(\xor_ln124_309_reg_30860_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_31049[1]_i_1 
       (.I0(\xor_ln124_333_reg_31049_reg[7]_0 [1]),
        .I1(\xor_ln124_333_reg_31049_reg[7] [1]),
        .I2(DOADO[0]),
        .I3(x_assign_243_reg_31007[0]),
        .I4(\xor_ln124_1058_reg_31301_reg[4] [7]),
        .I5(DOADO[7]),
        .O(\xor_ln124_309_reg_30860_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_333_reg_31049[2]_i_1 
       (.I0(\xor_ln124_333_reg_31049[2]_i_2_n_0 ),
        .I1(\xor_ln124_333_reg_31049_reg[7] [2]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [0]),
        .I3(DOADO[6]),
        .O(\xor_ln124_309_reg_30860_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_31049[2]_i_2 
       (.I0(DOADO[7]),
        .I1(DOADO[0]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [6]),
        .I3(\xor_ln124_333_reg_31049_reg[7]_0 [2]),
        .I4(DOADO[1]),
        .I5(x_assign_243_reg_31007[1]),
        .O(\xor_ln124_333_reg_31049[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_31049[3]_i_2 
       (.I0(DOADO[1]),
        .I1(DOADO[6]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [6]),
        .I3(\xor_ln124_333_reg_31049_reg[7]_0 [3]),
        .I4(DOADO[2]),
        .I5(x_assign_243_reg_31007[2]),
        .O(q0_reg_16));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_31049[4]_i_2 
       (.I0(DOADO[2]),
        .I1(DOADO[6]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [6]),
        .I3(\xor_ln124_333_reg_31049_reg[7]_0 [4]),
        .I4(DOADO[3]),
        .I5(or_ln134_161_fu_25265_p3[4]),
        .O(q0_reg_14));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_31049[5]_i_1 
       (.I0(\xor_ln124_333_reg_31049_reg[7] [3]),
        .I1(\xor_ln124_333_reg_31049_reg[7]_0 [5]),
        .I2(q0_reg_4),
        .I3(or_ln134_161_fu_25265_p3[5]),
        .I4(DOADO[4]),
        .I5(\xor_ln124_333_reg_31049_reg[5] ),
        .O(\xor_ln124_309_reg_30860_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_31049[6]_i_1 
       (.I0(\xor_ln124_333_reg_31049_reg[7]_0 [6]),
        .I1(\xor_ln124_333_reg_31049_reg[7] [4]),
        .I2(DOADO[5]),
        .I3(or_ln134_161_fu_25265_p3[6]),
        .I4(\xor_ln124_1058_reg_31301_reg[4] [4]),
        .I5(DOADO[4]),
        .O(\xor_ln124_309_reg_30860_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_333_reg_31049[7]_i_1 
       (.I0(\xor_ln124_333_reg_31049_reg[7]_0 [7]),
        .I1(\xor_ln124_333_reg_31049_reg[7] [5]),
        .I2(DOADO[6]),
        .I3(x_assign_243_reg_31007[3]),
        .I4(\xor_ln124_1058_reg_31301_reg[4] [5]),
        .I5(DOADO[5]),
        .O(\xor_ln124_309_reg_30860_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_31055[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_334_reg_31055_reg[7] [0]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [7]),
        .I3(or_ln134_162_fu_25271_p3[0]),
        .I4(x_assign_243_reg_31007[3]),
        .I5(x_assign_240_reg_31001[2]),
        .O(q0_reg_13[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_31055[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_334_reg_31055_reg[7] [1]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [0]),
        .I3(x_assign_240_reg_31001[0]),
        .I4(or_ln134_161_fu_25265_p3[0]),
        .I5(or_ln134_162_fu_25271_p3[0]),
        .O(q0_reg_13[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_31055[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_334_reg_31055_reg[7] [2]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [4]),
        .I3(or_ln134_162_fu_25271_p3[5]),
        .I4(or_ln134_161_fu_25265_p3[4]),
        .I5(or_ln134_162_fu_25271_p3[4]),
        .O(q0_reg_13[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_31055[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_334_reg_31055_reg[7] [3]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [5]),
        .I3(or_ln134_162_fu_25271_p3[6]),
        .I4(or_ln134_161_fu_25265_p3[5]),
        .I5(or_ln134_162_fu_25271_p3[5]),
        .O(q0_reg_13[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_31055[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_334_reg_31055_reg[7] [4]),
        .I2(\xor_ln124_1058_reg_31301_reg[4] [6]),
        .I3(x_assign_240_reg_31001[2]),
        .I4(or_ln134_161_fu_25265_p3[6]),
        .I5(or_ln134_162_fu_25271_p3[6]),
        .O(q0_reg_13[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_335_reg_31061[2]_i_1 
       (.I0(\xor_ln124_1058_reg_31301_reg[4] [2]),
        .I1(DOADO[7]),
        .I2(or_ln134_162_fu_25271_p3[1]),
        .I3(\xor_ln124_335_reg_31061[2]_i_2_n_0 ),
        .I4(q0_reg_i_69_0[2]),
        .I5(or_ln134_161_fu_25265_p3[1]),
        .O(q0_reg_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_335_reg_31061[2]_i_2 
       (.I0(DOADO[1]),
        .I1(x_assign_243_reg_31007[1]),
        .O(\xor_ln124_335_reg_31061[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_335_reg_31061[3]_i_1 
       (.I0(\xor_ln124_1058_reg_31301_reg[4] [3]),
        .I1(DOADO[7]),
        .I2(or_ln134_162_fu_25271_p3[2]),
        .I3(\xor_ln124_335_reg_31061[3]_i_2_n_0 ),
        .I4(q0_reg_i_69_0[3]),
        .I5(or_ln134_161_fu_25265_p3[2]),
        .O(q0_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_335_reg_31061[3]_i_2 
       (.I0(DOADO[2]),
        .I1(x_assign_243_reg_31007[2]),
        .O(\xor_ln124_335_reg_31061[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_335_reg_31061[4]_i_1 
       (.I0(\xor_ln124_1058_reg_31301_reg[4] [4]),
        .I1(DOADO[7]),
        .I2(or_ln134_162_fu_25271_p3[3]),
        .I3(\xor_ln124_335_reg_31061[4]_i_2_n_0 ),
        .I4(q0_reg_i_69_0[4]),
        .I5(or_ln134_161_fu_25265_p3[3]),
        .O(q0_reg_15[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_335_reg_31061[4]_i_2 
       (.I0(DOADO[3]),
        .I1(or_ln134_161_fu_25265_p3[4]),
        .O(\xor_ln124_335_reg_31061[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_341_reg_31171[0]_i_1 
       (.I0(\xor_ln124_341_reg_31171_reg[7] [0]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [0]),
        .I2(x_assign_246_reg_31103[4]),
        .I3(x_assign_249_reg_31125[0]),
        .I4(x_assign_246_reg_31103[0]),
        .I5(x_assign_247_reg_31109[0]),
        .O(\xor_ln124_301_reg_30579_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_341_reg_31171[1]_i_1 
       (.I0(\xor_ln124_341_reg_31171_reg[7] [1]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [1]),
        .I2(x_assign_246_reg_31103[5]),
        .I3(x_assign_249_reg_31125[1]),
        .I4(x_assign_246_reg_31103[1]),
        .I5(x_assign_247_reg_31109[1]),
        .O(\xor_ln124_301_reg_30579_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_341_reg_31171[2]_i_1 
       (.I0(\xor_ln124_341_reg_31171_reg[7] [2]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [2]),
        .I2(or_ln134_166_fu_25950_p3[0]),
        .I3(or_ln134_165_fu_25944_p3[0]),
        .I4(x_assign_246_reg_31103[2]),
        .I5(x_assign_247_reg_31109[2]),
        .O(\xor_ln124_301_reg_30579_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_341_reg_31171[3]_i_1 
       (.I0(\xor_ln124_341_reg_31171_reg[7] [3]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [3]),
        .I2(or_ln134_166_fu_25950_p3[1]),
        .I3(or_ln134_165_fu_25944_p3[1]),
        .I4(x_assign_246_reg_31103[3]),
        .I5(x_assign_247_reg_31109[3]),
        .O(\xor_ln124_301_reg_30579_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_341_reg_31171[4]_i_1 
       (.I0(\xor_ln124_341_reg_31171_reg[7] [4]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [4]),
        .I2(or_ln134_166_fu_25950_p3[2]),
        .I3(or_ln134_165_fu_25944_p3[2]),
        .I4(or_ln134_166_fu_25950_p3[4]),
        .I5(or_ln134_164_fu_25938_p3[0]),
        .O(\xor_ln124_301_reg_30579_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_341_reg_31171[5]_i_1 
       (.I0(\xor_ln124_341_reg_31171_reg[7] [5]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [5]),
        .I2(or_ln134_166_fu_25950_p3[3]),
        .I3(or_ln134_165_fu_25944_p3[3]),
        .I4(or_ln134_166_fu_25950_p3[5]),
        .I5(or_ln134_164_fu_25938_p3[1]),
        .O(\xor_ln124_301_reg_30579_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_341_reg_31171[6]_i_1 
       (.I0(\xor_ln124_341_reg_31171_reg[7] [6]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [6]),
        .I2(or_ln134_166_fu_25950_p3[4]),
        .I3(or_ln134_165_fu_25944_p3[4]),
        .I4(x_assign_246_reg_31103[4]),
        .I5(x_assign_247_reg_31109[4]),
        .O(\xor_ln124_301_reg_30579_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_341_reg_31171[7]_i_1 
       (.I0(\xor_ln124_341_reg_31171_reg[7] [7]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [7]),
        .I2(or_ln134_166_fu_25950_p3[5]),
        .I3(or_ln134_165_fu_25944_p3[5]),
        .I4(x_assign_246_reg_31103[5]),
        .I5(x_assign_247_reg_31109[5]),
        .O(\xor_ln124_301_reg_30579_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_360_reg_31281[0]_i_1 
       (.I0(or_ln134_170_fu_26420_p3[0]),
        .I1(or_ln134_168_fu_26408_p3[0]),
        .I2(x_assign_254_reg_31199[3]),
        .I3(DOBDO[3]),
        .I4(\xor_ln124_360_reg_31281_reg[7] [0]),
        .I5(\xor_ln124_325_reg_30974_reg[7] [0]),
        .O(\x_assign_252_reg_31193_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_360_reg_31281[1]_i_1 
       (.I0(x_assign_252_reg_31193[0]),
        .I1(x_assign_254_reg_31199[0]),
        .I2(or_ln134_168_fu_26408_p3[0]),
        .I3(DOBDO[4]),
        .I4(\xor_ln124_360_reg_31281_reg[7] [1]),
        .I5(\xor_ln124_325_reg_30974_reg[7] [1]),
        .O(\x_assign_252_reg_31193_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_360_reg_31281[2]_i_1 
       (.I0(x_assign_252_reg_31193[1]),
        .I1(x_assign_254_reg_31199[1]),
        .I2(or_ln134_168_fu_26408_p3[1]),
        .I3(q0_reg_11[0]),
        .I4(\xor_ln124_360_reg_31281_reg[7] [2]),
        .I5(\xor_ln124_325_reg_30974_reg[7] [2]),
        .O(\x_assign_252_reg_31193_reg[7] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_360_reg_31281[3]_i_1 
       (.I0(x_assign_252_reg_31193[2]),
        .I1(\xor_ln124_360_reg_31281_reg[7] [3]),
        .I2(\xor_ln124_360_reg_31281[3]_i_2_n_0 ),
        .O(\x_assign_252_reg_31193_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_360_reg_31281[3]_i_2 
       (.I0(x_assign_254_reg_31199[2]),
        .I1(\xor_ln124_325_reg_30974_reg[7] [3]),
        .I2(clefia_s0_q1[1]),
        .I3(or_ln134_168_fu_26408_p3[2]),
        .I4(DOBDO[3]),
        .I5(DOBDO[4]),
        .O(\xor_ln124_360_reg_31281[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_360_reg_31281[4]_i_1 
       (.I0(or_ln134_170_fu_26420_p3[4]),
        .I1(or_ln134_168_fu_26408_p3[4]),
        .I2(or_ln134_168_fu_26408_p3[3]),
        .I3(q0_reg_10[3]),
        .I4(\xor_ln124_360_reg_31281_reg[7] [4]),
        .I5(\xor_ln124_325_reg_30974_reg[7] [4]),
        .O(\x_assign_252_reg_31193_reg[7] [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_360_reg_31281[5]_i_1 
       (.I0(or_ln134_170_fu_26420_p3[5]),
        .I1(or_ln134_168_fu_26408_p3[5]),
        .I2(or_ln134_168_fu_26408_p3[4]),
        .I3(q0_reg_8),
        .I4(\xor_ln124_360_reg_31281_reg[7] [5]),
        .I5(\xor_ln124_325_reg_30974_reg[7] [5]),
        .O(\x_assign_252_reg_31193_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_360_reg_31281[6]_i_1 
       (.I0(or_ln134_170_fu_26420_p3[6]),
        .I1(or_ln134_168_fu_26408_p3[6]),
        .I2(or_ln134_168_fu_26408_p3[5]),
        .I3(DOBDO[1]),
        .I4(\xor_ln124_360_reg_31281_reg[7] [6]),
        .I5(\xor_ln124_325_reg_30974_reg[7] [6]),
        .O(\x_assign_252_reg_31193_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_360_reg_31281[7]_i_1 
       (.I0(x_assign_252_reg_31193[3]),
        .I1(x_assign_254_reg_31199[3]),
        .I2(or_ln134_168_fu_26408_p3[6]),
        .I3(DOBDO[2]),
        .I4(\xor_ln124_360_reg_31281_reg[7] [7]),
        .I5(\xor_ln124_325_reg_30974_reg[7] [7]),
        .O(\x_assign_252_reg_31193_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_361_reg_31286[0]_i_1 
       (.I0(or_ln134_169_fu_26414_p3[0]),
        .I1(DOBDO[4]),
        .I2(x_assign_254_reg_31199[3]),
        .I3(DOBDO[3]),
        .I4(\xor_ln124_361_reg_31286_reg[7] [0]),
        .I5(\xor_ln124_361_reg_31286_reg[7]_0 [0]),
        .O(\x_assign_255_reg_31215_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_361_reg_31286[1]_i_1 
       (.I0(x_assign_255_reg_31215[0]),
        .I1(DOBDO[0]),
        .I2(or_ln134_168_fu_26408_p3[0]),
        .I3(DOBDO[4]),
        .I4(\xor_ln124_361_reg_31286_reg[7] [1]),
        .I5(\xor_ln124_361_reg_31286_reg[7]_0 [1]),
        .O(\x_assign_255_reg_31215_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_361_reg_31286[2]_i_1 
       (.I0(x_assign_255_reg_31215[1]),
        .I1(q0_reg_9[0]),
        .I2(or_ln134_168_fu_26408_p3[1]),
        .I3(q0_reg_11[0]),
        .I4(\xor_ln124_361_reg_31286_reg[7] [2]),
        .I5(\xor_ln124_361_reg_31286_reg[7]_0 [2]),
        .O(\x_assign_255_reg_31215_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_361_reg_31286[3]_i_1 
       (.I0(x_assign_255_reg_31215[2]),
        .I1(DOBDO[3]),
        .I2(clefia_s0_q1[2]),
        .I3(\xor_ln124_361_reg_31286[3]_i_2_n_0 ),
        .I4(\xor_ln124_361_reg_31286_reg[7] [3]),
        .I5(\xor_ln124_361_reg_31286_reg[7]_0 [3]),
        .O(\x_assign_255_reg_31215_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_361_reg_31286[3]_i_2 
       (.I0(clefia_s0_q1[1]),
        .I1(or_ln134_168_fu_26408_p3[2]),
        .O(\xor_ln124_361_reg_31286[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_361_reg_31286[4]_i_1 
       (.I0(or_ln134_169_fu_26414_p3[4]),
        .I1(q0_reg_8),
        .I2(or_ln134_168_fu_26408_p3[3]),
        .I3(q0_reg_10[3]),
        .I4(\xor_ln124_361_reg_31286_reg[7] [4]),
        .I5(\xor_ln124_361_reg_31286_reg[7]_0 [4]),
        .O(\x_assign_255_reg_31215_reg[7] [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_361_reg_31286[5]_i_1 
       (.I0(or_ln134_169_fu_26414_p3[5]),
        .I1(DOBDO[1]),
        .I2(or_ln134_168_fu_26408_p3[4]),
        .I3(q0_reg_8),
        .I4(\xor_ln124_361_reg_31286_reg[7] [5]),
        .I5(\xor_ln124_361_reg_31286_reg[7]_0 [5]),
        .O(\x_assign_255_reg_31215_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_361_reg_31286[6]_i_1 
       (.I0(or_ln134_169_fu_26414_p3[6]),
        .I1(DOBDO[2]),
        .I2(or_ln134_168_fu_26408_p3[5]),
        .I3(DOBDO[1]),
        .I4(\xor_ln124_361_reg_31286_reg[7] [6]),
        .I5(\xor_ln124_361_reg_31286_reg[7]_0 [6]),
        .O(\x_assign_255_reg_31215_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_361_reg_31286[7]_i_1 
       (.I0(x_assign_255_reg_31215[3]),
        .I1(DOBDO[3]),
        .I2(or_ln134_168_fu_26408_p3[6]),
        .I3(DOBDO[2]),
        .I4(\xor_ln124_361_reg_31286_reg[7] [7]),
        .I5(\xor_ln124_361_reg_31286_reg[7]_0 [7]),
        .O(\x_assign_255_reg_31215_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_362_reg_31291[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(x_assign_255_reg_31215[3]),
        .I2(or_ln134_170_fu_26420_p3[0]),
        .I3(\xor_ln124_362_reg_31291_reg[7] [0]),
        .I4(x_assign_252_reg_31193[3]),
        .I5(or_ln134_168_fu_26408_p3[0]),
        .O(q0_reg_12[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_362_reg_31291[1]_i_1 
       (.I0(clefia_s0_q1[1]),
        .I1(or_ln134_169_fu_26414_p3[0]),
        .I2(x_assign_252_reg_31193[0]),
        .I3(\xor_ln124_362_reg_31291_reg[7] [1]),
        .I4(or_ln134_170_fu_26420_p3[0]),
        .I5(x_assign_254_reg_31199[0]),
        .O(q0_reg_12[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_362_reg_31291[2]_i_1 
       (.I0(clefia_s0_q1[2]),
        .I1(or_ln134_169_fu_26414_p3[1]),
        .I2(x_assign_252_reg_31193[1]),
        .I3(\xor_ln124_362_reg_31291_reg[7] [2]),
        .I4(or_ln134_170_fu_26420_p3[1]),
        .I5(x_assign_254_reg_31199[1]),
        .O(q0_reg_12[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_31291[3]_i_1 
       (.I0(clefia_s0_q1[3]),
        .I1(or_ln134_169_fu_26414_p3[2]),
        .I2(x_assign_252_reg_31193[2]),
        .I3(\xor_ln124_362_reg_31291_reg[7] [3]),
        .I4(or_ln134_170_fu_26420_p3[2]),
        .I5(x_assign_254_reg_31199[2]),
        .O(q0_reg_12[3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_362_reg_31291[4]_i_1 
       (.I0(DOBDO[1]),
        .I1(or_ln134_169_fu_26414_p3[3]),
        .I2(or_ln134_170_fu_26420_p3[4]),
        .I3(\xor_ln124_362_reg_31291_reg[7] [4]),
        .I4(or_ln134_170_fu_26420_p3[3]),
        .I5(or_ln134_168_fu_26408_p3[4]),
        .O(q0_reg_12[4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_362_reg_31291[5]_i_1 
       (.I0(DOBDO[2]),
        .I1(or_ln134_169_fu_26414_p3[4]),
        .I2(or_ln134_170_fu_26420_p3[5]),
        .I3(\xor_ln124_362_reg_31291_reg[7] [5]),
        .I4(or_ln134_170_fu_26420_p3[4]),
        .I5(or_ln134_168_fu_26408_p3[5]),
        .O(q0_reg_12[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_362_reg_31291[6]_i_1 
       (.I0(DOBDO[3]),
        .I1(or_ln134_169_fu_26414_p3[5]),
        .I2(or_ln134_170_fu_26420_p3[6]),
        .I3(\xor_ln124_362_reg_31291_reg[7] [6]),
        .I4(or_ln134_170_fu_26420_p3[5]),
        .I5(or_ln134_168_fu_26408_p3[6]),
        .O(q0_reg_12[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_362_reg_31291[7]_i_1 
       (.I0(DOBDO[4]),
        .I1(or_ln134_169_fu_26414_p3[6]),
        .I2(x_assign_252_reg_31193[3]),
        .I3(\xor_ln124_362_reg_31291_reg[7] [7]),
        .I4(or_ln134_170_fu_26420_p3[6]),
        .I5(x_assign_254_reg_31199[3]),
        .O(q0_reg_12[7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_363_reg_31296[0]_i_1 
       (.I0(\xor_ln124_363_reg_31296_reg[7]_0 [0]),
        .I1(x_assign_255_reg_31215[3]),
        .I2(or_ln134_169_fu_26414_p3[0]),
        .I3(\xor_ln124_363_reg_31296_reg[7] [0]),
        .I4(x_assign_252_reg_31193[3]),
        .I5(DOBDO[4]),
        .O(\reg_2211_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_363_reg_31296[1]_i_1 
       (.I0(\xor_ln124_363_reg_31296_reg[7]_0 [1]),
        .I1(or_ln134_169_fu_26414_p3[0]),
        .I2(x_assign_255_reg_31215[0]),
        .I3(\xor_ln124_363_reg_31296_reg[7] [1]),
        .I4(or_ln134_170_fu_26420_p3[0]),
        .I5(DOBDO[0]),
        .O(\reg_2211_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_363_reg_31296[2]_i_1 
       (.I0(\xor_ln124_363_reg_31296_reg[7]_0 [2]),
        .I1(or_ln134_169_fu_26414_p3[1]),
        .I2(x_assign_255_reg_31215[1]),
        .I3(\xor_ln124_363_reg_31296_reg[7] [2]),
        .I4(or_ln134_170_fu_26420_p3[1]),
        .I5(q0_reg_9[0]),
        .O(\reg_2211_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_31296[3]_i_1 
       (.I0(or_ln134_169_fu_26414_p3[2]),
        .I1(q0_reg_9[1]),
        .I2(\xor_ln124_363_reg_31296_reg[7] [3]),
        .I3(x_assign_255_reg_31215[2]),
        .I4(\xor_ln124_363_reg_31296_reg[7]_0 [3]),
        .I5(or_ln134_170_fu_26420_p3[2]),
        .O(\reg_2211_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_363_reg_31296[4]_i_1 
       (.I0(\xor_ln124_363_reg_31296_reg[7]_0 [4]),
        .I1(or_ln134_169_fu_26414_p3[3]),
        .I2(or_ln134_169_fu_26414_p3[4]),
        .I3(\xor_ln124_363_reg_31296_reg[7] [4]),
        .I4(or_ln134_170_fu_26420_p3[3]),
        .I5(q0_reg_8),
        .O(\reg_2211_reg[7] [4]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_363_reg_31296[5]_i_1 
       (.I0(\xor_ln124_363_reg_31296_reg[7]_0 [5]),
        .I1(or_ln134_169_fu_26414_p3[4]),
        .I2(or_ln134_169_fu_26414_p3[5]),
        .I3(\xor_ln124_363_reg_31296_reg[7] [5]),
        .I4(or_ln134_170_fu_26420_p3[4]),
        .I5(DOBDO[1]),
        .O(\reg_2211_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_363_reg_31296[6]_i_1 
       (.I0(\xor_ln124_363_reg_31296_reg[7]_0 [6]),
        .I1(or_ln134_169_fu_26414_p3[5]),
        .I2(or_ln134_169_fu_26414_p3[6]),
        .I3(\xor_ln124_363_reg_31296_reg[7] [6]),
        .I4(or_ln134_170_fu_26420_p3[5]),
        .I5(DOBDO[2]),
        .O(\reg_2211_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_363_reg_31296[7]_i_1 
       (.I0(\xor_ln124_363_reg_31296_reg[7]_0 [7]),
        .I1(or_ln134_169_fu_26414_p3[6]),
        .I2(x_assign_255_reg_31215[3]),
        .I3(\xor_ln124_363_reg_31296_reg[7] [7]),
        .I4(or_ln134_170_fu_26420_p3[6]),
        .I5(DOBDO[3]),
        .O(\reg_2211_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_27793[0]_i_1 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_1 [0]),
        .I1(q3_reg_1[7]),
        .I2(x_assign_21_reg_27655[6]),
        .I3(x_assign_18_reg_27746[4]),
        .I4(\xor_ln124_37_reg_27793_reg[7] [0]),
        .I5(x_assign_18_reg_27746[0]),
        .O(\reg_2100_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_27793[1]_i_1 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_1 [1]),
        .I1(q3_reg_1[0]),
        .I2(x_assign_21_reg_27655[7]),
        .I3(x_assign_18_reg_27746[5]),
        .I4(\xor_ln124_37_reg_27793_reg[7] [1]),
        .I5(x_assign_18_reg_27746[1]),
        .O(\reg_2100_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_27793[2]_i_1 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_1 [2]),
        .I1(q3_reg_13[0]),
        .I2(\xor_ln124_37_reg_27793_reg[5] [0]),
        .I3(or_ln134_14_fu_4921_p3[0]),
        .I4(\xor_ln124_37_reg_27793_reg[7] [2]),
        .I5(x_assign_18_reg_27746[2]),
        .O(\reg_2100_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_27793[3]_i_1 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_1 [3]),
        .I1(q3_reg_13[1]),
        .I2(\xor_ln124_37_reg_27793_reg[5] [1]),
        .I3(or_ln134_14_fu_4921_p3[1]),
        .I4(\xor_ln124_37_reg_27793_reg[7] [3]),
        .I5(x_assign_18_reg_27746[3]),
        .O(\reg_2100_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_27793[4]_i_1 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_1 [4]),
        .I1(q3_reg_10),
        .I2(\xor_ln124_37_reg_27793_reg[5] [2]),
        .I3(or_ln134_14_fu_4921_p3[2]),
        .I4(\xor_ln124_37_reg_27793_reg[7] [4]),
        .I5(or_ln134_14_fu_4921_p3[4]),
        .O(\reg_2100_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_27793[5]_i_1 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_1 [5]),
        .I1(q3_reg_1[4]),
        .I2(\xor_ln124_37_reg_27793_reg[5] [3]),
        .I3(or_ln134_14_fu_4921_p3[3]),
        .I4(\xor_ln124_37_reg_27793_reg[7] [5]),
        .I5(or_ln134_14_fu_4921_p3[5]),
        .O(\reg_2100_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_27793[6]_i_1 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_1 [6]),
        .I1(q3_reg_1[5]),
        .I2(x_assign_21_reg_27655[4]),
        .I3(or_ln134_14_fu_4921_p3[4]),
        .I4(\xor_ln124_37_reg_27793_reg[7] [6]),
        .I5(x_assign_18_reg_27746[4]),
        .O(\reg_2100_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_37_reg_27793[7]_i_1 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_1 [7]),
        .I1(q3_reg_1[6]),
        .I2(x_assign_21_reg_27655[5]),
        .I3(or_ln134_14_fu_4921_p3[5]),
        .I4(\xor_ln124_37_reg_27793_reg[7] [7]),
        .I5(x_assign_18_reg_27746[5]),
        .O(\reg_2100_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_27798[0]_i_1 
       (.I0(\xor_ln124_39_reg_27798_reg[7] [0]),
        .I1(q3_reg_1[0]),
        .I2(x_assign_18_reg_27746[4]),
        .I3(x_assign_21_reg_27655[6]),
        .I4(x_assign_21_reg_27655[0]),
        .I5(x_assign_16_reg_27701[0]),
        .O(\pt_load_3_reg_27267_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_27798[1]_i_1 
       (.I0(\xor_ln124_39_reg_27798_reg[7] [1]),
        .I1(q3_reg_1[1]),
        .I2(x_assign_18_reg_27746[5]),
        .I3(x_assign_21_reg_27655[7]),
        .I4(x_assign_21_reg_27655[1]),
        .I5(x_assign_16_reg_27701[1]),
        .O(\pt_load_3_reg_27267_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_27798[2]_i_1 
       (.I0(\xor_ln124_39_reg_27798_reg[7] [2]),
        .I1(q3_reg_1[2]),
        .I2(or_ln134_14_fu_4921_p3[0]),
        .I3(\xor_ln124_37_reg_27793_reg[5] [0]),
        .I4(x_assign_21_reg_27655[2]),
        .I5(x_assign_16_reg_27701[2]),
        .O(\pt_load_3_reg_27267_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_27798[3]_i_1 
       (.I0(\xor_ln124_39_reg_27798_reg[7] [3]),
        .I1(q3_reg_1[3]),
        .I2(or_ln134_14_fu_4921_p3[1]),
        .I3(\xor_ln124_37_reg_27793_reg[5] [1]),
        .I4(x_assign_21_reg_27655[3]),
        .I5(x_assign_16_reg_27701[3]),
        .O(\pt_load_3_reg_27267_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_27798[4]_i_1 
       (.I0(\xor_ln124_39_reg_27798_reg[7] [4]),
        .I1(q3_reg_1[4]),
        .I2(or_ln134_14_fu_4921_p3[2]),
        .I3(\xor_ln124_37_reg_27793_reg[5] [2]),
        .I4(x_assign_21_reg_27655[4]),
        .I5(or_ln134_11_fu_5378_p3[4]),
        .O(\pt_load_3_reg_27267_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_27798[5]_i_1 
       (.I0(\xor_ln124_39_reg_27798_reg[7] [5]),
        .I1(q3_reg_1[5]),
        .I2(or_ln134_14_fu_4921_p3[3]),
        .I3(\xor_ln124_37_reg_27793_reg[5] [3]),
        .I4(x_assign_21_reg_27655[5]),
        .I5(or_ln134_11_fu_5378_p3[5]),
        .O(\pt_load_3_reg_27267_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_27798[6]_i_1 
       (.I0(\xor_ln124_39_reg_27798_reg[7] [6]),
        .I1(q3_reg_1[6]),
        .I2(or_ln134_14_fu_4921_p3[4]),
        .I3(x_assign_21_reg_27655[4]),
        .I4(x_assign_21_reg_27655[6]),
        .I5(x_assign_16_reg_27701[4]),
        .O(\pt_load_3_reg_27267_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_39_reg_27798[7]_i_1 
       (.I0(\xor_ln124_39_reg_27798_reg[7] [7]),
        .I1(q3_reg_1[7]),
        .I2(or_ln134_14_fu_4921_p3[5]),
        .I3(x_assign_21_reg_27655[5]),
        .I4(x_assign_21_reg_27655[7]),
        .I5(x_assign_16_reg_27701[5]),
        .O(\pt_load_3_reg_27267_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_27451[0]_i_1 
       (.I0(\xor_ln124_42_reg_27451_reg[3] [0]),
        .I1(q2_reg_1[7]),
        .O(\trunc_ln134_19_reg_27410_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_27451[1]_i_1 
       (.I0(\xor_ln124_42_reg_27451_reg[3] [1]),
        .I1(q2_reg_1[0]),
        .O(\trunc_ln134_19_reg_27410_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_27451[2]_i_1 
       (.I0(\xor_ln124_42_reg_27451_reg[3] [2]),
        .I1(q2_reg_1[1]),
        .I2(q2_reg_1[7]),
        .O(\trunc_ln134_19_reg_27410_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_27451[3]_i_1 
       (.I0(\xor_ln124_42_reg_27451_reg[3] [3]),
        .I1(q2_reg_1[2]),
        .I2(q2_reg_1[7]),
        .O(\trunc_ln134_19_reg_27410_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_42_reg_27451[4]_i_1 
       (.I0(\xor_ln124_42_reg_27451_reg[5] [2]),
        .I1(q2_reg_1[3]),
        .I2(q2_reg_1[7]),
        .O(\trunc_ln134_19_reg_27410_reg[0] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_27451[5]_i_1 
       (.I0(\xor_ln124_42_reg_27451_reg[5] [3]),
        .I1(q2_reg_1[4]),
        .O(\trunc_ln134_19_reg_27410_reg[0] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_27451[6]_i_1 
       (.I0(\xor_ln124_42_reg_27451_reg[5] [0]),
        .I1(q2_reg_1[5]),
        .O(\trunc_ln134_19_reg_27410_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_42_reg_27451[7]_i_1 
       (.I0(\xor_ln124_42_reg_27451_reg[5] [1]),
        .I1(q2_reg_1[6]),
        .O(\trunc_ln134_19_reg_27410_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_44_reg_27717[3]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(\xor_ln124_44_reg_27717_reg[3] ),
        .I2(q3_reg_0[1]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I4(q3_reg_0[7]),
        .O(q3_reg_22[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_44_reg_27717[4]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(\xor_ln124_44_reg_27717_reg[4] ),
        .I2(q3_reg_0[2]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I4(q3_reg_0[7]),
        .O(q3_reg_22[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_27717[5]_i_2 
       (.I0(q3_reg_0[7]),
        .I1(\xor_ln124_44_reg_27717_reg[5] ),
        .I2(q3_reg_1[5]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [4]),
        .I4(q3_reg_0[3]),
        .I5(\xor_ln124_45_reg_27723_reg[7] [4]),
        .O(q3_reg_21));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_27723[0]_i_1 
       (.I0(\xor_ln124_45_reg_27723_reg[7] [0]),
        .I1(\xor_ln124_45_reg_27723_reg[7]_0 [0]),
        .I2(q3_reg_0[7]),
        .I3(q3_reg_0[6]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I5(q3_reg_1[7]),
        .O(q3_reg_15[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_27723[1]_i_1 
       (.I0(\xor_ln124_45_reg_27723_reg[7] [1]),
        .I1(\xor_ln124_45_reg_27723_reg[7]_0 [1]),
        .I2(q3_reg_0[0]),
        .I3(q3_reg_0[7]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [7]),
        .I5(q3_reg_1[0]),
        .O(q3_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_45_reg_27723[2]_i_1 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_0 [0]),
        .I1(\xor_ln124_45_reg_27723[2]_i_2_n_0 ),
        .I2(q3_reg_1[1]),
        .I3(\xor_ln124_45_reg_27723_reg[7]_0 [2]),
        .I4(q3_reg_1[7]),
        .O(q3_reg_15[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_27723[2]_i_2 
       (.I0(q3_reg_0[1]),
        .I1(q3_reg_0[7]),
        .I2(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I3(\xor_ln124_45_reg_27723_reg[7] [2]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[0]),
        .O(\xor_ln124_45_reg_27723[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_27723[3]_i_2 
       (.I0(q3_reg_0[2]),
        .I1(q3_reg_1[2]),
        .I2(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I3(\xor_ln124_45_reg_27723_reg[7] [3]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[1]),
        .O(q3_reg_25));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_27723[4]_i_2 
       (.I0(q3_reg_0[3]),
        .I1(q3_reg_1[3]),
        .I2(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I3(\xor_ln124_45_reg_27723_reg[7] [4]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[2]),
        .O(q3_reg_24));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_27723[5]_i_1 
       (.I0(\xor_ln124_45_reg_27723_reg[7]_0 [3]),
        .I1(\xor_ln124_45_reg_27723_reg[7] [5]),
        .I2(q3_reg_0[4]),
        .I3(q3_reg_1[4]),
        .I4(q3_reg_16),
        .I5(\xor_ln124_45_reg_27723_reg[5] ),
        .O(q3_reg_15[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_27723[6]_i_1 
       (.I0(\xor_ln124_45_reg_27723_reg[7] [6]),
        .I1(\xor_ln124_45_reg_27723_reg[7]_0 [4]),
        .I2(q3_reg_0[5]),
        .I3(q3_reg_0[4]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [4]),
        .I5(q3_reg_1[5]),
        .O(q3_reg_15[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_45_reg_27723[7]_i_1 
       (.I0(\xor_ln124_45_reg_27723_reg[7] [7]),
        .I1(\xor_ln124_45_reg_27723_reg[7]_0 [5]),
        .I2(q3_reg_0[6]),
        .I3(q3_reg_0[5]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_0 [5]),
        .I5(q3_reg_1[6]),
        .O(q3_reg_15[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_46_reg_27729[3]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(\xor_ln124_46_reg_27729_reg[3] ),
        .I2(q3_reg_1[6]),
        .I3(\xor_ln124_45_reg_27723_reg[7] [2]),
        .I4(\xor_ln124_46_reg_27729_reg[5] [0]),
        .O(q3_reg_12[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_46_reg_27729[4]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(\xor_ln124_46_reg_27729_reg[4] ),
        .I2(q3_reg_1[6]),
        .I3(\xor_ln124_45_reg_27723_reg[7] [3]),
        .I4(\xor_ln124_46_reg_27729_reg[5] [1]),
        .O(q3_reg_12[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_27729[5]_i_2 
       (.I0(q3_reg_0[5]),
        .I1(\xor_ln124_45_reg_27723_reg[7] [3]),
        .I2(q3_reg_1[3]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [4]),
        .I4(\xor_ln124_46_reg_27729_reg[5] [2]),
        .I5(q3_reg_1[7]),
        .O(q3_reg_23));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_47_reg_27735[0]_i_1 
       (.I0(Q[0]),
        .I1(\xor_ln124_47_reg_27735[0]_i_2_n_0 ),
        .I2(\xor_ln124_47_reg_27735_reg[7] [0]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [0]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_1 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_27735[0]_i_2 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_2 [0]),
        .I1(pt_q0[0]),
        .I2(\xor_ln124_45_reg_27723_reg[7] [6]),
        .I3(q3_reg_0[7]),
        .I4(q3_reg_1[6]),
        .I5(q3_reg_1[7]),
        .O(\xor_ln124_47_reg_27735[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_47_reg_27735[1]_i_1 
       (.I0(Q[1]),
        .I1(\xor_ln124_47_reg_27735[1]_i_2_n_0 ),
        .I2(\xor_ln124_47_reg_27735_reg[7] [1]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [1]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_1 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_27735[1]_i_2 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_2 [1]),
        .I1(pt_q0[1]),
        .I2(\xor_ln124_45_reg_27723_reg[7] [7]),
        .I3(q3_reg_0[0]),
        .I4(q3_reg_1[7]),
        .I5(q3_reg_1[0]),
        .O(\xor_ln124_47_reg_27735[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_47_reg_27735[2]_i_1 
       (.I0(\xor_ln124_47_reg_27735[2]_i_2_n_0 ),
        .I1(\xor_ln124_47_reg_27735_reg[2] ),
        .I2(pt_q0[2]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_2 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_27735[2]_i_2 
       (.I0(q3_reg_1[0]),
        .I1(q3_reg_1[6]),
        .I2(q3_reg_0[1]),
        .I3(\xor_ln124_45_reg_27723_reg[7] [6]),
        .I4(q3_reg_1[7]),
        .I5(q3_reg_1[1]),
        .O(\xor_ln124_47_reg_27735[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_27735[3]_i_2 
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_47_reg_27735_reg[3] ),
        .I2(q3_reg_0[2]),
        .I3(q3_reg_0[7]),
        .I4(q3_reg_1[1]),
        .I5(q3_reg_1[2]),
        .O(q3_reg_2));
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_47_reg_27735[4]_i_1 
       (.I0(\xor_ln124_47_reg_27735[4]_i_2_n_0 ),
        .I1(\xor_ln124_47_reg_27735_reg[4] ),
        .I2(\xor_ln124_47_reg_27735_reg[7] [2]),
        .I3(pt_q0[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_27735[4]_i_2 
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_47_reg_27735_reg[7]_2 [3]),
        .I2(q3_reg_0[3]),
        .I3(\xor_ln124_45_reg_27723_reg[7] [6]),
        .I4(q3_reg_1[2]),
        .I5(q3_reg_1[3]),
        .O(\xor_ln124_47_reg_27735[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_27735[5]_i_2 
       (.I0(pt_q0[4]),
        .I1(\xor_ln124_47_reg_27735_reg[7] [3]),
        .I2(q3_reg_1[3]),
        .I3(q3_reg_1[4]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_2 [4]),
        .I5(q3_reg_1[7]),
        .O(\xor_ln124_64_reg_27384_reg[5] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_47_reg_27735[6]_i_1 
       (.I0(Q[2]),
        .I1(\xor_ln124_47_reg_27735[6]_i_2_n_0 ),
        .I2(\xor_ln124_47_reg_27735_reg[7] [4]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [6]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_1 [6]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_27735[6]_i_2 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_2 [5]),
        .I1(pt_q0[5]),
        .I2(\xor_ln124_45_reg_27723_reg[7] [4]),
        .I3(q3_reg_0[5]),
        .I4(q3_reg_1[4]),
        .I5(q3_reg_1[5]),
        .O(\xor_ln124_47_reg_27735[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_47_reg_27735[7]_i_1 
       (.I0(Q[3]),
        .I1(\xor_ln124_47_reg_27735[7]_i_2_n_0 ),
        .I2(\xor_ln124_47_reg_27735_reg[7] [5]),
        .I3(\xor_ln124_47_reg_27735_reg[7]_0 [7]),
        .I4(\xor_ln124_47_reg_27735_reg[7]_1 [7]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_27735[7]_i_2 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_2 [6]),
        .I1(pt_q0[6]),
        .I2(\xor_ln124_45_reg_27723_reg[7] [5]),
        .I3(q3_reg_0[6]),
        .I4(q3_reg_1[5]),
        .I5(q3_reg_1[6]),
        .O(\xor_ln124_47_reg_27735[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[0]_i_1 
       (.I0(q2_reg_i_116_0[0]),
        .I1(x_assign_18_reg_27746[0]),
        .I2(x_assign_16_reg_27701[4]),
        .I3(\xor_ln124_60_reg_27867[0]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [0]),
        .I5(\xor_ln124_60_reg_27867_reg[7]_0 [0]),
        .O(\or_ln134_12_reg_27787_reg[1] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[0]_i_2 
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [0]),
        .I1(or_ln134_12_reg_27787[0]),
        .I2(or_ln134_26_reg_27830[0]),
        .I3(x_assign_38_reg_27814[0]),
        .I4(\xor_ln124_60_reg_27867_reg[7]_1 [0]),
        .I5(x_assign_38_reg_27814[7]),
        .O(\xor_ln124_60_reg_27867[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[1]_i_1 
       (.I0(q2_reg_i_116_0[1]),
        .I1(x_assign_18_reg_27746[1]),
        .I2(x_assign_16_reg_27701[5]),
        .I3(\xor_ln124_60_reg_27867[1]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [1]),
        .I5(\xor_ln124_60_reg_27867_reg[7]_0 [1]),
        .O(\or_ln134_12_reg_27787_reg[1] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[1]_i_2 
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [1]),
        .I1(or_ln134_12_reg_27787[1]),
        .I2(x_assign_36_reg_27803[0]),
        .I3(x_assign_38_reg_27814[1]),
        .I4(\xor_ln124_60_reg_27867_reg[7]_1 [1]),
        .I5(x_assign_38_reg_27814[0]),
        .O(\xor_ln124_60_reg_27867[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[2]_i_1 
       (.I0(q2_reg_i_116_0[2]),
        .I1(x_assign_18_reg_27746[2]),
        .I2(or_ln134_11_fu_5378_p3[0]),
        .I3(\xor_ln124_60_reg_27867[2]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [2]),
        .I5(\xor_ln124_60_reg_27867_reg[7]_0 [2]),
        .O(\or_ln134_12_reg_27787_reg[1] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[2]_i_2 
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [2]),
        .I1(or_ln134_12_reg_27787[2]),
        .I2(x_assign_36_reg_27803[1]),
        .I3(x_assign_38_reg_27814[2]),
        .I4(\xor_ln124_60_reg_27867_reg[7]_1 [2]),
        .I5(q2_reg_i_38_0[0]),
        .O(\xor_ln124_60_reg_27867[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[6]_i_1 
       (.I0(or_ln134_12_reg_27787[0]),
        .I1(x_assign_18_reg_27746[4]),
        .I2(or_ln134_11_fu_5378_p3[4]),
        .I3(\xor_ln124_60_reg_27867[6]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [6]),
        .I5(\xor_ln124_60_reg_27867_reg[7]_0 [6]),
        .O(\or_ln134_12_reg_27787_reg[1] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[6]_i_2 
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [6]),
        .I1(or_ln134_12_reg_27787[6]),
        .I2(or_ln134_26_reg_27830[6]),
        .I3(x_assign_38_reg_27814[6]),
        .I4(\xor_ln124_60_reg_27867_reg[7]_1 [6]),
        .I5(x_assign_38_reg_27814[5]),
        .O(\xor_ln124_60_reg_27867[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[7]_i_1 
       (.I0(or_ln134_12_reg_27787[1]),
        .I1(x_assign_18_reg_27746[5]),
        .I2(or_ln134_11_fu_5378_p3[5]),
        .I3(\xor_ln124_60_reg_27867[7]_i_2_n_0 ),
        .I4(\xor_ln124_124_reg_28593_reg[7] [7]),
        .I5(\xor_ln124_60_reg_27867_reg[7]_0 [7]),
        .O(\or_ln134_12_reg_27787_reg[1] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_60_reg_27867[7]_i_2 
       (.I0(\xor_ln124_293_reg_30727_reg[7]_0 [7]),
        .I1(or_ln134_12_reg_27787[7]),
        .I2(x_assign_36_reg_27803[3]),
        .I3(x_assign_38_reg_27814[7]),
        .I4(\xor_ln124_60_reg_27867_reg[7]_1 [7]),
        .I5(x_assign_38_reg_27814[6]),
        .O(\xor_ln124_60_reg_27867[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[0]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [0]),
        .I2(x_assign_18_reg_27746[0]),
        .I3(\xor_ln124_61_reg_27835[0]_i_2_n_0 ),
        .I4(\xor_ln124_47_reg_27735_reg[7]_1 [0]),
        .I5(\xor_ln124_37_reg_27793_reg[7] [0]),
        .O(q2_reg_4[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[0]_i_2 
       (.I0(x_assign_18_reg_27746[4]),
        .I1(q3_reg_1[7]),
        .I2(q3_reg_0[7]),
        .I3(q2_reg_0[4]),
        .I4(x_assign_21_reg_27655[6]),
        .I5(\xor_ln124_63_reg_27841_reg[7] [6]),
        .O(\xor_ln124_61_reg_27835[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[1]_i_1 
       (.I0(q2_reg_0[0]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [1]),
        .I2(x_assign_18_reg_27746[1]),
        .I3(\xor_ln124_61_reg_27835[1]_i_2_n_0 ),
        .I4(\xor_ln124_47_reg_27735_reg[7]_1 [1]),
        .I5(\xor_ln124_37_reg_27793_reg[7] [1]),
        .O(q2_reg_4[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[1]_i_2 
       (.I0(x_assign_18_reg_27746[5]),
        .I1(q3_reg_1[0]),
        .I2(q3_reg_0[0]),
        .I3(q2_reg_0[5]),
        .I4(x_assign_21_reg_27655[7]),
        .I5(\xor_ln124_63_reg_27841_reg[7] [7]),
        .O(\xor_ln124_61_reg_27835[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[2]_i_1 
       (.I0(q2_reg_0[5]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [2]),
        .I2(\xor_ln124_61_reg_27835[2]_i_2_n_0 ),
        .I3(\xor_ln124_61_reg_27835[2]_i_3_n_0 ),
        .I4(\^q2_reg [1]),
        .I5(\xor_ln124_47_reg_27735_reg[7]_1 [2]),
        .O(q2_reg_4[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[2]_i_2 
       (.I0(x_assign_18_reg_27746[2]),
        .I1(\xor_ln124_37_reg_27793_reg[7] [2]),
        .I2(or_ln134_14_fu_4921_p3[0]),
        .I3(\xor_ln124_37_reg_27793_reg[5] [0]),
        .I4(q3_reg_1[7]),
        .I5(q3_reg_1[1]),
        .O(\xor_ln124_61_reg_27835[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[2]_i_3 
       (.I0(\xor_ln124_63_reg_27841_reg[7] [0]),
        .I1(\xor_ln124_63_reg_27841_reg[7] [6]),
        .I2(q2_reg_0[4]),
        .I3(q2_reg_0[0]),
        .I4(q3_reg_0[7]),
        .I5(q3_reg_0[1]),
        .O(\xor_ln124_61_reg_27835[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[3]_i_1 
       (.I0(\^q2_reg [2]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [3]),
        .I2(\xor_ln124_61_reg_27835[3]_i_2_n_0 ),
        .I3(\xor_ln124_61_reg_27835[3]_i_3_n_0 ),
        .I4(\xor_ln124_47_reg_27735_reg[7]_1 [3]),
        .I5(\xor_ln124_37_reg_27793_reg[7] [3]),
        .O(q2_reg_4[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[3]_i_2 
       (.I0(q3_reg_1[7]),
        .I1(x_assign_18_reg_27746[3]),
        .I2(\xor_ln124_37_reg_27793_reg[5] [1]),
        .I3(\xor_ln124_63_reg_27841_reg[7] [6]),
        .I4(q3_reg_1[2]),
        .I5(or_ln134_14_fu_4921_p3[1]),
        .O(\xor_ln124_61_reg_27835[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[3]_i_3 
       (.I0(\xor_ln124_63_reg_27841_reg[7] [1]),
        .I1(\xor_ln124_63_reg_27841_reg[7] [7]),
        .I2(q2_reg_0[4]),
        .I3(\^q2_reg [1]),
        .I4(q3_reg_0[7]),
        .I5(q3_reg_0[2]),
        .O(\xor_ln124_61_reg_27835[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[4]_i_1 
       (.I0(q2_reg_0[1]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [4]),
        .I2(\xor_ln124_61_reg_27835[4]_i_2_n_0 ),
        .I3(\xor_ln124_61_reg_27835[4]_i_3_n_0 ),
        .I4(\xor_ln124_47_reg_27735_reg[7]_1 [4]),
        .I5(\xor_ln124_37_reg_27793_reg[7] [4]),
        .O(q2_reg_4[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[4]_i_2 
       (.I0(q3_reg_1[7]),
        .I1(or_ln134_14_fu_4921_p3[4]),
        .I2(\xor_ln124_37_reg_27793_reg[5] [2]),
        .I3(\xor_ln124_63_reg_27841_reg[7] [6]),
        .I4(q3_reg_1[3]),
        .I5(or_ln134_14_fu_4921_p3[2]),
        .O(\xor_ln124_61_reg_27835[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[4]_i_3 
       (.I0(\xor_ln124_63_reg_27841_reg[7] [2]),
        .I1(\xor_ln124_63_reg_27841_reg[7] [7]),
        .I2(q2_reg_0[4]),
        .I3(\^q2_reg [2]),
        .I4(q3_reg_0[7]),
        .I5(q3_reg_0[3]),
        .O(\xor_ln124_61_reg_27835[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_61_reg_27835[5]_i_1 
       (.I0(\xor_ln124_61_reg_27835[5]_i_2_n_0 ),
        .I1(\xor_ln124_191_reg_29288_reg[7] [5]),
        .I2(\xor_ln124_61_reg_27835[5]_i_3_n_0 ),
        .O(q2_reg_4[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[5]_i_2 
       (.I0(\xor_ln124_47_reg_27735_reg[7]_1 [5]),
        .I1(q2_reg_0[2]),
        .I2(q3_reg_1[4]),
        .I3(or_ln134_14_fu_4921_p3[3]),
        .I4(\xor_ln124_37_reg_27793_reg[7] [5]),
        .I5(or_ln134_14_fu_4921_p3[5]),
        .O(\xor_ln124_61_reg_27835[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[5]_i_3 
       (.I0(\xor_ln124_63_reg_27841_reg[7] [7]),
        .I1(\xor_ln124_37_reg_27793_reg[5] [3]),
        .I2(q2_reg_0[5]),
        .I3(q2_reg_0[1]),
        .I4(\xor_ln124_63_reg_27841_reg[7] [3]),
        .I5(q3_reg_0[4]),
        .O(\xor_ln124_61_reg_27835[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[6]_i_1 
       (.I0(q2_reg_0[3]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [6]),
        .I2(x_assign_18_reg_27746[4]),
        .I3(\xor_ln124_61_reg_27835[6]_i_2_n_0 ),
        .I4(\xor_ln124_47_reg_27735_reg[7]_1 [6]),
        .I5(\xor_ln124_37_reg_27793_reg[7] [6]),
        .O(q2_reg_4[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[6]_i_2 
       (.I0(or_ln134_14_fu_4921_p3[4]),
        .I1(q3_reg_1[5]),
        .I2(q3_reg_0[5]),
        .I3(q2_reg_0[2]),
        .I4(x_assign_21_reg_27655[4]),
        .I5(\xor_ln124_63_reg_27841_reg[7] [4]),
        .O(\xor_ln124_61_reg_27835[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[7]_i_1 
       (.I0(q2_reg_0[4]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [7]),
        .I2(x_assign_18_reg_27746[5]),
        .I3(\xor_ln124_61_reg_27835[7]_i_2_n_0 ),
        .I4(\xor_ln124_47_reg_27735_reg[7]_1 [7]),
        .I5(\xor_ln124_37_reg_27793_reg[7] [7]),
        .O(q2_reg_4[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_61_reg_27835[7]_i_2 
       (.I0(or_ln134_14_fu_4921_p3[5]),
        .I1(q3_reg_1[6]),
        .I2(q3_reg_0[6]),
        .I3(q2_reg_0[3]),
        .I4(x_assign_21_reg_27655[5]),
        .I5(\xor_ln124_63_reg_27841_reg[7] [5]),
        .O(\xor_ln124_61_reg_27835[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[1]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7] [1]),
        .I1(q0_reg_i_151__0_0[1]),
        .I2(or_ln134_12_reg_27787[1]),
        .I3(\xor_ln124_62_reg_27872[1]_i_2_n_0 ),
        .I4(q0_reg_i_151__0_1[1]),
        .I5(x_assign_16_reg_27701[5]),
        .O(\reg_2116_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[1]_i_2 
       (.I0(x_assign_16_reg_27701[1]),
        .I1(x_assign_21_reg_27655[1]),
        .I2(x_assign_36_reg_27803[0]),
        .I3(x_assign_38_reg_27814[1]),
        .I4(\xor_ln124_295_reg_30737_reg[7] [1]),
        .I5(or_ln134_26_reg_27830[0]),
        .O(\xor_ln124_62_reg_27872[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[3]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7] [3]),
        .I1(q0_reg_i_151__0_0[3]),
        .I2(or_ln134_12_reg_27787[3]),
        .I3(\xor_ln124_62_reg_27872[3]_i_2_n_0 ),
        .I4(q0_reg_i_151__0_1[3]),
        .I5(or_ln134_11_fu_5378_p3[1]),
        .O(\reg_2116_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[3]_i_2 
       (.I0(x_assign_16_reg_27701[3]),
        .I1(x_assign_21_reg_27655[3]),
        .I2(x_assign_36_reg_27803[2]),
        .I3(x_assign_38_reg_27814[3]),
        .I4(\xor_ln124_295_reg_30737_reg[7] [3]),
        .I5(or_ln134_26_reg_27830[2]),
        .O(\xor_ln124_62_reg_27872[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[5]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7] [5]),
        .I1(q0_reg_i_151__0_0[5]),
        .I2(or_ln134_12_reg_27787[5]),
        .I3(\xor_ln124_62_reg_27872[5]_i_2_n_0 ),
        .I4(q0_reg_i_151__0_1[5]),
        .I5(or_ln134_11_fu_5378_p3[3]),
        .O(\reg_2116_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[5]_i_2 
       (.I0(or_ln134_11_fu_5378_p3[5]),
        .I1(x_assign_21_reg_27655[5]),
        .I2(or_ln134_26_reg_27830[5]),
        .I3(x_assign_38_reg_27814[5]),
        .I4(\xor_ln124_295_reg_30737_reg[7] [5]),
        .I5(or_ln134_26_reg_27830[4]),
        .O(\xor_ln124_62_reg_27872[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[6]_i_1 
       (.I0(\xor_ln124_284_reg_30386_reg[7] [6]),
        .I1(q0_reg_i_151__0_0[6]),
        .I2(or_ln134_12_reg_27787[6]),
        .I3(\xor_ln124_62_reg_27872[6]_i_2_n_0 ),
        .I4(q0_reg_i_151__0_1[6]),
        .I5(or_ln134_11_fu_5378_p3[4]),
        .O(\reg_2116_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_62_reg_27872[6]_i_2 
       (.I0(x_assign_16_reg_27701[4]),
        .I1(x_assign_21_reg_27655[6]),
        .I2(or_ln134_26_reg_27830[6]),
        .I3(x_assign_38_reg_27814[6]),
        .I4(\xor_ln124_295_reg_30737_reg[7] [6]),
        .I5(or_ln134_26_reg_27830[5]),
        .O(\xor_ln124_62_reg_27872[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[0]_i_1 
       (.I0(q3_reg_1[0]),
        .I1(\xor_ln124_63_reg_27841_reg[7] [0]),
        .I2(x_assign_16_reg_27701[0]),
        .I3(\xor_ln124_63_reg_27841[0]_i_2_n_0 ),
        .I4(\xor_ln124_39_reg_27798_reg[7] [0]),
        .I5(x_assign_21_reg_27655[0]),
        .O(q3_reg_9[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[0]_i_2 
       (.I0(x_assign_21_reg_27655[6]),
        .I1(x_assign_18_reg_27746[4]),
        .I2(q3_reg_0[6]),
        .I3(q2_reg_0[5]),
        .I4(\xor_ln124_191_reg_29288_reg[7] [6]),
        .I5(q3_reg_0[7]),
        .O(\xor_ln124_63_reg_27841[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[1]_i_1 
       (.I0(q3_reg_1[1]),
        .I1(\xor_ln124_63_reg_27841_reg[7] [1]),
        .I2(x_assign_16_reg_27701[1]),
        .I3(\xor_ln124_63_reg_27841[1]_i_2_n_0 ),
        .I4(\xor_ln124_39_reg_27798_reg[7] [1]),
        .I5(x_assign_21_reg_27655[1]),
        .O(q3_reg_9[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[1]_i_2 
       (.I0(x_assign_21_reg_27655[7]),
        .I1(x_assign_18_reg_27746[5]),
        .I2(q3_reg_0[7]),
        .I3(q2_reg_0[0]),
        .I4(\xor_ln124_191_reg_29288_reg[7] [7]),
        .I5(q3_reg_0[0]),
        .O(\xor_ln124_63_reg_27841[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_63_reg_27841[2]_i_1 
       (.I0(\xor_ln124_63_reg_27841_reg[2] ),
        .I1(\xor_ln124_63_reg_27841[2]_i_3_n_0 ),
        .I2(q3_reg_0[1]),
        .I3(\xor_ln124_39_reg_27798_reg[7] [2]),
        .I4(q3_reg_0[7]),
        .O(q3_reg_9[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[2]_i_3 
       (.I0(q3_reg_0[0]),
        .I1(q3_reg_0[6]),
        .I2(x_assign_21_reg_27655[2]),
        .I3(x_assign_16_reg_27701[2]),
        .I4(q2_reg_0[5]),
        .I5(\^q2_reg [1]),
        .O(\xor_ln124_63_reg_27841[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[3]_i_3 
       (.I0(q3_reg_0[1]),
        .I1(q3_reg_0[6]),
        .I2(x_assign_21_reg_27655[3]),
        .I3(x_assign_16_reg_27701[3]),
        .I4(q2_reg_0[5]),
        .I5(\^q2_reg [2]),
        .O(q3_reg_7));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[4]_i_3 
       (.I0(q3_reg_0[2]),
        .I1(q3_reg_0[6]),
        .I2(x_assign_21_reg_27655[4]),
        .I3(or_ln134_11_fu_5378_p3[4]),
        .I4(q2_reg_0[5]),
        .I5(q2_reg_0[1]),
        .O(q3_reg_5));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_63_reg_27841[5]_i_1 
       (.I0(\pt_load_3_reg_27267_reg[7] [5]),
        .I1(\xor_ln124_63_reg_27841_reg[7] [5]),
        .I2(\xor_ln124_63_reg_27841[5]_i_2_n_0 ),
        .O(q3_reg_9[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[5]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7] [3]),
        .I1(\xor_ln124_191_reg_29288_reg[7] [7]),
        .I2(q3_reg_0[3]),
        .I3(q2_reg_0[2]),
        .I4(q3_reg_0[4]),
        .I5(q3_reg_0[7]),
        .O(\xor_ln124_63_reg_27841[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[6]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_63_reg_27841_reg[7] [6]),
        .I2(x_assign_16_reg_27701[4]),
        .I3(\xor_ln124_63_reg_27841[6]_i_2_n_0 ),
        .I4(\xor_ln124_39_reg_27798_reg[7] [6]),
        .I5(x_assign_21_reg_27655[6]),
        .O(q3_reg_9[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[6]_i_2 
       (.I0(x_assign_21_reg_27655[4]),
        .I1(or_ln134_14_fu_4921_p3[4]),
        .I2(q3_reg_0[4]),
        .I3(q2_reg_0[3]),
        .I4(\xor_ln124_191_reg_29288_reg[7] [4]),
        .I5(q3_reg_0[5]),
        .O(\xor_ln124_63_reg_27841[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[7]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(\xor_ln124_63_reg_27841_reg[7] [7]),
        .I2(x_assign_16_reg_27701[5]),
        .I3(\xor_ln124_63_reg_27841[7]_i_2_n_0 ),
        .I4(\xor_ln124_39_reg_27798_reg[7] [7]),
        .I5(x_assign_21_reg_27655[7]),
        .O(q3_reg_9[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[7]_i_2 
       (.I0(x_assign_21_reg_27655[5]),
        .I1(or_ln134_14_fu_4921_p3[5]),
        .I2(q3_reg_0[5]),
        .I3(q2_reg_0[4]),
        .I4(\xor_ln124_191_reg_29288_reg[7] [5]),
        .I5(q3_reg_0[6]),
        .O(\xor_ln124_63_reg_27841[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_64_reg_27384[0]_i_1 
       (.I0(x_assign_9_reg_27344[0]),
        .I1(q2_reg_1[7]),
        .O(\x_assign_9_reg_27344_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_64_reg_27384[1]_i_1 
       (.I0(x_assign_9_reg_27344[1]),
        .I1(q2_reg_1[0]),
        .O(\x_assign_9_reg_27344_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_64_reg_27384[2]_i_1 
       (.I0(x_assign_9_reg_27344[2]),
        .I1(q2_reg_1[1]),
        .I2(q2_reg_1[7]),
        .O(\x_assign_9_reg_27344_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_64_reg_27384[3]_i_1 
       (.I0(x_assign_9_reg_27344[3]),
        .I1(q2_reg_1[2]),
        .I2(q2_reg_1[7]),
        .O(\x_assign_9_reg_27344_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_64_reg_27384[4]_i_1 
       (.I0(\xor_ln124_64_reg_27384_reg[5]_0 [0]),
        .I1(q2_reg_1[3]),
        .I2(q2_reg_1[7]),
        .O(\x_assign_9_reg_27344_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_64_reg_27384[5]_i_1 
       (.I0(\xor_ln124_64_reg_27384_reg[5]_0 [1]),
        .I1(q2_reg_1[4]),
        .O(\x_assign_9_reg_27344_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_64_reg_27384[6]_i_1 
       (.I0(x_assign_9_reg_27344[4]),
        .I1(q2_reg_1[5]),
        .O(\x_assign_9_reg_27344_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_64_reg_27384[7]_i_1 
       (.I0(x_assign_9_reg_27344[5]),
        .I1(q2_reg_1[6]),
        .O(\x_assign_9_reg_27344_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[3]_i_1 
       (.I0(\xor_ln124_76_reg_28029_reg[7] [3]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [3]),
        .I2(or_ln134_19_reg_27903[3]),
        .I3(\xor_ln124_76_reg_28029[3]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[3]),
        .I5(x_assign_30_reg_27909[3]),
        .O(\xor_ln124_5_reg_27435_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[3]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [3]),
        .I1(or_ln134_20_reg_27921[1]),
        .I2(or_ln134_31_fu_6524_p3[3]),
        .I3(or_ln134_32_fu_6530_p3[2]),
        .I4(x_assign_50_reg_27967[2]),
        .I5(x_assign_48_reg_27945[3]),
        .O(\xor_ln124_76_reg_28029[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[6]_i_1 
       (.I0(\xor_ln124_76_reg_28029_reg[7] [6]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [6]),
        .I2(or_ln134_19_reg_27903[6]),
        .I3(\xor_ln124_76_reg_28029[6]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[4]),
        .I5(x_assign_30_reg_27909[6]),
        .O(\xor_ln124_5_reg_27435_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[6]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I1(or_ln134_20_reg_27921[4]),
        .I2(or_ln134_31_fu_6524_p3[6]),
        .I3(or_ln134_32_fu_6530_p3[5]),
        .I4(or_ln134_32_fu_6530_p3[6]),
        .I5(x_assign_48_reg_27945[6]),
        .O(\xor_ln124_76_reg_28029[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[7]_i_1 
       (.I0(\xor_ln124_76_reg_28029_reg[7] [7]),
        .I1(\xor_ln124_284_reg_30386_reg[7] [7]),
        .I2(or_ln134_19_reg_27903[7]),
        .I3(\xor_ln124_76_reg_28029[7]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[5]),
        .I5(x_assign_30_reg_27909[7]),
        .O(\xor_ln124_5_reg_27435_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_76_reg_28029[7]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I1(or_ln134_20_reg_27921[5]),
        .I2(or_ln134_31_fu_6524_p3[7]),
        .I3(or_ln134_32_fu_6530_p3[6]),
        .I4(x_assign_50_reg_27967[3]),
        .I5(x_assign_48_reg_27945[7]),
        .O(\xor_ln124_76_reg_28029[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[0]_i_1 
       (.I0(\xor_ln124_78_reg_28039_reg[7] [0]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [0]),
        .I2(x_assign_31_reg_27915[4]),
        .I3(\xor_ln124_78_reg_28039[0]_i_2_n_0 ),
        .I4(\xor_ln124_286_reg_30396_reg[7] [0]),
        .I5(or_ln134_19_reg_27903[0]),
        .O(\xor_ln124_14_reg_27488_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[0]_i_2 
       (.I0(x_assign_33_reg_27927[0]),
        .I1(\xor_ln124_78_reg_28039_reg[3] [0]),
        .I2(or_ln134_32_fu_6530_p3[0]),
        .I3(x_assign_48_reg_27945[0]),
        .I4(or_ln134_33_fu_6536_p3[0]),
        .I5(x_assign_48_reg_27945[7]),
        .O(\xor_ln124_78_reg_28039[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[1]_i_1 
       (.I0(\xor_ln124_78_reg_28039_reg[7] [1]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [1]),
        .I2(x_assign_31_reg_27915[5]),
        .I3(\xor_ln124_78_reg_28039[1]_i_2_n_0 ),
        .I4(\xor_ln124_286_reg_30396_reg[7] [1]),
        .I5(or_ln134_19_reg_27903[1]),
        .O(\xor_ln124_14_reg_27488_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[1]_i_2 
       (.I0(x_assign_33_reg_27927[1]),
        .I1(\xor_ln124_78_reg_28039_reg[3] [1]),
        .I2(x_assign_50_reg_27967[0]),
        .I3(x_assign_48_reg_27945[1]),
        .I4(or_ln134_33_fu_6536_p3[1]),
        .I5(x_assign_48_reg_27945[0]),
        .O(\xor_ln124_78_reg_28039[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[2]_i_1 
       (.I0(\xor_ln124_78_reg_28039_reg[7] [2]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [2]),
        .I2(or_ln134_20_reg_27921[0]),
        .I3(\xor_ln124_78_reg_28039[2]_i_2_n_0 ),
        .I4(\xor_ln124_286_reg_30396_reg[7] [2]),
        .I5(or_ln134_19_reg_27903[2]),
        .O(\xor_ln124_14_reg_27488_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[2]_i_2 
       (.I0(x_assign_33_reg_27927[2]),
        .I1(\xor_ln124_78_reg_28039_reg[3] [2]),
        .I2(x_assign_50_reg_27967[1]),
        .I3(x_assign_48_reg_27945[2]),
        .I4(or_ln134_33_fu_6536_p3[2]),
        .I5(\xor_ln124_78_reg_28039_reg[4] [0]),
        .O(\xor_ln124_78_reg_28039[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[3]_i_1 
       (.I0(\xor_ln124_78_reg_28039_reg[7] [3]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [3]),
        .I2(or_ln134_20_reg_27921[1]),
        .I3(\xor_ln124_78_reg_28039[3]_i_2_n_0 ),
        .I4(\xor_ln124_286_reg_30396_reg[7] [3]),
        .I5(or_ln134_19_reg_27903[3]),
        .O(\xor_ln124_14_reg_27488_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[3]_i_2 
       (.I0(x_assign_33_reg_27927[3]),
        .I1(\xor_ln124_78_reg_28039_reg[3] [3]),
        .I2(x_assign_50_reg_27967[2]),
        .I3(x_assign_48_reg_27945[3]),
        .I4(or_ln134_33_fu_6536_p3[3]),
        .I5(\xor_ln124_78_reg_28039_reg[4] [1]),
        .O(\xor_ln124_78_reg_28039[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[4]_i_1 
       (.I0(\xor_ln124_78_reg_28039_reg[7] [4]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [4]),
        .I2(or_ln134_20_reg_27921[2]),
        .I3(\xor_ln124_78_reg_28039[4]_i_2_n_0 ),
        .I4(\xor_ln124_286_reg_30396_reg[7] [4]),
        .I5(or_ln134_19_reg_27903[4]),
        .O(\xor_ln124_14_reg_27488_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[4]_i_2 
       (.I0(x_assign_33_reg_27927[4]),
        .I1(or_ln134_19_reg_27903[6]),
        .I2(or_ln134_32_fu_6530_p3[4]),
        .I3(x_assign_48_reg_27945[4]),
        .I4(or_ln134_33_fu_6536_p3[4]),
        .I5(\xor_ln124_78_reg_28039_reg[4] [2]),
        .O(\xor_ln124_78_reg_28039[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[5]_i_1 
       (.I0(\xor_ln124_78_reg_28039_reg[7] [5]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [5]),
        .I2(or_ln134_20_reg_27921[3]),
        .I3(\xor_ln124_78_reg_28039[5]_i_2_n_0 ),
        .I4(\xor_ln124_286_reg_30396_reg[7] [5]),
        .I5(or_ln134_19_reg_27903[5]),
        .O(\xor_ln124_14_reg_27488_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[5]_i_2 
       (.I0(x_assign_33_reg_27927[5]),
        .I1(or_ln134_19_reg_27903[7]),
        .I2(or_ln134_32_fu_6530_p3[5]),
        .I3(x_assign_48_reg_27945[5]),
        .I4(or_ln134_33_fu_6536_p3[5]),
        .I5(x_assign_48_reg_27945[4]),
        .O(\xor_ln124_78_reg_28039[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[7]_i_1 
       (.I0(\xor_ln124_78_reg_28039_reg[7] [7]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [7]),
        .I2(or_ln134_20_reg_27921[5]),
        .I3(\xor_ln124_78_reg_28039[7]_i_2_n_0 ),
        .I4(\xor_ln124_286_reg_30396_reg[7] [7]),
        .I5(or_ln134_19_reg_27903[7]),
        .O(\xor_ln124_14_reg_27488_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_78_reg_28039[7]_i_2 
       (.I0(x_assign_33_reg_27927[7]),
        .I1(or_ln134_19_reg_27903[1]),
        .I2(x_assign_50_reg_27967[3]),
        .I3(x_assign_48_reg_27945[7]),
        .I4(or_ln134_33_fu_6536_p3[7]),
        .I5(x_assign_48_reg_27945[6]),
        .O(\xor_ln124_78_reg_28039[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[0]_i_1 
       (.I0(\xor_ln124_92_reg_28217_reg[7]_0 [0]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [0]),
        .I2(x_assign_43_reg_28091[0]),
        .I3(\xor_ln124_92_reg_28217[0]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_29148_reg[7] [0]),
        .I5(x_assign_42_reg_28085[0]),
        .O(\xor_ln124_28_reg_27610_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[0]_i_2 
       (.I0(x_assign_43_reg_28091[6]),
        .I1(x_assign_40_reg_28069[6]),
        .I2(or_ln134_42_fu_7674_p3[1]),
        .I3(or_ln134_40_fu_7662_p3[1]),
        .I4(or_ln134_40_fu_7662_p3[0]),
        .I5(x_assign_61_reg_28139),
        .O(\xor_ln124_92_reg_28217[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[1]_i_1 
       (.I0(\xor_ln124_92_reg_28217_reg[7]_0 [1]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [1]),
        .I2(x_assign_43_reg_28091[1]),
        .I3(\xor_ln124_92_reg_28217[1]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_29148_reg[7] [1]),
        .I5(x_assign_42_reg_28085[1]),
        .O(\xor_ln124_28_reg_27610_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[1]_i_2 
       (.I0(x_assign_43_reg_28091[7]),
        .I1(x_assign_40_reg_28069[7]),
        .I2(q3_reg_i_44_0[0]),
        .I3(q3_reg_i_125__0_0[0]),
        .I4(or_ln134_40_fu_7662_p3[1]),
        .I5(or_ln134_39_fu_7656_p3[0]),
        .O(\xor_ln124_92_reg_28217[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[2]_i_1 
       (.I0(\xor_ln124_92_reg_28217_reg[7]_0 [2]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [2]),
        .I2(x_assign_43_reg_28091[2]),
        .I3(\xor_ln124_92_reg_28217[2]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_29148_reg[7] [2]),
        .I5(x_assign_42_reg_28085[2]),
        .O(\xor_ln124_28_reg_27610_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[2]_i_2 
       (.I0(\xor_ln124_94_reg_28227_reg[5] [0]),
        .I1(\xor_ln124_94_reg_28227_reg[5]_0 [0]),
        .I2(q3_reg_i_44_0[1]),
        .I3(q3_reg_i_125__0_0[1]),
        .I4(or_ln134_40_fu_7662_p3[2]),
        .I5(or_ln134_39_fu_7656_p3[1]),
        .O(\xor_ln124_92_reg_28217[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[6]_i_1 
       (.I0(\xor_ln124_92_reg_28217_reg[7]_0 [6]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [6]),
        .I2(x_assign_43_reg_28091[6]),
        .I3(\xor_ln124_92_reg_28217[6]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_29148_reg[7] [6]),
        .I5(x_assign_42_reg_28085[4]),
        .O(\xor_ln124_28_reg_27610_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[6]_i_2 
       (.I0(x_assign_43_reg_28091[4]),
        .I1(x_assign_40_reg_28069[4]),
        .I2(or_ln134_42_fu_7674_p3[7]),
        .I3(or_ln134_40_fu_7662_p3[7]),
        .I4(or_ln134_40_fu_7662_p3[6]),
        .I5(or_ln134_39_fu_7656_p3[5]),
        .O(\xor_ln124_92_reg_28217[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[7]_i_1 
       (.I0(\xor_ln124_92_reg_28217_reg[7]_0 [7]),
        .I1(\xor_ln124_191_reg_29288_reg[7]_0 [7]),
        .I2(x_assign_43_reg_28091[7]),
        .I3(\xor_ln124_92_reg_28217[7]_i_2_n_0 ),
        .I4(\xor_ln124_173_reg_29148_reg[7] [7]),
        .I5(x_assign_42_reg_28085[5]),
        .O(\xor_ln124_28_reg_27610_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_92_reg_28217[7]_i_2 
       (.I0(x_assign_43_reg_28091[5]),
        .I1(x_assign_40_reg_28069[5]),
        .I2(or_ln134_42_fu_7674_p3[0]),
        .I3(or_ln134_40_fu_7662_p3[0]),
        .I4(or_ln134_40_fu_7662_p3[7]),
        .I5(or_ln134_39_fu_7656_p3[6]),
        .O(\xor_ln124_92_reg_28217[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[2]_i_1 
       (.I0(\xor_ln124_94_reg_28227_reg[7] [2]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [2]),
        .I2(\xor_ln124_94_reg_28227_reg[5] [0]),
        .I3(\xor_ln124_94_reg_28227[2]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [2]),
        .I5(\xor_ln124_94_reg_28227_reg[5]_0 [0]),
        .O(\xor_ln124_30_reg_27622_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[2]_i_2 
       (.I0(q2_reg_i_41_0[2]),
        .I1(x_assign_40_reg_28069[2]),
        .I2(q3_reg_i_44_0[1]),
        .I3(q3_reg_i_125__0_0[1]),
        .I4(or_ln134_42_fu_7674_p3[2]),
        .I5(q2_reg_i_37_1[0]),
        .O(\xor_ln124_94_reg_28227[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[5]_i_1 
       (.I0(\xor_ln124_94_reg_28227_reg[7] [5]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [5]),
        .I2(\xor_ln124_94_reg_28227_reg[5] [3]),
        .I3(\xor_ln124_94_reg_28227[5]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [5]),
        .I5(\xor_ln124_94_reg_28227_reg[5]_0 [3]),
        .O(\xor_ln124_30_reg_27622_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[5]_i_2 
       (.I0(or_ln134_29_fu_7492_p3[7]),
        .I1(x_assign_40_reg_28069[5]),
        .I2(or_ln134_42_fu_7674_p3[6]),
        .I3(or_ln134_40_fu_7662_p3[6]),
        .I4(or_ln134_42_fu_7674_p3[5]),
        .I5(x_assign_63_reg_28171[1]),
        .O(\xor_ln124_94_reg_28227[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[6]_i_1 
       (.I0(\xor_ln124_94_reg_28227_reg[7] [6]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [6]),
        .I2(x_assign_43_reg_28091[4]),
        .I3(\xor_ln124_94_reg_28227[6]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [6]),
        .I5(x_assign_40_reg_28069[4]),
        .O(\xor_ln124_30_reg_27622_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[6]_i_2 
       (.I0(or_ln134_29_fu_7492_p3[0]),
        .I1(x_assign_40_reg_28069[6]),
        .I2(or_ln134_42_fu_7674_p3[7]),
        .I3(or_ln134_40_fu_7662_p3[7]),
        .I4(or_ln134_42_fu_7674_p3[6]),
        .I5(x_assign_63_reg_28171[2]),
        .O(\xor_ln124_94_reg_28227[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[7]_i_1 
       (.I0(\xor_ln124_94_reg_28227_reg[7] [7]),
        .I1(\xor_ln124_236_reg_29822_reg[7]_0 [7]),
        .I2(x_assign_43_reg_28091[5]),
        .I3(\xor_ln124_94_reg_28227[7]_i_2_n_0 ),
        .I4(\xor_ln124_236_reg_29822_reg[7]_1 [7]),
        .I5(x_assign_40_reg_28069[5]),
        .O(\xor_ln124_30_reg_27622_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_94_reg_28227[7]_i_2 
       (.I0(or_ln134_29_fu_7492_p3[1]),
        .I1(x_assign_40_reg_28069[7]),
        .I2(or_ln134_42_fu_7674_p3[0]),
        .I3(or_ln134_40_fu_7662_p3[0]),
        .I4(or_ln134_42_fu_7674_p3[7]),
        .I5(x_assign_63_reg_28171[3]),
        .O(\xor_ln124_94_reg_28227[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \z_158_reg_30891[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q2_reg_16[7]),
        .O(clefia_s1_address0117_out));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \z_161_reg_30986[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q2_reg_16[8]),
        .O(clefia_s1_address0118_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s1_ROM_AUTO_1R
   (q0_reg_0,
    q0_reg_1,
    clefia_s0_ce0,
    DOADO,
    q1_reg_0,
    q3_reg_0,
    q3_reg_1,
    D,
    q3_reg_2,
    q3_reg_3,
    q3_reg_4,
    q3_reg_5,
    q0_reg_2,
    clefia_s1_address0112_out,
    clefia_s1_address0115_out,
    clefia_s1_address0113_out,
    clefia_s1_address019_out,
    clefia_s1_address0110_out,
    clefia_s1_address01,
    \xor_ln124_300_reg_30574_reg[7] ,
    \trunc_ln134_390_reg_30907_reg[6] ,
    clefia_s1_address0119_out,
    ct_ce07,
    ap_enable_reg_pp0_iter3_reg,
    clefia_s1_address117_out,
    clefia_s1_address11,
    ap_enable_reg_pp0_iter3_reg_0,
    q0_reg_3,
    q1_reg_1,
    ap_enable_reg_pp0_iter3_reg_1,
    \reg_2138_reg[7] ,
    clefia_s1_address0116_out,
    \reg_2110_reg[7] ,
    \xor_ln124_205_reg_29424_reg[7] ,
    \reg_2116_reg[7] ,
    \reg_2130_reg[5] ,
    \reg_2110_reg[7]_0 ,
    ap_enable_reg_pp0_iter2_reg,
    \trunc_ln134_166_reg_28741_reg[5] ,
    \reg_2110_reg[6] ,
    clefia_s1_address214_out,
    ap_enable_reg_pp0_iter3_reg_2,
    clefia_s1_address118_out,
    clefia_s1_address213_out,
    clefia_s1_address21,
    \ap_CS_fsm_reg[4] ,
    \xor_ln124_173_reg_29148_reg[0] ,
    \xor_ln124_173_reg_29148_reg[1] ,
    \xor_ln124_173_reg_29148_reg[2] ,
    \xor_ln124_173_reg_29148_reg[3] ,
    \xor_ln124_173_reg_29148_reg[4] ,
    \xor_ln124_173_reg_29148_reg[5] ,
    \xor_ln124_173_reg_29148_reg[6] ,
    \xor_ln124_173_reg_29148_reg[7] ,
    \ap_CS_fsm_reg[2] ,
    clefia_s1_address215_out,
    clefia_s1_address116_out,
    \x_assign_162_reg_29878_reg[2] ,
    \trunc_ln134_279_reg_29916_reg[5] ,
    \trunc_ln134_274_reg_29890_reg[6] ,
    \tmp_549_reg_29895_reg[0] ,
    \reg_2155_reg[7] ,
    clefia_s1_address0111_out,
    \xor_ln124_159_reg_28985_reg[6] ,
    \x_assign_163_reg_29884_reg[0] ,
    \x_assign_163_reg_29884_reg[1] ,
    \x_assign_162_reg_29878_reg[3] ,
    \x_assign_162_reg_29878_reg[7] ,
    \reg_2146_reg[7] ,
    \xor_ln124_189_reg_29276_reg[6] ,
    \reg_2155_reg[6] ,
    \reg_2146_reg[7]_0 ,
    \reg_2104_reg[2] ,
    \reg_2104_reg[3] ,
    \reg_2104_reg[4] ,
    \reg_2104_reg[5] ,
    \reg_2104_reg[6] ,
    \reg_2104_reg[7] ,
    \reg_2104_reg[0] ,
    \reg_2104_reg[1] ,
    \xor_ln124_47_reg_27735_reg[5] ,
    \reg_2130_reg[7] ,
    \xor_ln124_61_reg_27835_reg[6] ,
    ap_enable_reg_pp0_iter1_reg,
    \reg_2170_reg[7] ,
    \x_assign_127_reg_29367_reg[1] ,
    \trunc_ln134_214_reg_29372_reg[6] ,
    \tmp_429_reg_29377_reg[0] ,
    \ap_CS_fsm_reg[6] ,
    \xor_ln124_173_reg_29148_reg[6]_0 ,
    \xor_ln124_207_reg_29430_reg[7] ,
    ap_enable_reg_pp0_iter1_reg_0,
    \reg_2170_reg[6] ,
    xor_ln124_212_fu_17728_p2,
    \reg_2170_reg[3] ,
    \reg_2170_reg[2] ,
    q3_reg_6,
    q3_reg_7,
    q3_reg_8,
    q1_reg_2,
    q3_reg_9,
    q3_reg_10,
    q1_reg_3,
    q1_reg_4,
    q1_reg_5,
    q3_reg_11,
    q3_reg_12,
    q3_reg_13,
    q1_reg_6,
    \pt_load_8_reg_27298_reg[7] ,
    q1_reg_7,
    xor_ln124_38_fu_5430_p2,
    q3_reg_14,
    \pt_load_2_reg_27236_reg[4] ,
    \pt_load_2_reg_27236_reg[2] ,
    \trunc_ln134_37_reg_27661_reg[1] ,
    q3_reg_15,
    q3_reg_16,
    q3_reg_17,
    \xor_ln124_63_reg_27841_reg[6] ,
    \reg_2155_reg[2] ,
    \x_assign_235_reg_30959_reg[7] ,
    \reg_2123_reg[7] ,
    \xor_ln124_268_reg_30198_reg[7] ,
    \reg_2207_reg[7] ,
    \x_assign_231_reg_30696_reg[7] ,
    \xor_ln124_308_reg_30855_reg[7] ,
    q0_reg_4,
    \reg_2202_reg[7] ,
    \reg_2197_reg[7] ,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    \pt_load_2_reg_27236_reg[3] ,
    \pt_load_2_reg_27236_reg[1] ,
    q3_reg_18,
    q3_reg_19,
    \x_assign_124_reg_29299_reg[2] ,
    x_assign_38_fu_5142_p3,
    q0_reg_8,
    q0_reg_9,
    q3_reg_20,
    \or_ln134_12_reg_27787_reg[1] ,
    \or_ln134_12_reg_27787_reg[0] ,
    \x_assign_19_reg_27782_reg[2] ,
    \x_assign_19_reg_27782_reg[0] ,
    \trunc_ln134_194_reg_29194_reg[3] ,
    \trunc_ln134_194_reg_29194_reg[2] ,
    \pt_load_10_reg_27359_reg[7] ,
    \pt_load_11_reg_27395_reg[7] ,
    \pt_load_9_reg_27329_reg[7] ,
    \xor_ln124_31_reg_27628_reg[7] ,
    \reg_2130_reg[6] ,
    q3_reg_21,
    \or_ln134_1_reg_27594_reg[2] ,
    q3_reg_22,
    q3_reg_23,
    q3_reg_24,
    q1_reg_8,
    \reg_2146_reg[5] ,
    \reg_2130_reg[3] ,
    \tmp_325_reg_28714_reg[0] ,
    \xor_ln124_141_reg_28786_reg[4] ,
    \xor_ln124_311_reg_30870_reg[7] ,
    \z_161_reg_30986_reg[4] ,
    \xor_ln124_310_reg_30865_reg[4] ,
    \xor_ln124_141_reg_28786_reg[3] ,
    \pt_load_2_reg_27236_reg[7] ,
    \or_ln134_12_reg_27787_reg[6] ,
    xor_ln124_36_fu_5404_p2,
    \x_assign_19_reg_27782_reg[3] ,
    x_assign_60_fu_7210_p3,
    q1_reg_9,
    q1_reg_10,
    q0_reg_10,
    \reg_2170_reg[0] ,
    \xor_ln124_140_reg_28781_reg[0] ,
    \reg_2170_reg[1] ,
    \reg_2170_reg[2]_0 ,
    \xor_ln124_140_reg_28781_reg[2] ,
    \reg_2170_reg[3]_0 ,
    \xor_ln124_140_reg_28781_reg[3] ,
    \reg_2170_reg[4] ,
    \xor_ln124_140_reg_28781_reg[4] ,
    \reg_2170_reg[5] ,
    \reg_2170_reg[6]_0 ,
    ap_clk,
    clefia_s1_ce4,
    ADDRBWRADDR,
    clefia_s1_ce5,
    q3_reg_25,
    \xor_ln124_47_reg_27735_reg[3] ,
    Q,
    \xor_ln124_47_reg_27735_reg[5]_0 ,
    \xor_ln124_44_reg_27717_reg[1] ,
    \xor_ln124_47_reg_27735_reg[5]_1 ,
    \reg_2116_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_ready,
    ap_enable_reg_pp0_iter2,
    reg_2116118_out,
    reg_2116117_out,
    ap_enable_reg_pp0_iter3,
    reg_2123115_out,
    reg_21231,
    q0_reg_11,
    q0_reg_12,
    q0_reg_13,
    q0_reg_14,
    q0_reg_15,
    ct_address01,
    ce012,
    q1_reg_11,
    q0_reg_i_24_0,
    q1_reg_12,
    q1_reg_13,
    clefia_s1_address0114_out,
    reg_217017_out,
    reg_217016_out,
    clefia_s1_address31,
    reg_2138112_out,
    q0_reg_i_24_1,
    q0_reg_i_24_2,
    clefia_s1_address0118_out,
    clefia_s1_address0117_out,
    q0_reg_16,
    q3_reg_26,
    \xor_ln124_271_reg_30213_reg[7] ,
    \xor_ln124_255_reg_30025_reg[7] ,
    \xor_ln124_269_reg_30203_reg[7] ,
    clefia_s1_address312_out,
    q1_reg_14,
    q1_reg_15,
    ce211,
    q3_reg_27,
    \xor_ln124_93_reg_28222_reg[7] ,
    q3_reg_i_59__0_0,
    x_assign_126_reg_29315,
    or_ln134_84_fu_15579_p3,
    or_ln134_102_fu_17701_p3,
    x_assign_169_reg_29744,
    or_ln134_113_fu_17871_p3,
    x_assign_153_reg_29712,
    x_assign_170_reg_29760,
    \xor_ln124_30_reg_27622_reg[7] ,
    \xor_ln124_255_reg_30025_reg[7]_0 ,
    or_ln134_100_fu_17689_p3,
    \xor_ln124_301_reg_30579_reg[7] ,
    q3_reg_i_59__0_1,
    or_ln134_99_fu_17683_p3,
    \xor_ln124_237_reg_29827_reg[5] ,
    q3_reg_i_121__0_0,
    q3_reg_i_204_0,
    \xor_ln124_237_reg_29827_reg[3] ,
    \xor_ln124_237_reg_29827_reg[3]_0 ,
    \xor_ln124_237_reg_29827_reg[3]_1 ,
    x_assign_148_reg_29674,
    \xor_ln124_205_reg_29424_reg[5] ,
    \xor_ln124_207_reg_29430_reg[4] ,
    \xor_ln124_207_reg_29430_reg[4]_0 ,
    \xor_ln124_63_reg_27841_reg[4] ,
    \xor_ln124_63_reg_27841_reg[4]_0 ,
    \xor_ln124_207_reg_29430_reg[3] ,
    \xor_ln124_63_reg_27841_reg[3] ,
    \xor_ln124_191_reg_29288_reg[4] ,
    or_ln134_77_fu_13979_p3,
    or_ln134_78_fu_13985_p3,
    \xor_ln124_44_reg_27717_reg[7] ,
    \xor_ln124_191_reg_29288_reg[3] ,
    \xor_ln124_191_reg_29288_reg[3]_0 ,
    \xor_ln124_44_reg_27717_reg[7]_0 ,
    \xor_ln124_46_reg_27729_reg[7] ,
    \xor_ln124_190_reg_29282_reg[2] ,
    x_assign_115_reg_29188,
    \xor_ln124_294_reg_30732_reg[7] ,
    x_assign_112_reg_29166,
    \xor_ln124_190_reg_29282_reg[7] ,
    \xor_ln124_28_reg_27610_reg[7] ,
    \xor_ln124_28_reg_27610_reg[7]_0 ,
    \xor_ln124_30_reg_27622_reg[3] ,
    or_ln134_5_fu_3596_p3,
    q1_reg_i_62,
    \xor_ln124_292_reg_30722_reg[7] ,
    x_assign_21_reg_27655,
    x_assign_16_reg_27701,
    or_ln134_12_reg_27787,
    \xor_ln124_207_reg_29430_reg[5] ,
    or_ln134_11_fu_5378_p3,
    \xor_ln124_63_reg_27841_reg[4]_1 ,
    or_ln134_14_fu_4921_p3,
    \xor_ln124_188_reg_29270_reg[0] ,
    \xor_ln124_188_reg_29270_reg[7] ,
    q0_reg_17,
    or_ln134_45_fu_9756_p3,
    \xor_ln124_255_reg_30025_reg[7]_1 ,
    x_assign_64_reg_28445,
    or_ln134_46_fu_9762_p3,
    x_assign_87_reg_28547,
    or_ln134_58_fu_9938_p3,
    or_ln134_55_fu_9920_p3,
    \xor_ln124_127_reg_28608_reg[4] ,
    \xor_ln124_127_reg_28608_reg[3] ,
    x_assign_85_reg_28515,
    x_assign_66_reg_28461,
    \xor_ln124_190_reg_29282_reg[7]_0 ,
    or_ln134_75_fu_13967_p3,
    \xor_ln124_188_reg_29270_reg[5] ,
    \xor_ln124_190_reg_29282_reg[5] ,
    \xor_ln124_191_reg_29288_reg[5] ,
    \xor_ln124_191_reg_29288_reg[5]_0 ,
    \xor_ln124_190_reg_29282_reg[4] ,
    \xor_ln124_190_reg_29282_reg[3] ,
    x_assign_165_reg_29900,
    x_assign_160_reg_29862,
    or_ln134_110_fu_18833_p3,
    or_ln134_122_fu_19009_p3,
    or_ln134_121_fu_19003_p3,
    x_assign_181_reg_29932,
    or_ln134_107_fu_18815_p3,
    q0_reg_i_245__0_0,
    or_ln134_119_fu_18991_p3,
    q1_reg_i_48_0,
    x_assign_162_reg_29878,
    x_assign_180_reg_29926,
    \xor_ln124_294_reg_30732_reg[7]_0 ,
    or_ln134_141_fu_23268_p3,
    x_assign_208_reg_30610,
    \xor_ln124_294_reg_30732_reg[5] ,
    \xor_ln124_294_reg_30732_reg[5]_0 ,
    \xor_ln124_294_reg_30732_reg[3] ,
    x_assign_211_reg_30632,
    \xor_ln124_318_reg_30843_reg[7] ,
    \xor_ln124_318_reg_30843_reg[7]_0 ,
    x_assign_228_reg_30674,
    or_ln134_153_fu_24004_p3,
    or_ln134_154_fu_24010_p3,
    x_assign_231_reg_30696,
    \xor_ln124_319_reg_30849_reg[7] ,
    x_assign_229_reg_30680,
    or_ln134_151_fu_23914_p3,
    \xor_ln124_316_reg_30831_reg[7] ,
    \xor_ln124_332_reg_31043_reg[7] ,
    \xor_ln124_332_reg_31043_reg[5] ,
    or_ln134_162_fu_25271_p3,
    \xor_ln124_316_reg_30831_reg[7]_0 ,
    \xor_ln124_317_reg_30837_reg[7] ,
    \xor_ln124_317_reg_30837_reg[7]_0 ,
    q3_reg_i_22_0,
    x_assign_67_reg_28467,
    q3_reg_i_32__0_0,
    q3_reg_i_32__0_1,
    \xor_ln124_190_reg_29282_reg[7]_1 ,
    \xor_ln124_190_reg_29282_reg[6] ,
    \xor_ln124_44_reg_27717_reg[5] ,
    \xor_ln124_188_reg_29270_reg[5]_0 ,
    x_assign_124_reg_29299,
    x_assign_129_reg_29321,
    \xor_ln124_205_reg_29424_reg[4] ,
    \xor_ln124_190_reg_29282_reg[1] ,
    \xor_ln124_190_reg_29282_reg[0] ,
    q3_reg_i_94__0_0,
    or_ln134_108_fu_18821_p3,
    \xor_ln124_292_reg_30722_reg[7]_0 ,
    x_assign_210_reg_30626,
    or_ln134_142_fu_23274_p3,
    q3_reg_28,
    or_ln134_56_fu_9926_p3,
    x_assign_182_reg_29948,
    q0_reg_i_259__0_0,
    x_assign_18_reg_27746,
    \xor_ln124_29_reg_27616_reg[7] ,
    q3_reg_i_56,
    q3_reg_i_174,
    q1_reg_i_63_0,
    \xor_ln124_188_reg_29270_reg[7]_0 ,
    \xor_ln124_188_reg_29270_reg[6] ,
    \xor_ln124_46_reg_27729_reg[5] ,
    x_assign_114_reg_29182,
    \xor_ln124_188_reg_29270_reg[1] ,
    q1_reg_i_66_0,
    \xor_ln124_316_reg_30831_reg[4] ,
    \xor_ln124_316_reg_30831_reg[3] ,
    \xor_ln124_30_reg_27622_reg[7]_0 ,
    or_ln134_10_fu_3692_p3,
    x_assign_15_reg_27499,
    \xor_ln124_31_reg_27628_reg[7]_0 ,
    x_assign_13_reg_27573,
    \xor_ln124_29_reg_27616_reg[7]_0 ,
    \xor_ln124_30_reg_27622_reg[4] ,
    \xor_ln124_31_reg_27628_reg[4] ,
    \xor_ln124_30_reg_27622_reg[3]_0 ,
    \xor_ln124_30_reg_27622_reg[2] ,
    \xor_ln124_95_reg_28232_reg[7] ,
    x_assign_40_reg_28069,
    or_ln134_29_fu_7492_p3,
    or_ln134_30_fu_7498_p3,
    or_ln134_42_fu_7674_p3,
    x_assign_63_reg_28171,
    x_assign_61_reg_28139,
    or_ln134_39_fu_7656_p3,
    \xor_ln124_95_reg_28232_reg[4] ,
    \xor_ln124_93_reg_28222_reg[7]_0 ,
    q0_reg_i_90__0_0,
    or_ln134_61_fu_12020_p3,
    x_assign_93_reg_28859,
    x_assign_88_reg_28821,
    or_ln134_62_fu_12026_p3,
    or_ln134_73_fu_12196_p3,
    x_assign_108_reg_28885,
    or_ln134_71_fu_12184_p3,
    q1_reg_i_100_0,
    x_assign_91_reg_28843,
    or_ln134_72_fu_12190_p3,
    q0_reg_i_113__0_0,
    x_assign_111_reg_28923,
    q1_reg_i_46_0,
    q1_reg_i_133_0,
    q1_reg_i_105_0,
    x_assign_141_reg_29524,
    x_assign_136_reg_29486,
    or_ln134_94_fu_16569_p3,
    or_ln134_106_fu_16745_p3,
    or_ln134_105_fu_16739_p3,
    or_ln134_103_fu_16727_p3,
    q3_reg_i_95_0,
    or_ln134_92_fu_16557_p3,
    or_ln134_91_fu_16551_p3,
    x_assign_138_reg_29502,
    x_assign_157_reg_29556,
    q1_reg_i_48_1,
    \xor_ln124_285_reg_30391_reg[7] ,
    or_ln134_124_fu_21085_p3,
    \xor_ln124_285_reg_30391_reg[5] ,
    \xor_ln124_285_reg_30391_reg[5]_0 ,
    x_assign_186_reg_30254,
    or_ln134_136_fu_21261_p3,
    or_ln134_135_fu_21255_p3,
    or_ln134_137_fu_21267_p3,
    q0_reg_i_92__0_0,
    x_assign_189_reg_30276,
    or_ln134_123_fu_21079_p3,
    x_assign_204_reg_30302,
    \xor_ln124_287_reg_30401_reg[4] ,
    x_assign_187_reg_30260,
    x_assign_206_reg_30324,
    q0_reg_i_39__0_0,
    or_ln134_155_fu_25032_p3,
    \xor_ln124_326_reg_31038_reg[7] ,
    x_assign_237_reg_30923,
    x_assign_232_reg_30901,
    or_ln134_156_fu_25038_p3,
    \xor_ln124_326_reg_31038_reg[7]_0 ,
    x_assign_235_reg_30959,
    q3_reg_i_22_1,
    x_assign_43_reg_28091,
    q1_reg_i_72_0,
    q1_reg_i_72_1,
    q1_reg_i_47_0,
    q0_reg_i_152_0,
    q3_reg_i_27_0,
    \xor_ln124_29_reg_27616_reg[5] ,
    \xor_ln124_29_reg_27616_reg[2] ,
    \xor_ln124_93_reg_28222_reg[7]_1 ,
    x_assign_42_reg_28085,
    or_ln134_40_fu_7662_p3,
    or_ln134_60_fu_12014_p3,
    x_assign_110_reg_28907,
    \xor_ln124_221_reg_29639_reg[7] ,
    x_assign_158_reg_29572,
    q0_reg_i_260__0_0,
    q1_reg_i_122_0,
    q0_reg_i_253__0_0,
    \xor_ln124_285_reg_30391_reg[3] ,
    \xor_ln124_285_reg_30391_reg[3]_0 ,
    q1_reg_i_63_1,
    q0_reg_i_56_0,
    q3_reg_i_25_0,
    q3_reg_i_34_0,
    q1_reg_i_66_1,
    \xor_ln124_324_reg_31033_reg[7] ,
    \xor_ln124_324_reg_31033_reg[7]_0 ,
    x_assign_234_reg_30917,
    or_ln134_158_fu_24799_p3,
    \xor_ln124_47_reg_27735_reg[2] ,
    q1_reg_i_63_2,
    x_assign_52_reg_28257,
    x_assign_57_reg_28295,
    x_assign_55_reg_28279,
    q0_reg_18,
    or_ln134_37_fu_8624_p3,
    or_ln134_38_fu_8630_p3,
    or_ln134_50_fu_8806_p3,
    or_ln134_49_fu_8800_p3,
    x_assign_73_reg_28327,
    q3_reg_i_66__0_0,
    q3_reg_i_66__0_1,
    x_assign_75_reg_28359,
    \xor_ln124_109_reg_28410_reg[7] ,
    q3_reg_i_126__0_0,
    or_ln134_48_fu_8794_p3,
    q1_reg_i_66_2,
    or_ln134_114_fu_17877_p3,
    \xor_ln124_301_reg_30579_reg[7]_0 ,
    x_assign_199_reg_30448,
    or_ln134_133_fu_22223_p3,
    x_assign_198_reg_30442,
    or_ln134_144_fu_22393_p3,
    or_ln134_143_fu_22387_p3,
    x_assign_219_reg_30528,
    q1_reg_i_108_0,
    or_ln134_131_fu_22211_p3,
    or_ln134_132_fu_22217_p3,
    x_assign_201_reg_30464,
    q1_reg_i_139_0,
    \xor_ln124_340_reg_31166_reg[7] ,
    or_ln134_163_fu_25932_p3,
    or_ln134_164_fu_25938_p3,
    x_assign_246_reg_31103,
    x_assign_247_reg_31109,
    or_ln134_166_fu_25950_p3,
    x_assign_244_reg_31087,
    \xor_ln124_45_reg_27723_reg[4] ,
    \xor_ln124_45_reg_27723_reg[4]_0 ,
    \xor_ln124_45_reg_27723_reg[3] ,
    q3_reg_i_59__0_2,
    or_ln134_145_fu_22399_p3,
    q0_reg_i_107__0_0,
    \xor_ln124_301_reg_30579_reg[3] ,
    x_assign_218_reg_30512,
    q1_reg_i_28_0,
    q1_reg_i_38_0,
    q1_reg_i_38_1,
    or_ln134_70_fu_13081_p3,
    x_assign_103_reg_29027,
    q0_reg_i_21_0,
    or_ln134_69_fu_13075_p3,
    x_assign_100_reg_29005,
    x_assign_102_reg_29021,
    q0_reg_i_152_1,
    q0_reg_i_91_0,
    or_ln134_19_reg_27903,
    \xor_ln124_79_reg_28044_reg[5] ,
    \xor_ln124_79_reg_28044_reg[5]_0 ,
    x_assign_33_reg_27927,
    or_ln134_31_fu_6524_p3,
    or_ln134_33_fu_6536_p3,
    x_assign_48_reg_27945,
    q1_reg_i_102_0,
    x_assign_31_reg_27915,
    x_assign_30_reg_27909,
    or_ln134_32_fu_6530_p3,
    \xor_ln124_77_reg_28034_reg[3] ,
    \xor_ln124_77_reg_28034_reg[3]_0 ,
    \xor_ln124_79_reg_28044_reg[3] ,
    q0_reg_i_34__0_0,
    or_ln134_63_fu_11052_p3,
    or_ln134_65_fu_11064_p3,
    \xor_ln124_143_reg_28796_reg[7] ,
    x_assign_81_reg_28671,
    x_assign_78_reg_28649,
    x_assign_96_reg_28697,
    or_ln134_51_fu_10876_p3,
    q0_reg_i_56_1,
    or_ln134_52_fu_10882_p3,
    x_assign_79_reg_28655,
    or_ln134_64_fu_11058_p3,
    \xor_ln124_143_reg_28796_reg[3] ,
    \xor_ln124_143_reg_28796_reg[3]_0 ,
    \xor_ln124_141_reg_28786_reg[5] ,
    \xor_ln124_141_reg_28786_reg[5]_0 ,
    q0_reg_i_34__0_1,
    \xor_ln124_143_reg_28796_reg[3]_1 ,
    or_ln134_83_fu_15573_p3,
    \xor_ln124_207_reg_29430_reg[7]_0 ,
    \xor_ln124_207_reg_29430_reg[7]_1 ,
    \xor_ln124_207_reg_29430_reg[6] ,
    \xor_ln124_205_reg_29424_reg[4]_0 ,
    \xor_ln124_207_reg_29430_reg[1] ,
    \xor_ln124_207_reg_29430_reg[0] ,
    x_assign_174_reg_30066,
    x_assign_175_reg_30072,
    x_assign_177_reg_30088,
    or_ln134_129_fu_20135_p3,
    or_ln134_127_fu_20123_p3,
    or_ln134_128_fu_20129_p3,
    \xor_ln124_271_reg_30213_reg[7]_0 ,
    or_ln134_115_fu_19947_p3,
    x_assign_192_reg_30114,
    q0_reg_i_152_2,
    or_ln134_116_fu_19953_p3,
    q1_reg_i_124_0,
    q1_reg_i_262_0,
    \xor_ln124_271_reg_30213_reg[3] ,
    \xor_ln124_271_reg_30213_reg[3]_0 ,
    \xor_ln124_271_reg_30213_reg[3]_1 ,
    q0_reg_i_33__0_0,
    \xor_ln124_310_reg_30865_reg[7] ,
    or_ln134_149_fu_24138_p3,
    x_assign_220_reg_30767,
    x_assign_223_reg_30789,
    or_ln134_147_fu_24126_p3,
    \xor_ln124_310_reg_30865_reg[3] ,
    \xor_ln124_308_reg_30855_reg[5] ,
    \xor_ln124_335_reg_31061_reg[7] ,
    \xor_ln124_335_reg_31061_reg[0] ,
    x_assign_243_reg_31007,
    or_ln134_161_fu_25265_p3,
    \xor_ln124_333_reg_31049_reg[4] ,
    \xor_ln124_333_reg_31049_reg[4]_0 ,
    \xor_ln124_333_reg_31049_reg[3] ,
    x_assign_240_reg_31001,
    q0_reg_i_55__0_0,
    or_ln134_20_reg_27921,
    q1_reg_i_65_0,
    \xor_ln124_308_reg_30855_reg[7]_0 ,
    x_assign_222_reg_30783,
    \xor_ln124_334_reg_31055_reg[4] ,
    q3_reg_i_24__0_0,
    q1_reg_i_99_0,
    x_assign_98_reg_28719,
    q3_reg_i_94__0_1,
    or_ln134_150_fu_24144_p3,
    q3_reg_i_25_1,
    q0_reg_i_37_0,
    or_ln134_157_fu_24793_p3,
    q0_reg_i_172__0_0,
    x_assign_168_reg_29738,
    x_assign_194_reg_30136,
    x_assign_156_reg_29550,
    x_assign_50_reg_27967,
    q3_reg_i_36__0_0,
    q0_reg_19);
  output [7:0]q0_reg_0;
  output [7:0]q0_reg_1;
  output clefia_s0_ce0;
  output [4:0]DOADO;
  output [7:0]q1_reg_0;
  output [7:0]q3_reg_0;
  output [7:0]q3_reg_1;
  output [1:0]D;
  output q3_reg_2;
  output [7:0]q3_reg_3;
  output [7:0]q3_reg_4;
  output [7:0]q3_reg_5;
  output [7:0]q0_reg_2;
  output clefia_s1_address0112_out;
  output clefia_s1_address0115_out;
  output clefia_s1_address0113_out;
  output clefia_s1_address019_out;
  output clefia_s1_address0110_out;
  output clefia_s1_address01;
  output [7:0]\xor_ln124_300_reg_30574_reg[7] ;
  output [5:0]\trunc_ln134_390_reg_30907_reg[6] ;
  output clefia_s1_address0119_out;
  output ct_ce07;
  output ap_enable_reg_pp0_iter3_reg;
  output clefia_s1_address117_out;
  output clefia_s1_address11;
  output [7:0]ap_enable_reg_pp0_iter3_reg_0;
  output [7:0]q0_reg_3;
  output [7:0]q1_reg_1;
  output [7:0]ap_enable_reg_pp0_iter3_reg_1;
  output [7:0]\reg_2138_reg[7] ;
  output clefia_s1_address0116_out;
  output [5:0]\reg_2110_reg[7] ;
  output [2:0]\xor_ln124_205_reg_29424_reg[7] ;
  output [7:0]\reg_2116_reg[7] ;
  output [2:0]\reg_2130_reg[5] ;
  output [3:0]\reg_2110_reg[7]_0 ;
  output ap_enable_reg_pp0_iter2_reg;
  output [4:0]\trunc_ln134_166_reg_28741_reg[5] ;
  output [3:0]\reg_2110_reg[6] ;
  output clefia_s1_address214_out;
  output ap_enable_reg_pp0_iter3_reg_2;
  output clefia_s1_address118_out;
  output clefia_s1_address213_out;
  output clefia_s1_address21;
  output \ap_CS_fsm_reg[4] ;
  output \xor_ln124_173_reg_29148_reg[0] ;
  output \xor_ln124_173_reg_29148_reg[1] ;
  output \xor_ln124_173_reg_29148_reg[2] ;
  output \xor_ln124_173_reg_29148_reg[3] ;
  output \xor_ln124_173_reg_29148_reg[4] ;
  output \xor_ln124_173_reg_29148_reg[5] ;
  output \xor_ln124_173_reg_29148_reg[6] ;
  output \xor_ln124_173_reg_29148_reg[7] ;
  output \ap_CS_fsm_reg[2] ;
  output clefia_s1_address215_out;
  output clefia_s1_address116_out;
  output \x_assign_162_reg_29878_reg[2] ;
  output \trunc_ln134_279_reg_29916_reg[5] ;
  output \trunc_ln134_274_reg_29890_reg[6] ;
  output \tmp_549_reg_29895_reg[0] ;
  output [3:0]\reg_2155_reg[7] ;
  output clefia_s1_address0111_out;
  output [1:0]\xor_ln124_159_reg_28985_reg[6] ;
  output \x_assign_163_reg_29884_reg[0] ;
  output \x_assign_163_reg_29884_reg[1] ;
  output \x_assign_162_reg_29878_reg[3] ;
  output \x_assign_162_reg_29878_reg[7] ;
  output [3:0]\reg_2146_reg[7] ;
  output [1:0]\xor_ln124_189_reg_29276_reg[6] ;
  output [4:0]\reg_2155_reg[6] ;
  output [2:0]\reg_2146_reg[7]_0 ;
  output \reg_2104_reg[2] ;
  output \reg_2104_reg[3] ;
  output \reg_2104_reg[4] ;
  output \reg_2104_reg[5] ;
  output \reg_2104_reg[6] ;
  output \reg_2104_reg[7] ;
  output \reg_2104_reg[0] ;
  output \reg_2104_reg[1] ;
  output [2:0]\xor_ln124_47_reg_27735_reg[5] ;
  output [3:0]\reg_2130_reg[7] ;
  output [2:0]\xor_ln124_61_reg_27835_reg[6] ;
  output ap_enable_reg_pp0_iter1_reg;
  output \reg_2170_reg[7] ;
  output \x_assign_127_reg_29367_reg[1] ;
  output \trunc_ln134_214_reg_29372_reg[6] ;
  output \tmp_429_reg_29377_reg[0] ;
  output \ap_CS_fsm_reg[6] ;
  output [2:0]\xor_ln124_173_reg_29148_reg[6]_0 ;
  output [3:0]\xor_ln124_207_reg_29430_reg[7] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \reg_2170_reg[6] ;
  output [3:0]xor_ln124_212_fu_17728_p2;
  output \reg_2170_reg[3] ;
  output \reg_2170_reg[2] ;
  output q3_reg_6;
  output [6:0]q3_reg_7;
  output [1:0]q3_reg_8;
  output [2:0]q1_reg_2;
  output q3_reg_9;
  output q3_reg_10;
  output [3:0]q1_reg_3;
  output [1:0]q1_reg_4;
  output [5:0]q1_reg_5;
  output [5:0]q3_reg_11;
  output [5:0]q3_reg_12;
  output [7:0]q3_reg_13;
  output [1:0]q1_reg_6;
  output [7:0]\pt_load_8_reg_27298_reg[7] ;
  output q1_reg_7;
  output [2:0]xor_ln124_38_fu_5430_p2;
  output q3_reg_14;
  output \pt_load_2_reg_27236_reg[4] ;
  output \pt_load_2_reg_27236_reg[2] ;
  output \trunc_ln134_37_reg_27661_reg[1] ;
  output [3:0]q3_reg_15;
  output [1:0]q3_reg_16;
  output [1:0]q3_reg_17;
  output [3:0]\xor_ln124_63_reg_27841_reg[6] ;
  output \reg_2155_reg[2] ;
  output [7:0]\x_assign_235_reg_30959_reg[7] ;
  output [7:0]\reg_2123_reg[7] ;
  output [7:0]\xor_ln124_268_reg_30198_reg[7] ;
  output [7:0]\reg_2207_reg[7] ;
  output [7:0]\x_assign_231_reg_30696_reg[7] ;
  output [5:0]\xor_ln124_308_reg_30855_reg[7] ;
  output q0_reg_4;
  output [7:0]\reg_2202_reg[7] ;
  output [7:0]\reg_2197_reg[7] ;
  output [3:0]q0_reg_5;
  output [1:0]q0_reg_6;
  output [1:0]q0_reg_7;
  output \pt_load_2_reg_27236_reg[3] ;
  output \pt_load_2_reg_27236_reg[1] ;
  output q3_reg_18;
  output q3_reg_19;
  output \x_assign_124_reg_29299_reg[2] ;
  output [2:0]x_assign_38_fu_5142_p3;
  output [2:0]q0_reg_8;
  output [2:0]q0_reg_9;
  output q3_reg_20;
  output \or_ln134_12_reg_27787_reg[1] ;
  output \or_ln134_12_reg_27787_reg[0] ;
  output \x_assign_19_reg_27782_reg[2] ;
  output \x_assign_19_reg_27782_reg[0] ;
  output \trunc_ln134_194_reg_29194_reg[3] ;
  output \trunc_ln134_194_reg_29194_reg[2] ;
  output [7:0]\pt_load_10_reg_27359_reg[7] ;
  output [7:0]\pt_load_11_reg_27395_reg[7] ;
  output [7:0]\pt_load_9_reg_27329_reg[7] ;
  output [2:0]\xor_ln124_31_reg_27628_reg[7] ;
  output [2:0]\reg_2130_reg[6] ;
  output q3_reg_21;
  output \or_ln134_1_reg_27594_reg[2] ;
  output [3:0]q3_reg_22;
  output [1:0]q3_reg_23;
  output [1:0]q3_reg_24;
  output [1:0]q1_reg_8;
  output [3:0]\reg_2146_reg[5] ;
  output [1:0]\reg_2130_reg[3] ;
  output [3:0]\tmp_325_reg_28714_reg[0] ;
  output \xor_ln124_141_reg_28786_reg[4] ;
  output [4:0]\xor_ln124_311_reg_30870_reg[7] ;
  output [1:0]\z_161_reg_30986_reg[4] ;
  output [2:0]\xor_ln124_310_reg_30865_reg[4] ;
  output \xor_ln124_141_reg_28786_reg[3] ;
  output \pt_load_2_reg_27236_reg[7] ;
  output \or_ln134_12_reg_27787_reg[6] ;
  output [1:0]xor_ln124_36_fu_5404_p2;
  output \x_assign_19_reg_27782_reg[3] ;
  output [2:0]x_assign_60_fu_7210_p3;
  output [3:0]q1_reg_9;
  output [1:0]q1_reg_10;
  output [7:0]q0_reg_10;
  output \reg_2170_reg[0] ;
  output \xor_ln124_140_reg_28781_reg[0] ;
  output \reg_2170_reg[1] ;
  output \reg_2170_reg[2]_0 ;
  output \xor_ln124_140_reg_28781_reg[2] ;
  output \reg_2170_reg[3]_0 ;
  output \xor_ln124_140_reg_28781_reg[3] ;
  output \reg_2170_reg[4] ;
  output \xor_ln124_140_reg_28781_reg[4] ;
  output \reg_2170_reg[5] ;
  output \reg_2170_reg[6]_0 ;
  input ap_clk;
  input clefia_s1_ce4;
  input [7:0]ADDRBWRADDR;
  input clefia_s1_ce5;
  input [7:0]q3_reg_25;
  input \xor_ln124_47_reg_27735_reg[3] ;
  input [2:0]Q;
  input [2:0]\xor_ln124_47_reg_27735_reg[5]_0 ;
  input [7:0]\xor_ln124_44_reg_27717_reg[1] ;
  input \xor_ln124_47_reg_27735_reg[5]_1 ;
  input [14:0]\reg_2116_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_ready;
  input ap_enable_reg_pp0_iter2;
  input reg_2116118_out;
  input reg_2116117_out;
  input ap_enable_reg_pp0_iter3;
  input reg_2123115_out;
  input reg_21231;
  input q0_reg_11;
  input q0_reg_12;
  input q0_reg_13;
  input [7:0]q0_reg_14;
  input q0_reg_15;
  input ct_address01;
  input ce012;
  input [7:0]q1_reg_11;
  input [7:0]q0_reg_i_24_0;
  input q1_reg_12;
  input q1_reg_13;
  input clefia_s1_address0114_out;
  input reg_217017_out;
  input reg_217016_out;
  input clefia_s1_address31;
  input reg_2138112_out;
  input [7:0]q0_reg_i_24_1;
  input [7:0]q0_reg_i_24_2;
  input clefia_s1_address0118_out;
  input clefia_s1_address0117_out;
  input [7:0]q0_reg_16;
  input [7:0]q3_reg_26;
  input [7:0]\xor_ln124_271_reg_30213_reg[7] ;
  input [7:0]\xor_ln124_255_reg_30025_reg[7] ;
  input [7:0]\xor_ln124_269_reg_30203_reg[7] ;
  input clefia_s1_address312_out;
  input [7:0]q1_reg_14;
  input [7:0]q1_reg_15;
  input ce211;
  input [3:0]q3_reg_27;
  input [7:0]\xor_ln124_93_reg_28222_reg[7] ;
  input [7:0]q3_reg_i_59__0_0;
  input [7:0]x_assign_126_reg_29315;
  input [7:0]or_ln134_84_fu_15579_p3;
  input [7:0]or_ln134_102_fu_17701_p3;
  input [7:0]x_assign_169_reg_29744;
  input [7:0]or_ln134_113_fu_17871_p3;
  input [7:0]x_assign_153_reg_29712;
  input [4:0]x_assign_170_reg_29760;
  input [7:0]\xor_ln124_30_reg_27622_reg[7] ;
  input [7:0]\xor_ln124_255_reg_30025_reg[7]_0 ;
  input [7:0]or_ln134_100_fu_17689_p3;
  input [7:0]\xor_ln124_301_reg_30579_reg[7] ;
  input [7:0]q3_reg_i_59__0_1;
  input [5:0]or_ln134_99_fu_17683_p3;
  input [3:0]\xor_ln124_237_reg_29827_reg[5] ;
  input [2:0]q3_reg_i_121__0_0;
  input [2:0]q3_reg_i_204_0;
  input [3:0]\xor_ln124_237_reg_29827_reg[3] ;
  input [3:0]\xor_ln124_237_reg_29827_reg[3]_0 ;
  input [2:0]\xor_ln124_237_reg_29827_reg[3]_1 ;
  input [5:0]x_assign_148_reg_29674;
  input [1:0]\xor_ln124_205_reg_29424_reg[5] ;
  input \xor_ln124_207_reg_29430_reg[4] ;
  input [2:0]\xor_ln124_207_reg_29430_reg[4]_0 ;
  input \xor_ln124_63_reg_27841_reg[4] ;
  input [1:0]\xor_ln124_63_reg_27841_reg[4]_0 ;
  input \xor_ln124_207_reg_29430_reg[3] ;
  input \xor_ln124_63_reg_27841_reg[3] ;
  input \xor_ln124_191_reg_29288_reg[4] ;
  input [7:0]or_ln134_77_fu_13979_p3;
  input [4:0]or_ln134_78_fu_13985_p3;
  input [7:0]\xor_ln124_44_reg_27717_reg[7] ;
  input \xor_ln124_191_reg_29288_reg[3] ;
  input [3:0]\xor_ln124_191_reg_29288_reg[3]_0 ;
  input [6:0]\xor_ln124_44_reg_27717_reg[7]_0 ;
  input [4:0]\xor_ln124_46_reg_27729_reg[7] ;
  input [2:0]\xor_ln124_190_reg_29282_reg[2] ;
  input [7:0]x_assign_115_reg_29188;
  input [7:0]\xor_ln124_294_reg_30732_reg[7] ;
  input [5:0]x_assign_112_reg_29166;
  input [7:0]\xor_ln124_190_reg_29282_reg[7] ;
  input [7:0]\xor_ln124_28_reg_27610_reg[7] ;
  input [7:0]\xor_ln124_28_reg_27610_reg[7]_0 ;
  input [2:0]\xor_ln124_30_reg_27622_reg[3] ;
  input [6:0]or_ln134_5_fu_3596_p3;
  input [7:0]q1_reg_i_62;
  input [7:0]\xor_ln124_292_reg_30722_reg[7] ;
  input [7:0]x_assign_21_reg_27655;
  input [5:0]x_assign_16_reg_27701;
  input [7:0]or_ln134_12_reg_27787;
  input \xor_ln124_207_reg_29430_reg[5] ;
  input [5:0]or_ln134_11_fu_5378_p3;
  input [2:0]\xor_ln124_63_reg_27841_reg[4]_1 ;
  input [4:0]or_ln134_14_fu_4921_p3;
  input \xor_ln124_188_reg_29270_reg[0] ;
  input [7:0]\xor_ln124_188_reg_29270_reg[7] ;
  input [7:0]q0_reg_17;
  input [7:0]or_ln134_45_fu_9756_p3;
  input [7:0]\xor_ln124_255_reg_30025_reg[7]_1 ;
  input [7:0]x_assign_64_reg_28445;
  input [5:0]or_ln134_46_fu_9762_p3;
  input [7:0]x_assign_87_reg_28547;
  input [7:0]or_ln134_58_fu_9938_p3;
  input [6:0]or_ln134_55_fu_9920_p3;
  input [2:0]\xor_ln124_127_reg_28608_reg[4] ;
  input [3:0]\xor_ln124_127_reg_28608_reg[3] ;
  input [3:0]x_assign_85_reg_28515;
  input [5:0]x_assign_66_reg_28461;
  input [7:0]\xor_ln124_190_reg_29282_reg[7]_0 ;
  input [5:0]or_ln134_75_fu_13967_p3;
  input [3:0]\xor_ln124_188_reg_29270_reg[5] ;
  input \xor_ln124_190_reg_29282_reg[5] ;
  input \xor_ln124_191_reg_29288_reg[5] ;
  input [3:0]\xor_ln124_191_reg_29288_reg[5]_0 ;
  input \xor_ln124_190_reg_29282_reg[4] ;
  input \xor_ln124_190_reg_29282_reg[3] ;
  input [7:0]x_assign_165_reg_29900;
  input [5:0]x_assign_160_reg_29862;
  input [5:0]or_ln134_110_fu_18833_p3;
  input [6:0]or_ln134_122_fu_19009_p3;
  input [7:0]or_ln134_121_fu_19003_p3;
  input [3:0]x_assign_181_reg_29932;
  input [5:0]or_ln134_107_fu_18815_p3;
  input [3:0]q0_reg_i_245__0_0;
  input [6:0]or_ln134_119_fu_18991_p3;
  input [2:0]q1_reg_i_48_0;
  input [5:0]x_assign_162_reg_29878;
  input [0:0]x_assign_180_reg_29926;
  input [7:0]\xor_ln124_294_reg_30732_reg[7]_0 ;
  input [3:0]or_ln134_141_fu_23268_p3;
  input [7:0]x_assign_208_reg_30610;
  input [3:0]\xor_ln124_294_reg_30732_reg[5] ;
  input [3:0]\xor_ln124_294_reg_30732_reg[5]_0 ;
  input [3:0]\xor_ln124_294_reg_30732_reg[3] ;
  input [7:0]x_assign_211_reg_30632;
  input [7:0]\xor_ln124_318_reg_30843_reg[7] ;
  input [7:0]\xor_ln124_318_reg_30843_reg[7]_0 ;
  input [3:0]x_assign_228_reg_30674;
  input [6:0]or_ln134_153_fu_24004_p3;
  input [6:0]or_ln134_154_fu_24010_p3;
  input [3:0]x_assign_231_reg_30696;
  input [7:0]\xor_ln124_319_reg_30849_reg[7] ;
  input [3:0]x_assign_229_reg_30680;
  input [6:0]or_ln134_151_fu_23914_p3;
  input [5:0]\xor_ln124_316_reg_30831_reg[7] ;
  input [5:0]\xor_ln124_332_reg_31043_reg[7] ;
  input \xor_ln124_332_reg_31043_reg[5] ;
  input [6:0]or_ln134_162_fu_25271_p3;
  input [7:0]\xor_ln124_316_reg_30831_reg[7]_0 ;
  input [7:0]\xor_ln124_317_reg_30837_reg[7] ;
  input [7:0]\xor_ln124_317_reg_30837_reg[7]_0 ;
  input [7:0]q3_reg_i_22_0;
  input [7:0]x_assign_67_reg_28467;
  input [3:0]q3_reg_i_32__0_0;
  input [3:0]q3_reg_i_32__0_1;
  input \xor_ln124_190_reg_29282_reg[7]_1 ;
  input \xor_ln124_190_reg_29282_reg[6] ;
  input \xor_ln124_44_reg_27717_reg[5] ;
  input \xor_ln124_188_reg_29270_reg[5]_0 ;
  input [5:0]x_assign_124_reg_29299;
  input [7:0]x_assign_129_reg_29321;
  input [2:0]\xor_ln124_205_reg_29424_reg[4] ;
  input \xor_ln124_190_reg_29282_reg[1] ;
  input \xor_ln124_190_reg_29282_reg[0] ;
  input [7:0]q3_reg_i_94__0_0;
  input [7:0]or_ln134_108_fu_18821_p3;
  input [7:0]\xor_ln124_292_reg_30722_reg[7]_0 ;
  input [5:0]x_assign_210_reg_30626;
  input [1:0]or_ln134_142_fu_23274_p3;
  input [7:0]q3_reg_28;
  input [7:0]or_ln134_56_fu_9926_p3;
  input [4:0]x_assign_182_reg_29948;
  input [3:0]q0_reg_i_259__0_0;
  input [5:0]x_assign_18_reg_27746;
  input [7:0]\xor_ln124_29_reg_27616_reg[7] ;
  input [7:0]q3_reg_i_56;
  input [3:0]q3_reg_i_174;
  input [7:0]q1_reg_i_63_0;
  input \xor_ln124_188_reg_29270_reg[7]_0 ;
  input \xor_ln124_188_reg_29270_reg[6] ;
  input \xor_ln124_46_reg_27729_reg[5] ;
  input [5:0]x_assign_114_reg_29182;
  input \xor_ln124_188_reg_29270_reg[1] ;
  input [7:0]q1_reg_i_66_0;
  input \xor_ln124_316_reg_30831_reg[4] ;
  input \xor_ln124_316_reg_30831_reg[3] ;
  input [7:0]\xor_ln124_30_reg_27622_reg[7]_0 ;
  input [7:0]or_ln134_10_fu_3692_p3;
  input [7:0]x_assign_15_reg_27499;
  input [7:0]\xor_ln124_31_reg_27628_reg[7]_0 ;
  input [3:0]x_assign_13_reg_27573;
  input [7:0]\xor_ln124_29_reg_27616_reg[7]_0 ;
  input \xor_ln124_30_reg_27622_reg[4] ;
  input [2:0]\xor_ln124_31_reg_27628_reg[4] ;
  input \xor_ln124_30_reg_27622_reg[3]_0 ;
  input \xor_ln124_30_reg_27622_reg[2] ;
  input [7:0]\xor_ln124_95_reg_28232_reg[7] ;
  input [7:0]x_assign_40_reg_28069;
  input [7:0]or_ln134_29_fu_7492_p3;
  input [5:0]or_ln134_30_fu_7498_p3;
  input [7:0]or_ln134_42_fu_7674_p3;
  input [7:0]x_assign_63_reg_28171;
  input [3:0]x_assign_61_reg_28139;
  input [6:0]or_ln134_39_fu_7656_p3;
  input [2:0]\xor_ln124_95_reg_28232_reg[4] ;
  input [7:0]\xor_ln124_93_reg_28222_reg[7]_0 ;
  input [7:0]q0_reg_i_90__0_0;
  input [5:0]or_ln134_61_fu_12020_p3;
  input [5:0]x_assign_93_reg_28859;
  input [7:0]x_assign_88_reg_28821;
  input [7:0]or_ln134_62_fu_12026_p3;
  input [6:0]or_ln134_73_fu_12196_p3;
  input [4:0]x_assign_108_reg_28885;
  input [7:0]or_ln134_71_fu_12184_p3;
  input [7:0]q1_reg_i_100_0;
  input [5:0]x_assign_91_reg_28843;
  input [6:0]or_ln134_72_fu_12190_p3;
  input [2:0]q0_reg_i_113__0_0;
  input [3:0]x_assign_111_reg_28923;
  input [2:0]q1_reg_i_46_0;
  input [3:0]q1_reg_i_133_0;
  input [7:0]q1_reg_i_105_0;
  input [7:0]x_assign_141_reg_29524;
  input [5:0]x_assign_136_reg_29486;
  input [5:0]or_ln134_94_fu_16569_p3;
  input [6:0]or_ln134_106_fu_16745_p3;
  input [7:0]or_ln134_105_fu_16739_p3;
  input [6:0]or_ln134_103_fu_16727_p3;
  input [7:0]q3_reg_i_95_0;
  input [7:0]or_ln134_92_fu_16557_p3;
  input [5:0]or_ln134_91_fu_16551_p3;
  input [5:0]x_assign_138_reg_29502;
  input [3:0]x_assign_157_reg_29556;
  input [2:0]q1_reg_i_48_1;
  input [7:0]\xor_ln124_285_reg_30391_reg[7] ;
  input [5:0]or_ln134_124_fu_21085_p3;
  input [3:0]\xor_ln124_285_reg_30391_reg[5] ;
  input [3:0]\xor_ln124_285_reg_30391_reg[5]_0 ;
  input [7:0]x_assign_186_reg_30254;
  input [6:0]or_ln134_136_fu_21261_p3;
  input [7:0]or_ln134_135_fu_21255_p3;
  input [7:0]or_ln134_137_fu_21267_p3;
  input [7:0]q0_reg_i_92__0_0;
  input [7:0]x_assign_189_reg_30276;
  input [7:0]or_ln134_123_fu_21079_p3;
  input [4:0]x_assign_204_reg_30302;
  input [2:0]\xor_ln124_287_reg_30401_reg[4] ;
  input [5:0]x_assign_187_reg_30260;
  input [0:0]x_assign_206_reg_30324;
  input [3:0]q0_reg_i_39__0_0;
  input [5:0]or_ln134_155_fu_25032_p3;
  input [7:0]\xor_ln124_326_reg_31038_reg[7] ;
  input [6:0]x_assign_237_reg_30923;
  input [5:0]x_assign_232_reg_30901;
  input [6:0]or_ln134_156_fu_25038_p3;
  input [7:0]\xor_ln124_326_reg_31038_reg[7]_0 ;
  input [4:0]x_assign_235_reg_30959;
  input [7:0]q3_reg_i_22_1;
  input [7:0]x_assign_43_reg_28091;
  input [3:0]q1_reg_i_72_0;
  input [3:0]q1_reg_i_72_1;
  input [3:0]q1_reg_i_47_0;
  input [7:0]q0_reg_i_152_0;
  input [7:0]q3_reg_i_27_0;
  input \xor_ln124_29_reg_27616_reg[5] ;
  input \xor_ln124_29_reg_27616_reg[2] ;
  input [7:0]\xor_ln124_93_reg_28222_reg[7]_1 ;
  input [5:0]x_assign_42_reg_28085;
  input [7:0]or_ln134_40_fu_7662_p3;
  input [5:0]or_ln134_60_fu_12014_p3;
  input [0:0]x_assign_110_reg_28907;
  input [7:0]\xor_ln124_221_reg_29639_reg[7] ;
  input [4:0]x_assign_158_reg_29572;
  input [3:0]q0_reg_i_260__0_0;
  input [3:0]q1_reg_i_122_0;
  input [2:0]q0_reg_i_253__0_0;
  input [2:0]\xor_ln124_285_reg_30391_reg[3] ;
  input [2:0]\xor_ln124_285_reg_30391_reg[3]_0 ;
  input [7:0]q1_reg_i_63_1;
  input [7:0]q0_reg_i_56_0;
  input [7:0]q3_reg_i_25_0;
  input [3:0]q3_reg_i_34_0;
  input [7:0]q1_reg_i_66_1;
  input [7:0]\xor_ln124_324_reg_31033_reg[7] ;
  input [7:0]\xor_ln124_324_reg_31033_reg[7]_0 ;
  input [5:0]x_assign_234_reg_30917;
  input [1:0]or_ln134_158_fu_24799_p3;
  input [0:0]\xor_ln124_47_reg_27735_reg[2] ;
  input [7:0]q1_reg_i_63_2;
  input [7:0]x_assign_52_reg_28257;
  input [5:0]x_assign_57_reg_28295;
  input [7:0]x_assign_55_reg_28279;
  input [7:0]q0_reg_18;
  input [5:0]or_ln134_37_fu_8624_p3;
  input [7:0]or_ln134_38_fu_8630_p3;
  input [7:0]or_ln134_50_fu_8806_p3;
  input [6:0]or_ln134_49_fu_8800_p3;
  input [7:0]x_assign_73_reg_28327;
  input [3:0]q3_reg_i_66__0_0;
  input [3:0]q3_reg_i_66__0_1;
  input [3:0]x_assign_75_reg_28359;
  input [7:0]\xor_ln124_109_reg_28410_reg[7] ;
  input [3:0]q3_reg_i_126__0_0;
  input [7:0]or_ln134_48_fu_8794_p3;
  input [7:0]q1_reg_i_66_2;
  input [6:0]or_ln134_114_fu_17877_p3;
  input [7:0]\xor_ln124_301_reg_30579_reg[7]_0 ;
  input [5:0]x_assign_199_reg_30448;
  input [4:0]or_ln134_133_fu_22223_p3;
  input [7:0]x_assign_198_reg_30442;
  input [6:0]or_ln134_144_fu_22393_p3;
  input [7:0]or_ln134_143_fu_22387_p3;
  input [3:0]x_assign_219_reg_30528;
  input [7:0]q1_reg_i_108_0;
  input [7:0]or_ln134_131_fu_22211_p3;
  input [5:0]or_ln134_132_fu_22217_p3;
  input [6:0]x_assign_201_reg_30464;
  input [3:0]q1_reg_i_139_0;
  input [7:0]\xor_ln124_340_reg_31166_reg[7] ;
  input [5:0]or_ln134_163_fu_25932_p3;
  input [5:0]or_ln134_164_fu_25938_p3;
  input [5:0]x_assign_246_reg_31103;
  input [5:0]x_assign_247_reg_31109;
  input [1:0]or_ln134_166_fu_25950_p3;
  input [1:0]x_assign_244_reg_31087;
  input \xor_ln124_45_reg_27723_reg[4] ;
  input [1:0]\xor_ln124_45_reg_27723_reg[4]_0 ;
  input \xor_ln124_45_reg_27723_reg[3] ;
  input [7:0]q3_reg_i_59__0_2;
  input [3:0]or_ln134_145_fu_22399_p3;
  input [3:0]q0_reg_i_107__0_0;
  input [2:0]\xor_ln124_301_reg_30579_reg[3] ;
  input [0:0]x_assign_218_reg_30512;
  input [7:0]q1_reg_i_28_0;
  input [3:0]q1_reg_i_38_0;
  input [3:0]q1_reg_i_38_1;
  input [1:0]or_ln134_70_fu_13081_p3;
  input [7:0]x_assign_103_reg_29027;
  input [7:0]q0_reg_i_21_0;
  input [3:0]or_ln134_69_fu_13075_p3;
  input [7:0]x_assign_100_reg_29005;
  input [5:0]x_assign_102_reg_29021;
  input [7:0]q0_reg_i_152_1;
  input [7:0]q0_reg_i_91_0;
  input [7:0]or_ln134_19_reg_27903;
  input [3:0]\xor_ln124_79_reg_28044_reg[5] ;
  input [3:0]\xor_ln124_79_reg_28044_reg[5]_0 ;
  input [7:0]x_assign_33_reg_27927;
  input [7:0]or_ln134_31_fu_6524_p3;
  input [7:0]or_ln134_33_fu_6536_p3;
  input [4:0]x_assign_48_reg_27945;
  input [7:0]q1_reg_i_102_0;
  input [5:0]x_assign_31_reg_27915;
  input [7:0]x_assign_30_reg_27909;
  input [6:0]or_ln134_32_fu_6530_p3;
  input [2:0]\xor_ln124_77_reg_28034_reg[3] ;
  input [2:0]\xor_ln124_77_reg_28034_reg[3]_0 ;
  input [3:0]\xor_ln124_79_reg_28044_reg[3] ;
  input [2:0]q0_reg_i_34__0_0;
  input [7:0]or_ln134_63_fu_11052_p3;
  input [7:0]or_ln134_65_fu_11064_p3;
  input [7:0]\xor_ln124_143_reg_28796_reg[7] ;
  input [7:0]x_assign_81_reg_28671;
  input [7:0]x_assign_78_reg_28649;
  input [4:0]x_assign_96_reg_28697;
  input [7:0]or_ln134_51_fu_10876_p3;
  input [7:0]q0_reg_i_56_1;
  input [5:0]or_ln134_52_fu_10882_p3;
  input [5:0]x_assign_79_reg_28655;
  input [6:0]or_ln134_64_fu_11058_p3;
  input [2:0]\xor_ln124_143_reg_28796_reg[3] ;
  input [2:0]\xor_ln124_143_reg_28796_reg[3]_0 ;
  input [3:0]\xor_ln124_141_reg_28786_reg[5] ;
  input [3:0]\xor_ln124_141_reg_28786_reg[5]_0 ;
  input [2:0]q0_reg_i_34__0_1;
  input [3:0]\xor_ln124_143_reg_28796_reg[3]_1 ;
  input [5:0]or_ln134_83_fu_15573_p3;
  input [6:0]\xor_ln124_207_reg_29430_reg[7]_0 ;
  input \xor_ln124_207_reg_29430_reg[7]_1 ;
  input \xor_ln124_207_reg_29430_reg[6] ;
  input [1:0]\xor_ln124_205_reg_29424_reg[4]_0 ;
  input \xor_ln124_207_reg_29430_reg[1] ;
  input \xor_ln124_207_reg_29430_reg[0] ;
  input [7:0]x_assign_174_reg_30066;
  input [5:0]x_assign_175_reg_30072;
  input [7:0]x_assign_177_reg_30088;
  input [7:0]or_ln134_129_fu_20135_p3;
  input [7:0]or_ln134_127_fu_20123_p3;
  input [6:0]or_ln134_128_fu_20129_p3;
  input [7:0]\xor_ln124_271_reg_30213_reg[7]_0 ;
  input [7:0]or_ln134_115_fu_19947_p3;
  input [4:0]x_assign_192_reg_30114;
  input [7:0]q0_reg_i_152_2;
  input [5:0]or_ln134_116_fu_19953_p3;
  input [3:0]q1_reg_i_124_0;
  input [3:0]q1_reg_i_262_0;
  input [3:0]\xor_ln124_271_reg_30213_reg[3] ;
  input [2:0]\xor_ln124_271_reg_30213_reg[3]_0 ;
  input [2:0]\xor_ln124_271_reg_30213_reg[3]_1 ;
  input [2:0]q0_reg_i_33__0_0;
  input [7:0]\xor_ln124_310_reg_30865_reg[7] ;
  input [3:0]or_ln134_149_fu_24138_p3;
  input [5:0]x_assign_220_reg_30767;
  input [7:0]x_assign_223_reg_30789;
  input [5:0]or_ln134_147_fu_24126_p3;
  input [3:0]\xor_ln124_310_reg_30865_reg[3] ;
  input [3:0]\xor_ln124_308_reg_30855_reg[5] ;
  input [4:0]\xor_ln124_335_reg_31061_reg[7] ;
  input [6:0]\xor_ln124_335_reg_31061_reg[0] ;
  input [1:0]x_assign_243_reg_31007;
  input [6:0]or_ln134_161_fu_25265_p3;
  input \xor_ln124_333_reg_31049_reg[4] ;
  input [1:0]\xor_ln124_333_reg_31049_reg[4]_0 ;
  input \xor_ln124_333_reg_31049_reg[3] ;
  input [3:0]x_assign_240_reg_31001;
  input [7:0]q0_reg_i_55__0_0;
  input [5:0]or_ln134_20_reg_27921;
  input [7:0]q1_reg_i_65_0;
  input [7:0]\xor_ln124_308_reg_30855_reg[7]_0 ;
  input [5:0]x_assign_222_reg_30783;
  input [2:0]\xor_ln124_334_reg_31055_reg[4] ;
  input [7:0]q3_reg_i_24__0_0;
  input [7:0]q1_reg_i_99_0;
  input [0:0]x_assign_98_reg_28719;
  input [7:0]q3_reg_i_94__0_1;
  input [1:0]or_ln134_150_fu_24144_p3;
  input [7:0]q3_reg_i_25_1;
  input [3:0]q0_reg_i_37_0;
  input [0:0]or_ln134_157_fu_24793_p3;
  input [2:0]q0_reg_i_172__0_0;
  input [0:0]x_assign_168_reg_29738;
  input [0:0]x_assign_194_reg_30136;
  input [0:0]x_assign_156_reg_29550;
  input [0:0]x_assign_50_reg_27967;
  input [2:0]q3_reg_i_36__0_0;
  input q0_reg_19;

  wire [7:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [4:0]DOADO;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire [7:0]ap_enable_reg_pp0_iter3_reg_0;
  wire [7:0]ap_enable_reg_pp0_iter3_reg_1;
  wire ap_enable_reg_pp0_iter3_reg_2;
  wire ap_ready;
  wire ce012;
  wire ce211;
  wire clefia_s0_ce0;
  wire clefia_s1_address01;
  wire clefia_s1_address0110_out;
  wire clefia_s1_address0111_out;
  wire clefia_s1_address0112_out;
  wire clefia_s1_address0113_out;
  wire clefia_s1_address0114_out;
  wire clefia_s1_address0115_out;
  wire clefia_s1_address0116_out;
  wire clefia_s1_address0117_out;
  wire clefia_s1_address0118_out;
  wire clefia_s1_address0119_out;
  wire clefia_s1_address019_out;
  wire clefia_s1_address11;
  wire clefia_s1_address116_out;
  wire clefia_s1_address117_out;
  wire clefia_s1_address118_out;
  wire clefia_s1_address21;
  wire clefia_s1_address213_out;
  wire clefia_s1_address214_out;
  wire clefia_s1_address215_out;
  wire clefia_s1_address31;
  wire clefia_s1_address312_out;
  wire clefia_s1_ce1;
  wire clefia_s1_ce2;
  wire clefia_s1_ce3;
  wire clefia_s1_ce4;
  wire clefia_s1_ce5;
  wire ct_address01;
  wire ct_ce07;
  wire [7:0]or_ln134_100_fu_17689_p3;
  wire [7:0]or_ln134_102_fu_17701_p3;
  wire [6:0]or_ln134_103_fu_16727_p3;
  wire [7:0]or_ln134_105_fu_16739_p3;
  wire [6:0]or_ln134_106_fu_16745_p3;
  wire [5:0]or_ln134_107_fu_18815_p3;
  wire [7:0]or_ln134_108_fu_18821_p3;
  wire [7:0]or_ln134_10_fu_3692_p3;
  wire [5:0]or_ln134_110_fu_18833_p3;
  wire [7:0]or_ln134_113_fu_17871_p3;
  wire [6:0]or_ln134_114_fu_17877_p3;
  wire [7:0]or_ln134_115_fu_19947_p3;
  wire [5:0]or_ln134_116_fu_19953_p3;
  wire [6:0]or_ln134_119_fu_18991_p3;
  wire [5:0]or_ln134_11_fu_5378_p3;
  wire [7:0]or_ln134_121_fu_19003_p3;
  wire [6:0]or_ln134_122_fu_19009_p3;
  wire [7:0]or_ln134_123_fu_21079_p3;
  wire [5:0]or_ln134_124_fu_21085_p3;
  wire [7:0]or_ln134_127_fu_20123_p3;
  wire [6:0]or_ln134_128_fu_20129_p3;
  wire [7:0]or_ln134_129_fu_20135_p3;
  wire [7:0]or_ln134_12_reg_27787;
  wire \or_ln134_12_reg_27787_reg[0] ;
  wire \or_ln134_12_reg_27787_reg[1] ;
  wire \or_ln134_12_reg_27787_reg[6] ;
  wire [7:0]or_ln134_131_fu_22211_p3;
  wire [5:0]or_ln134_132_fu_22217_p3;
  wire [4:0]or_ln134_133_fu_22223_p3;
  wire [7:0]or_ln134_135_fu_21255_p3;
  wire [6:0]or_ln134_136_fu_21261_p3;
  wire [7:0]or_ln134_137_fu_21267_p3;
  wire [3:0]or_ln134_141_fu_23268_p3;
  wire [1:0]or_ln134_142_fu_23274_p3;
  wire [7:0]or_ln134_143_fu_22387_p3;
  wire [6:0]or_ln134_144_fu_22393_p3;
  wire [3:0]or_ln134_145_fu_22399_p3;
  wire [5:0]or_ln134_147_fu_24126_p3;
  wire [3:0]or_ln134_149_fu_24138_p3;
  wire [4:0]or_ln134_14_fu_4921_p3;
  wire [1:0]or_ln134_150_fu_24144_p3;
  wire [6:0]or_ln134_151_fu_23914_p3;
  wire [6:0]or_ln134_153_fu_24004_p3;
  wire [6:0]or_ln134_154_fu_24010_p3;
  wire [5:0]or_ln134_155_fu_25032_p3;
  wire [6:0]or_ln134_156_fu_25038_p3;
  wire [0:0]or_ln134_157_fu_24793_p3;
  wire [1:0]or_ln134_158_fu_24799_p3;
  wire [6:0]or_ln134_161_fu_25265_p3;
  wire [6:0]or_ln134_162_fu_25271_p3;
  wire [5:0]or_ln134_163_fu_25932_p3;
  wire [5:0]or_ln134_164_fu_25938_p3;
  wire [1:0]or_ln134_166_fu_25950_p3;
  wire [7:0]or_ln134_19_reg_27903;
  wire \or_ln134_1_reg_27594_reg[2] ;
  wire [5:0]or_ln134_20_reg_27921;
  wire [7:0]or_ln134_29_fu_7492_p3;
  wire [5:0]or_ln134_30_fu_7498_p3;
  wire [7:0]or_ln134_31_fu_6524_p3;
  wire [6:0]or_ln134_32_fu_6530_p3;
  wire [7:0]or_ln134_33_fu_6536_p3;
  wire [5:0]or_ln134_37_fu_8624_p3;
  wire [7:0]or_ln134_38_fu_8630_p3;
  wire [6:0]or_ln134_39_fu_7656_p3;
  wire [7:0]or_ln134_40_fu_7662_p3;
  wire [7:0]or_ln134_42_fu_7674_p3;
  wire [7:0]or_ln134_45_fu_9756_p3;
  wire [5:0]or_ln134_46_fu_9762_p3;
  wire [7:0]or_ln134_48_fu_8794_p3;
  wire [6:0]or_ln134_49_fu_8800_p3;
  wire [7:0]or_ln134_50_fu_8806_p3;
  wire [7:0]or_ln134_51_fu_10876_p3;
  wire [5:0]or_ln134_52_fu_10882_p3;
  wire [6:0]or_ln134_55_fu_9920_p3;
  wire [7:0]or_ln134_56_fu_9926_p3;
  wire [7:0]or_ln134_58_fu_9938_p3;
  wire [6:0]or_ln134_5_fu_3596_p3;
  wire [5:0]or_ln134_60_fu_12014_p3;
  wire [5:0]or_ln134_61_fu_12020_p3;
  wire [7:0]or_ln134_62_fu_12026_p3;
  wire [7:0]or_ln134_63_fu_11052_p3;
  wire [6:0]or_ln134_64_fu_11058_p3;
  wire [7:0]or_ln134_65_fu_11064_p3;
  wire [3:0]or_ln134_69_fu_13075_p3;
  wire [1:0]or_ln134_70_fu_13081_p3;
  wire [7:0]or_ln134_71_fu_12184_p3;
  wire [6:0]or_ln134_72_fu_12190_p3;
  wire [6:0]or_ln134_73_fu_12196_p3;
  wire [5:0]or_ln134_75_fu_13967_p3;
  wire [7:0]or_ln134_77_fu_13979_p3;
  wire [4:0]or_ln134_78_fu_13985_p3;
  wire [5:0]or_ln134_83_fu_15573_p3;
  wire [7:0]or_ln134_84_fu_15579_p3;
  wire [5:0]or_ln134_91_fu_16551_p3;
  wire [7:0]or_ln134_92_fu_16557_p3;
  wire [5:0]or_ln134_94_fu_16569_p3;
  wire [5:0]or_ln134_99_fu_17683_p3;
  wire p_52_in;
  wire [7:0]\pt_load_10_reg_27359_reg[7] ;
  wire [7:0]\pt_load_11_reg_27395_reg[7] ;
  wire \pt_load_2_reg_27236_reg[1] ;
  wire \pt_load_2_reg_27236_reg[2] ;
  wire \pt_load_2_reg_27236_reg[3] ;
  wire \pt_load_2_reg_27236_reg[4] ;
  wire \pt_load_2_reg_27236_reg[7] ;
  wire [7:0]\pt_load_8_reg_27298_reg[7] ;
  wire [7:0]\pt_load_9_reg_27329_reg[7] ;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_10;
  wire q0_reg_11;
  wire q0_reg_12;
  wire q0_reg_13;
  wire [7:0]q0_reg_14;
  wire q0_reg_15;
  wire [7:0]q0_reg_16;
  wire [7:0]q0_reg_17;
  wire [7:0]q0_reg_18;
  wire q0_reg_19;
  wire [7:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire q0_reg_4;
  wire [3:0]q0_reg_5;
  wire [1:0]q0_reg_6;
  wire [1:0]q0_reg_7;
  wire [2:0]q0_reg_8;
  wire [2:0]q0_reg_9;
  wire q0_reg_i_100_n_0;
  wire q0_reg_i_101_n_0;
  wire q0_reg_i_102__0_n_0;
  wire q0_reg_i_105__0_n_0;
  wire q0_reg_i_106__0_n_0;
  wire [3:0]q0_reg_i_107__0_0;
  wire q0_reg_i_107__0_n_0;
  wire q0_reg_i_108_n_0;
  wire q0_reg_i_109_n_0;
  wire q0_reg_i_10__0_n_0;
  wire q0_reg_i_110__0_n_0;
  wire q0_reg_i_112__0_n_0;
  wire [2:0]q0_reg_i_113__0_0;
  wire q0_reg_i_113__0_n_0;
  wire q0_reg_i_114__0_n_0;
  wire q0_reg_i_115__0_n_0;
  wire q0_reg_i_116__0_n_0;
  wire q0_reg_i_117_n_0;
  wire q0_reg_i_118_n_0;
  wire q0_reg_i_119__0_n_0;
  wire q0_reg_i_11__0_n_0;
  wire q0_reg_i_120__0_n_0;
  wire q0_reg_i_121__0_n_0;
  wire q0_reg_i_122__0_n_0;
  wire q0_reg_i_123_n_0;
  wire q0_reg_i_124_n_0;
  wire q0_reg_i_125__0_n_0;
  wire q0_reg_i_127__0_n_0;
  wire q0_reg_i_128__0_n_0;
  wire q0_reg_i_129__0_n_0;
  wire q0_reg_i_12__0_n_0;
  wire q0_reg_i_130_n_0;
  wire q0_reg_i_131_n_0;
  wire q0_reg_i_133__0_n_0;
  wire q0_reg_i_134__0_n_0;
  wire q0_reg_i_135__0_n_0;
  wire q0_reg_i_136__0_n_0;
  wire q0_reg_i_137__0_n_0;
  wire q0_reg_i_138_n_0;
  wire q0_reg_i_139_n_0;
  wire q0_reg_i_13__0_n_0;
  wire q0_reg_i_142__0_n_0;
  wire q0_reg_i_143__0_n_0;
  wire q0_reg_i_144_n_0;
  wire q0_reg_i_145_n_0;
  wire q0_reg_i_146__0_n_0;
  wire q0_reg_i_147__0_n_0;
  wire q0_reg_i_14__0_n_0;
  wire q0_reg_i_150_n_0;
  wire q0_reg_i_151_n_0;
  wire [7:0]q0_reg_i_152_0;
  wire [7:0]q0_reg_i_152_1;
  wire [7:0]q0_reg_i_152_2;
  wire q0_reg_i_152_n_0;
  wire q0_reg_i_153_n_0;
  wire q0_reg_i_154__0_n_0;
  wire q0_reg_i_155__0_n_0;
  wire q0_reg_i_156__0_n_0;
  wire q0_reg_i_157__0_n_0;
  wire q0_reg_i_158_n_0;
  wire q0_reg_i_159_n_0;
  wire q0_reg_i_15__0_n_0;
  wire q0_reg_i_160__0_n_0;
  wire q0_reg_i_164__0_n_0;
  wire q0_reg_i_165__0_n_0;
  wire q0_reg_i_166__0_n_0;
  wire q0_reg_i_167__0_n_0;
  wire q0_reg_i_168_n_0;
  wire q0_reg_i_16__0_n_0;
  wire q0_reg_i_170_n_0;
  wire q0_reg_i_171__0_n_0;
  wire [2:0]q0_reg_i_172__0_0;
  wire q0_reg_i_172__0_n_0;
  wire q0_reg_i_173__0_n_0;
  wire q0_reg_i_174__0_n_0;
  wire q0_reg_i_175_n_0;
  wire q0_reg_i_176_n_0;
  wire q0_reg_i_178_n_0;
  wire q0_reg_i_179__0_n_0;
  wire q0_reg_i_17__0_n_0;
  wire q0_reg_i_180__0_n_0;
  wire q0_reg_i_181__0_n_0;
  wire q0_reg_i_182_n_0;
  wire q0_reg_i_184_n_0;
  wire q0_reg_i_185_n_0;
  wire q0_reg_i_186_n_0;
  wire q0_reg_i_187__0_n_0;
  wire q0_reg_i_188__0_n_0;
  wire q0_reg_i_189__0_n_0;
  wire q0_reg_i_18__0_n_0;
  wire q0_reg_i_192_n_0;
  wire q0_reg_i_193_n_0;
  wire q0_reg_i_194__0_n_0;
  wire q0_reg_i_195__0_n_0;
  wire q0_reg_i_197_n_0;
  wire q0_reg_i_198__0_n_0;
  wire q0_reg_i_199__0_n_0;
  wire q0_reg_i_19__0_n_0;
  wire q0_reg_i_19_n_0;
  wire q0_reg_i_200__0_n_0;
  wire q0_reg_i_201__0_n_0;
  wire q0_reg_i_202__0_n_0;
  wire q0_reg_i_203__0_n_0;
  wire q0_reg_i_204__0_n_0;
  wire q0_reg_i_205__0_n_0;
  wire q0_reg_i_206__0_n_0;
  wire q0_reg_i_207__0_n_0;
  wire q0_reg_i_208__0_n_0;
  wire q0_reg_i_209__0_n_0;
  wire q0_reg_i_20_n_0;
  wire q0_reg_i_210__0_n_0;
  wire q0_reg_i_211__0_n_0;
  wire q0_reg_i_212__0_n_0;
  wire q0_reg_i_213__0_n_0;
  wire q0_reg_i_214__0_n_0;
  wire q0_reg_i_215__0_n_0;
  wire q0_reg_i_216__0_n_0;
  wire q0_reg_i_217__0_n_0;
  wire q0_reg_i_218__0_n_0;
  wire q0_reg_i_219__0_n_0;
  wire [7:0]q0_reg_i_21_0;
  wire q0_reg_i_21_n_0;
  wire q0_reg_i_220__0_n_0;
  wire q0_reg_i_221__0_n_0;
  wire q0_reg_i_222__0_n_0;
  wire q0_reg_i_223__0_n_0;
  wire q0_reg_i_224__0_n_0;
  wire q0_reg_i_225__0_n_0;
  wire q0_reg_i_226__0_n_0;
  wire q0_reg_i_227__0_n_0;
  wire q0_reg_i_228__0_n_0;
  wire q0_reg_i_229__0_n_0;
  wire q0_reg_i_22__0_n_0;
  wire q0_reg_i_230__0_n_0;
  wire q0_reg_i_233_n_0;
  wire q0_reg_i_234__0_n_0;
  wire q0_reg_i_235__0_n_0;
  wire q0_reg_i_236__0_n_0;
  wire q0_reg_i_238_n_0;
  wire q0_reg_i_23_n_0;
  wire q0_reg_i_240__0_n_0;
  wire q0_reg_i_241__0_n_0;
  wire q0_reg_i_242_n_0;
  wire [3:0]q0_reg_i_245__0_0;
  wire q0_reg_i_245__0_n_0;
  wire q0_reg_i_246__0_n_0;
  wire q0_reg_i_247__0_n_0;
  wire q0_reg_i_248__0_n_0;
  wire q0_reg_i_249_n_0;
  wire [7:0]q0_reg_i_24_0;
  wire [7:0]q0_reg_i_24_1;
  wire [7:0]q0_reg_i_24_2;
  wire q0_reg_i_24__0_n_0;
  wire q0_reg_i_24_n_0;
  wire q0_reg_i_250_n_0;
  wire q0_reg_i_252__0_n_0;
  wire [2:0]q0_reg_i_253__0_0;
  wire q0_reg_i_253__0_n_0;
  wire q0_reg_i_254__0_n_0;
  wire q0_reg_i_255__0_n_0;
  wire q0_reg_i_256_n_0;
  wire q0_reg_i_257_n_0;
  wire q0_reg_i_258_n_0;
  wire [3:0]q0_reg_i_259__0_0;
  wire q0_reg_i_259__0_n_0;
  wire q0_reg_i_25__0_n_0;
  wire [3:0]q0_reg_i_260__0_0;
  wire q0_reg_i_260__0_n_0;
  wire q0_reg_i_261__0_n_0;
  wire q0_reg_i_262__0_n_0;
  wire q0_reg_i_265_n_0;
  wire q0_reg_i_266__0_n_0;
  wire q0_reg_i_267__0_n_0;
  wire q0_reg_i_268__0_n_0;
  wire q0_reg_i_269_n_0;
  wire q0_reg_i_26__0_n_0;
  wire q0_reg_i_272__0_n_0;
  wire q0_reg_i_273__0_n_0;
  wire q0_reg_i_274__0_n_0;
  wire q0_reg_i_277__0_n_0;
  wire q0_reg_i_278__0_n_0;
  wire q0_reg_i_279__0_n_0;
  wire q0_reg_i_27_n_0;
  wire q0_reg_i_280__0_n_0;
  wire q0_reg_i_281__0_n_0;
  wire q0_reg_i_282__0_n_0;
  wire q0_reg_i_283__0_n_0;
  wire q0_reg_i_284__0_n_0;
  wire q0_reg_i_285__0_n_0;
  wire q0_reg_i_286__0_n_0;
  wire q0_reg_i_287__0_n_0;
  wire q0_reg_i_288__0_n_0;
  wire q0_reg_i_289__0_n_0;
  wire q0_reg_i_28_n_0;
  wire q0_reg_i_290__0_n_0;
  wire q0_reg_i_291__0_n_0;
  wire q0_reg_i_292__0_n_0;
  wire q0_reg_i_29__0_n_0;
  wire q0_reg_i_2_n_0;
  wire q0_reg_i_30__0_n_0;
  wire q0_reg_i_31_n_0;
  wire q0_reg_i_32_n_0;
  wire [2:0]q0_reg_i_33__0_0;
  wire q0_reg_i_33__0_n_0;
  wire [2:0]q0_reg_i_34__0_0;
  wire [2:0]q0_reg_i_34__0_1;
  wire q0_reg_i_34__0_n_0;
  wire q0_reg_i_35__0_n_0;
  wire q0_reg_i_36_n_0;
  wire [3:0]q0_reg_i_37_0;
  wire q0_reg_i_37_n_0;
  wire q0_reg_i_38__0_n_0;
  wire [3:0]q0_reg_i_39__0_0;
  wire q0_reg_i_39__0_n_0;
  wire q0_reg_i_3_n_0;
  wire q0_reg_i_40_n_0;
  wire q0_reg_i_41_n_0;
  wire q0_reg_i_42__0_n_0;
  wire q0_reg_i_43__0_n_0;
  wire q0_reg_i_44_n_0;
  wire q0_reg_i_45_n_0;
  wire q0_reg_i_46__0_n_0;
  wire q0_reg_i_47__0_n_0;
  wire q0_reg_i_48_n_0;
  wire q0_reg_i_49_n_0;
  wire q0_reg_i_4_n_0;
  wire q0_reg_i_50__0_n_0;
  wire q0_reg_i_51__0_n_0;
  wire q0_reg_i_52_n_0;
  wire q0_reg_i_53_n_0;
  wire q0_reg_i_54__0_n_0;
  wire [7:0]q0_reg_i_55__0_0;
  wire q0_reg_i_55__0_n_0;
  wire [7:0]q0_reg_i_56_0;
  wire [7:0]q0_reg_i_56_1;
  wire q0_reg_i_56_n_0;
  wire q0_reg_i_57_n_0;
  wire q0_reg_i_58_n_0;
  wire q0_reg_i_59__0_n_0;
  wire q0_reg_i_5_n_0;
  wire q0_reg_i_60__0_n_0;
  wire q0_reg_i_61_n_0;
  wire q0_reg_i_62_n_0;
  wire q0_reg_i_63__0_n_0;
  wire q0_reg_i_64__0_n_0;
  wire q0_reg_i_65_n_0;
  wire q0_reg_i_66_n_0;
  wire q0_reg_i_67__0_n_0;
  wire q0_reg_i_68__0_n_0;
  wire q0_reg_i_69__0_n_0;
  wire q0_reg_i_6_n_0;
  wire q0_reg_i_70_n_0;
  wire q0_reg_i_71_n_0;
  wire q0_reg_i_72__0_n_0;
  wire q0_reg_i_73__0_n_0;
  wire q0_reg_i_74_n_0;
  wire q0_reg_i_75_n_0;
  wire q0_reg_i_76__0_n_0;
  wire q0_reg_i_77__0_n_0;
  wire q0_reg_i_78_n_0;
  wire q0_reg_i_79_n_0;
  wire q0_reg_i_7_n_0;
  wire q0_reg_i_80__0_n_0;
  wire q0_reg_i_81__0_n_0;
  wire q0_reg_i_82_n_0;
  wire q0_reg_i_83_n_0;
  wire q0_reg_i_84__0_n_0;
  wire q0_reg_i_85__0_n_0;
  wire q0_reg_i_86_n_0;
  wire q0_reg_i_88__0_n_0;
  wire q0_reg_i_89__0_n_0;
  wire q0_reg_i_8_n_0;
  wire [7:0]q0_reg_i_90__0_0;
  wire q0_reg_i_90__0_n_0;
  wire [7:0]q0_reg_i_91_0;
  wire q0_reg_i_91_n_0;
  wire [7:0]q0_reg_i_92__0_0;
  wire q0_reg_i_92__0_n_0;
  wire q0_reg_i_93_n_0;
  wire q0_reg_i_94_n_0;
  wire q0_reg_i_95_n_0;
  wire q0_reg_i_96__0_n_0;
  wire q0_reg_i_98__0_n_0;
  wire q0_reg_i_99__0_n_0;
  wire q0_reg_i_9_n_0;
  wire [3:1]\^q1_reg ;
  wire [7:0]q1_reg_0;
  wire [7:0]q1_reg_1;
  wire [1:0]q1_reg_10;
  wire [7:0]q1_reg_11;
  wire q1_reg_12;
  wire q1_reg_13;
  wire [7:0]q1_reg_14;
  wire [7:0]q1_reg_15;
  wire [2:0]q1_reg_2;
  wire [3:0]q1_reg_3;
  wire [1:0]q1_reg_4;
  wire [5:0]q1_reg_5;
  wire [1:0]q1_reg_6;
  wire q1_reg_7;
  wire [1:0]q1_reg_8;
  wire [3:0]q1_reg_9;
  wire [7:0]q1_reg_i_100_0;
  wire q1_reg_i_100_n_0;
  wire q1_reg_i_101_n_0;
  wire [7:0]q1_reg_i_102_0;
  wire q1_reg_i_102_n_0;
  wire q1_reg_i_103_n_0;
  wire [7:0]q1_reg_i_105_0;
  wire q1_reg_i_105_n_0;
  wire q1_reg_i_106_n_0;
  wire q1_reg_i_107_n_0;
  wire [7:0]q1_reg_i_108_0;
  wire q1_reg_i_108_n_0;
  wire q1_reg_i_109_n_0;
  wire q1_reg_i_10_n_0;
  wire q1_reg_i_110_n_0;
  wire q1_reg_i_111_n_0;
  wire q1_reg_i_112_n_0;
  wire q1_reg_i_114_n_0;
  wire q1_reg_i_115_n_0;
  wire q1_reg_i_116_n_0;
  wire q1_reg_i_117_n_0;
  wire q1_reg_i_118_n_0;
  wire q1_reg_i_119_n_0;
  wire q1_reg_i_120_n_0;
  wire [3:0]q1_reg_i_122_0;
  wire q1_reg_i_122_n_0;
  wire q1_reg_i_123_n_0;
  wire [3:0]q1_reg_i_124_0;
  wire q1_reg_i_124_n_0;
  wire q1_reg_i_126_n_0;
  wire q1_reg_i_127_n_0;
  wire q1_reg_i_128_n_0;
  wire q1_reg_i_129_n_0;
  wire q1_reg_i_130_n_0;
  wire q1_reg_i_131_n_0;
  wire [3:0]q1_reg_i_133_0;
  wire q1_reg_i_133_n_0;
  wire q1_reg_i_134_n_0;
  wire q1_reg_i_135_n_0;
  wire q1_reg_i_136_n_0;
  wire q1_reg_i_137_n_0;
  wire q1_reg_i_138_n_0;
  wire [3:0]q1_reg_i_139_0;
  wire q1_reg_i_139_n_0;
  wire q1_reg_i_141_n_0;
  wire q1_reg_i_142_n_0;
  wire q1_reg_i_143_n_0;
  wire q1_reg_i_144_n_0;
  wire q1_reg_i_145_n_0;
  wire q1_reg_i_146_n_0;
  wire q1_reg_i_147_n_0;
  wire q1_reg_i_149_n_0;
  wire q1_reg_i_150_n_0;
  wire q1_reg_i_151_n_0;
  wire q1_reg_i_152_n_0;
  wire q1_reg_i_153_n_0;
  wire q1_reg_i_155_n_0;
  wire q1_reg_i_156_n_0;
  wire q1_reg_i_157_n_0;
  wire q1_reg_i_158_n_0;
  wire q1_reg_i_159_n_0;
  wire q1_reg_i_160_n_0;
  wire q1_reg_i_161_n_0;
  wire q1_reg_i_162_n_0;
  wire q1_reg_i_163_n_0;
  wire q1_reg_i_169_n_0;
  wire q1_reg_i_171_n_0;
  wire q1_reg_i_172_n_0;
  wire q1_reg_i_178_n_0;
  wire q1_reg_i_179_n_0;
  wire q1_reg_i_180_n_0;
  wire q1_reg_i_181_n_0;
  wire q1_reg_i_183_n_0;
  wire q1_reg_i_188_n_0;
  wire q1_reg_i_189_n_0;
  wire q1_reg_i_190_n_0;
  wire q1_reg_i_191_n_0;
  wire q1_reg_i_193_n_0;
  wire q1_reg_i_194_n_0;
  wire q1_reg_i_198_n_0;
  wire q1_reg_i_199_n_0;
  wire q1_reg_i_19_n_0;
  wire q1_reg_i_201_n_0;
  wire q1_reg_i_202_n_0;
  wire q1_reg_i_203_n_0;
  wire q1_reg_i_204_n_0;
  wire q1_reg_i_209_n_0;
  wire q1_reg_i_20_n_0;
  wire q1_reg_i_211_n_0;
  wire q1_reg_i_212_n_0;
  wire q1_reg_i_214_n_0;
  wire q1_reg_i_218_n_0;
  wire q1_reg_i_219_n_0;
  wire q1_reg_i_221_n_0;
  wire q1_reg_i_222_n_0;
  wire q1_reg_i_223_n_0;
  wire q1_reg_i_230_n_0;
  wire q1_reg_i_234_n_0;
  wire q1_reg_i_241_n_0;
  wire q1_reg_i_245_n_0;
  wire q1_reg_i_246_n_0;
  wire q1_reg_i_247_n_0;
  wire q1_reg_i_248_n_0;
  wire q1_reg_i_249_n_0;
  wire q1_reg_i_250_n_0;
  wire q1_reg_i_251_n_0;
  wire q1_reg_i_252_n_0;
  wire q1_reg_i_253_n_0;
  wire q1_reg_i_255_n_0;
  wire q1_reg_i_256_n_0;
  wire q1_reg_i_257_n_0;
  wire q1_reg_i_258_n_0;
  wire q1_reg_i_259_n_0;
  wire q1_reg_i_260_n_0;
  wire q1_reg_i_261_n_0;
  wire [3:0]q1_reg_i_262_0;
  wire q1_reg_i_262_n_0;
  wire q1_reg_i_263_n_0;
  wire q1_reg_i_264_n_0;
  wire q1_reg_i_265_n_0;
  wire q1_reg_i_267_n_0;
  wire q1_reg_i_268_n_0;
  wire q1_reg_i_269_n_0;
  wire q1_reg_i_270_n_0;
  wire q1_reg_i_271_n_0;
  wire q1_reg_i_272_n_0;
  wire q1_reg_i_273_n_0;
  wire q1_reg_i_274_n_0;
  wire q1_reg_i_275_n_0;
  wire q1_reg_i_276_n_0;
  wire q1_reg_i_277_n_0;
  wire q1_reg_i_279_n_0;
  wire q1_reg_i_280_n_0;
  wire q1_reg_i_281_n_0;
  wire q1_reg_i_282_n_0;
  wire q1_reg_i_283_n_0;
  wire q1_reg_i_284_n_0;
  wire q1_reg_i_286_n_0;
  wire q1_reg_i_287_n_0;
  wire q1_reg_i_288_n_0;
  wire q1_reg_i_289_n_0;
  wire [7:0]q1_reg_i_28_0;
  wire q1_reg_i_28_n_0;
  wire q1_reg_i_291_n_0;
  wire q1_reg_i_292_n_0;
  wire q1_reg_i_293_n_0;
  wire q1_reg_i_294_n_0;
  wire q1_reg_i_295_n_0;
  wire q1_reg_i_296_n_0;
  wire q1_reg_i_297_n_0;
  wire q1_reg_i_298_n_0;
  wire q1_reg_i_29_n_0;
  wire q1_reg_i_30_n_0;
  wire q1_reg_i_31_n_0;
  wire q1_reg_i_32_n_0;
  wire q1_reg_i_33_n_0;
  wire q1_reg_i_34_n_0;
  wire q1_reg_i_35_n_0;
  wire q1_reg_i_36_n_0;
  wire q1_reg_i_37_n_0;
  wire [3:0]q1_reg_i_38_0;
  wire [3:0]q1_reg_i_38_1;
  wire q1_reg_i_38_n_0;
  wire q1_reg_i_39_n_0;
  wire q1_reg_i_3_n_0;
  wire q1_reg_i_40_n_0;
  wire q1_reg_i_41_n_0;
  wire q1_reg_i_42_n_0;
  wire q1_reg_i_43_n_0;
  wire q1_reg_i_44_n_0;
  wire q1_reg_i_45_n_0;
  wire [2:0]q1_reg_i_46_0;
  wire q1_reg_i_46_n_0;
  wire [3:0]q1_reg_i_47_0;
  wire q1_reg_i_47_n_0;
  wire [2:0]q1_reg_i_48_0;
  wire [2:0]q1_reg_i_48_1;
  wire q1_reg_i_48_n_0;
  wire q1_reg_i_49_n_0;
  wire q1_reg_i_4_n_0;
  wire q1_reg_i_50_n_0;
  wire q1_reg_i_51_n_0;
  wire q1_reg_i_52_n_0;
  wire q1_reg_i_53_n_0;
  wire q1_reg_i_54_n_0;
  wire q1_reg_i_55_n_0;
  wire q1_reg_i_56_n_0;
  wire q1_reg_i_57_n_0;
  wire q1_reg_i_58_n_0;
  wire q1_reg_i_59_n_0;
  wire q1_reg_i_5_n_0;
  wire q1_reg_i_60_n_0;
  wire q1_reg_i_61_n_0;
  wire [7:0]q1_reg_i_62;
  wire [7:0]q1_reg_i_63_0;
  wire [7:0]q1_reg_i_63_1;
  wire [7:0]q1_reg_i_63_2;
  wire [7:0]q1_reg_i_65_0;
  wire [7:0]q1_reg_i_66_0;
  wire [7:0]q1_reg_i_66_1;
  wire [7:0]q1_reg_i_66_2;
  wire q1_reg_i_6_n_0;
  wire [3:0]q1_reg_i_72_0;
  wire [3:0]q1_reg_i_72_1;
  wire q1_reg_i_7_n_0;
  wire q1_reg_i_8_n_0;
  wire q1_reg_i_98_n_0;
  wire [7:0]q1_reg_i_99_0;
  wire q1_reg_i_99_n_0;
  wire q1_reg_i_9_n_0;
  wire [7:0]q3_reg_0;
  wire [7:0]q3_reg_1;
  wire q3_reg_10;
  wire [5:0]q3_reg_11;
  wire [5:0]q3_reg_12;
  wire [7:0]q3_reg_13;
  wire q3_reg_14;
  wire [3:0]q3_reg_15;
  wire [1:0]q3_reg_16;
  wire [1:0]q3_reg_17;
  wire q3_reg_18;
  wire q3_reg_19;
  wire q3_reg_2;
  wire q3_reg_20;
  wire q3_reg_21;
  wire [3:0]q3_reg_22;
  wire [1:0]q3_reg_23;
  wire [1:0]q3_reg_24;
  wire [7:0]q3_reg_25;
  wire [7:0]q3_reg_26;
  wire [3:0]q3_reg_27;
  wire [7:0]q3_reg_28;
  wire [7:0]q3_reg_3;
  wire [7:0]q3_reg_4;
  wire [7:0]q3_reg_5;
  wire q3_reg_6;
  wire [6:0]q3_reg_7;
  wire [1:0]q3_reg_8;
  wire q3_reg_9;
  wire q3_reg_i_100__0_n_0;
  wire q3_reg_i_102__0_n_0;
  wire q3_reg_i_103_n_0;
  wire q3_reg_i_104_n_0;
  wire q3_reg_i_106__0_n_0;
  wire q3_reg_i_107__0_n_0;
  wire q3_reg_i_108__0_n_0;
  wire q3_reg_i_10__0_n_0;
  wire q3_reg_i_112_n_0;
  wire q3_reg_i_113_n_0;
  wire q3_reg_i_114_n_0;
  wire q3_reg_i_117__0_n_0;
  wire q3_reg_i_119__0_n_0;
  wire [2:0]q3_reg_i_121__0_0;
  wire q3_reg_i_121__0_n_0;
  wire q3_reg_i_122_n_0;
  wire q3_reg_i_123_n_0;
  wire q3_reg_i_124_n_0;
  wire [3:0]q3_reg_i_126__0_0;
  wire q3_reg_i_126__0_n_0;
  wire q3_reg_i_127__0_n_0;
  wire q3_reg_i_129_n_0;
  wire q3_reg_i_130_n_0;
  wire q3_reg_i_131_n_0;
  wire q3_reg_i_133__0_n_0;
  wire q3_reg_i_134_n_0;
  wire q3_reg_i_135__0_n_0;
  wire q3_reg_i_138__0_n_0;
  wire q3_reg_i_139__0_n_0;
  wire q3_reg_i_140_n_0;
  wire q3_reg_i_142__0_n_0;
  wire q3_reg_i_145__0_n_0;
  wire q3_reg_i_147_n_0;
  wire q3_reg_i_148_n_0;
  wire q3_reg_i_152__0_n_0;
  wire q3_reg_i_155_n_0;
  wire q3_reg_i_156_n_0;
  wire q3_reg_i_157__0_n_0;
  wire q3_reg_i_159_n_0;
  wire q3_reg_i_160__0_n_0;
  wire q3_reg_i_161_n_0;
  wire q3_reg_i_163__0_n_0;
  wire q3_reg_i_164__0_n_0;
  wire q3_reg_i_165__0_n_0;
  wire q3_reg_i_167_n_0;
  wire q3_reg_i_168__0_n_0;
  wire q3_reg_i_169__0_n_0;
  wire q3_reg_i_171__0_n_0;
  wire q3_reg_i_172__0_n_0;
  wire q3_reg_i_173__0_n_0;
  wire [3:0]q3_reg_i_174;
  wire q3_reg_i_175__0_n_0;
  wire q3_reg_i_176__0_n_0;
  wire q3_reg_i_177__0_n_0;
  wire q3_reg_i_179__0_n_0;
  wire q3_reg_i_180__0_n_0;
  wire q3_reg_i_181__0_n_0;
  wire q3_reg_i_183__0_n_0;
  wire q3_reg_i_184__0_n_0;
  wire q3_reg_i_185__0_n_0;
  wire q3_reg_i_187__0_n_0;
  wire q3_reg_i_188__0_n_0;
  wire q3_reg_i_189__0_n_0;
  wire q3_reg_i_191_n_0;
  wire q3_reg_i_194__0_n_0;
  wire q3_reg_i_196_n_0;
  wire q3_reg_i_198__0_n_0;
  wire q3_reg_i_199__0_n_0;
  wire q3_reg_i_200__0_n_0;
  wire q3_reg_i_201_n_0;
  wire q3_reg_i_202__0_n_0;
  wire [2:0]q3_reg_i_204_0;
  wire q3_reg_i_204_n_0;
  wire q3_reg_i_205_n_0;
  wire q3_reg_i_206__0_n_0;
  wire q3_reg_i_207__0_n_0;
  wire q3_reg_i_208__0_n_0;
  wire q3_reg_i_209_n_0;
  wire q3_reg_i_210_n_0;
  wire q3_reg_i_211__0_n_0;
  wire q3_reg_i_212_n_0;
  wire q3_reg_i_213_n_0;
  wire q3_reg_i_214__0_n_0;
  wire q3_reg_i_215_n_0;
  wire q3_reg_i_216__0_n_0;
  wire q3_reg_i_217_n_0;
  wire q3_reg_i_219_n_0;
  wire q3_reg_i_221_n_0;
  wire q3_reg_i_223_n_0;
  wire [7:0]q3_reg_i_22_0;
  wire [7:0]q3_reg_i_22_1;
  wire q3_reg_i_22_n_0;
  wire q3_reg_i_231_n_0;
  wire q3_reg_i_232_n_0;
  wire q3_reg_i_233_n_0;
  wire q3_reg_i_234_n_0;
  wire q3_reg_i_235_n_0;
  wire q3_reg_i_23_n_0;
  wire [7:0]q3_reg_i_24__0_0;
  wire q3_reg_i_24__0_n_0;
  wire [7:0]q3_reg_i_25_0;
  wire [7:0]q3_reg_i_25_1;
  wire q3_reg_i_25_n_0;
  wire q3_reg_i_26_n_0;
  wire [7:0]q3_reg_i_27_0;
  wire q3_reg_i_27_n_0;
  wire q3_reg_i_28_n_0;
  wire q3_reg_i_29__0_n_0;
  wire q3_reg_i_30__0_n_0;
  wire q3_reg_i_31__0_n_0;
  wire [3:0]q3_reg_i_32__0_0;
  wire [3:0]q3_reg_i_32__0_1;
  wire q3_reg_i_32__0_n_0;
  wire q3_reg_i_33__0_n_0;
  wire [3:0]q3_reg_i_34_0;
  wire q3_reg_i_34_n_0;
  wire q3_reg_i_35__0_n_0;
  wire [2:0]q3_reg_i_36__0_0;
  wire q3_reg_i_36__0_n_0;
  wire q3_reg_i_37__0_n_0;
  wire q3_reg_i_38_n_0;
  wire q3_reg_i_39__0_n_0;
  wire q3_reg_i_3__0_n_0;
  wire q3_reg_i_40__0_n_0;
  wire q3_reg_i_41__0_n_0;
  wire q3_reg_i_42_n_0;
  wire q3_reg_i_43__0_n_0;
  wire q3_reg_i_44__0_n_0;
  wire q3_reg_i_45__0_n_0;
  wire q3_reg_i_46_n_0;
  wire q3_reg_i_47__0_n_0;
  wire q3_reg_i_48__0_n_0;
  wire q3_reg_i_49__0_n_0;
  wire q3_reg_i_4__0_n_0;
  wire q3_reg_i_50_n_0;
  wire q3_reg_i_51__0_n_0;
  wire q3_reg_i_52__0_n_0;
  wire q3_reg_i_53__0_n_0;
  wire q3_reg_i_54_n_0;
  wire q3_reg_i_55__0_n_0;
  wire [7:0]q3_reg_i_56;
  wire [7:0]q3_reg_i_59__0_0;
  wire [7:0]q3_reg_i_59__0_1;
  wire [7:0]q3_reg_i_59__0_2;
  wire q3_reg_i_5__0_n_0;
  wire [3:0]q3_reg_i_66__0_0;
  wire [3:0]q3_reg_i_66__0_1;
  wire q3_reg_i_6__0_n_0;
  wire q3_reg_i_7__0_n_0;
  wire q3_reg_i_89_n_0;
  wire q3_reg_i_8__0_n_0;
  wire q3_reg_i_90__0_n_0;
  wire q3_reg_i_91__0_n_0;
  wire q3_reg_i_93_n_0;
  wire [7:0]q3_reg_i_94__0_0;
  wire [7:0]q3_reg_i_94__0_1;
  wire q3_reg_i_94__0_n_0;
  wire [7:0]q3_reg_i_95_0;
  wire q3_reg_i_95_n_0;
  wire q3_reg_i_97__0_n_0;
  wire q3_reg_i_98_n_0;
  wire q3_reg_i_99__0_n_0;
  wire q3_reg_i_9__0_n_0;
  wire \reg_2104_reg[0] ;
  wire \reg_2104_reg[1] ;
  wire \reg_2104_reg[2] ;
  wire \reg_2104_reg[3] ;
  wire \reg_2104_reg[4] ;
  wire \reg_2104_reg[5] ;
  wire \reg_2104_reg[6] ;
  wire \reg_2104_reg[7] ;
  wire [3:0]\reg_2110_reg[6] ;
  wire [5:0]\reg_2110_reg[7] ;
  wire [3:0]\reg_2110_reg[7]_0 ;
  wire reg_2116117_out;
  wire reg_2116118_out;
  wire \reg_2116[0]_i_2_n_0 ;
  wire \reg_2116[1]_i_2_n_0 ;
  wire \reg_2116[2]_i_2_n_0 ;
  wire \reg_2116[3]_i_2_n_0 ;
  wire \reg_2116[4]_i_2_n_0 ;
  wire \reg_2116[5]_i_2_n_0 ;
  wire \reg_2116[6]_i_2_n_0 ;
  wire \reg_2116[7]_i_6_n_0 ;
  wire [14:0]\reg_2116_reg[0] ;
  wire [7:0]\reg_2116_reg[7] ;
  wire reg_21231;
  wire reg_2123115_out;
  wire \reg_2123[0]_i_2_n_0 ;
  wire \reg_2123[1]_i_2_n_0 ;
  wire \reg_2123[2]_i_2_n_0 ;
  wire \reg_2123[3]_i_2_n_0 ;
  wire \reg_2123[4]_i_2_n_0 ;
  wire \reg_2123[5]_i_2_n_0 ;
  wire \reg_2123[6]_i_2_n_0 ;
  wire \reg_2123[7]_i_5_n_0 ;
  wire [7:0]\reg_2123_reg[7] ;
  wire [1:0]\reg_2130_reg[3] ;
  wire [2:0]\reg_2130_reg[5] ;
  wire [2:0]\reg_2130_reg[6] ;
  wire [3:0]\reg_2130_reg[7] ;
  wire reg_2138112_out;
  wire \reg_2138[0]_i_2_n_0 ;
  wire \reg_2138[1]_i_2_n_0 ;
  wire \reg_2138[2]_i_2_n_0 ;
  wire \reg_2138[3]_i_2_n_0 ;
  wire \reg_2138[4]_i_2_n_0 ;
  wire \reg_2138[5]_i_2_n_0 ;
  wire \reg_2138[6]_i_2_n_0 ;
  wire \reg_2138[7]_i_6_n_0 ;
  wire [7:0]\reg_2138_reg[7] ;
  wire [3:0]\reg_2146_reg[5] ;
  wire [3:0]\reg_2146_reg[7] ;
  wire [2:0]\reg_2146_reg[7]_0 ;
  wire \reg_2155_reg[2] ;
  wire [4:0]\reg_2155_reg[6] ;
  wire [3:0]\reg_2155_reg[7] ;
  wire reg_217016_out;
  wire reg_217017_out;
  wire \reg_2170[0]_i_2_n_0 ;
  wire \reg_2170[1]_i_2_n_0 ;
  wire \reg_2170[2]_i_2_n_0 ;
  wire \reg_2170[3]_i_2_n_0 ;
  wire \reg_2170[4]_i_2_n_0 ;
  wire \reg_2170[5]_i_2_n_0 ;
  wire \reg_2170[6]_i_2_n_0 ;
  wire \reg_2170[7]_i_8_n_0 ;
  wire \reg_2170_reg[0] ;
  wire \reg_2170_reg[1] ;
  wire \reg_2170_reg[2] ;
  wire \reg_2170_reg[2]_0 ;
  wire \reg_2170_reg[3] ;
  wire \reg_2170_reg[3]_0 ;
  wire \reg_2170_reg[4] ;
  wire \reg_2170_reg[5] ;
  wire \reg_2170_reg[6] ;
  wire \reg_2170_reg[6]_0 ;
  wire \reg_2170_reg[7] ;
  wire \reg_2178[0]_i_2_n_0 ;
  wire \reg_2178[1]_i_2_n_0 ;
  wire \reg_2178[2]_i_2_n_0 ;
  wire \reg_2178[3]_i_2_n_0 ;
  wire \reg_2178[4]_i_2_n_0 ;
  wire \reg_2178[5]_i_2_n_0 ;
  wire \reg_2178[6]_i_2_n_0 ;
  wire \reg_2178[7]_i_5_n_0 ;
  wire [7:0]\reg_2197_reg[7] ;
  wire [7:0]\reg_2202_reg[7] ;
  wire [7:0]\reg_2207_reg[7] ;
  wire [3:0]\tmp_325_reg_28714_reg[0] ;
  wire \tmp_429_reg_29377_reg[0] ;
  wire \tmp_549_reg_29895_reg[0] ;
  wire [4:0]\trunc_ln134_166_reg_28741_reg[5] ;
  wire \trunc_ln134_194_reg_29194_reg[2] ;
  wire \trunc_ln134_194_reg_29194_reg[3] ;
  wire \trunc_ln134_214_reg_29372_reg[6] ;
  wire \trunc_ln134_274_reg_29890_reg[6] ;
  wire \trunc_ln134_279_reg_29916_reg[5] ;
  wire \trunc_ln134_37_reg_27661_reg[1] ;
  wire [5:0]\trunc_ln134_390_reg_30907_reg[6] ;
  wire [7:0]x_assign_100_reg_29005;
  wire [5:0]x_assign_102_reg_29021;
  wire [7:0]x_assign_103_reg_29027;
  wire [4:0]x_assign_108_reg_28885;
  wire [0:0]x_assign_110_reg_28907;
  wire [3:0]x_assign_111_reg_28923;
  wire [5:0]x_assign_112_reg_29166;
  wire [5:0]x_assign_114_reg_29182;
  wire [7:0]x_assign_115_reg_29188;
  wire [5:0]x_assign_124_reg_29299;
  wire \x_assign_124_reg_29299_reg[2] ;
  wire [7:0]x_assign_126_reg_29315;
  wire \x_assign_127_reg_29367_reg[1] ;
  wire [7:0]x_assign_129_reg_29321;
  wire [5:0]x_assign_136_reg_29486;
  wire [5:0]x_assign_138_reg_29502;
  wire [3:0]x_assign_13_reg_27573;
  wire [7:0]x_assign_141_reg_29524;
  wire [5:0]x_assign_148_reg_29674;
  wire [7:0]x_assign_153_reg_29712;
  wire [0:0]x_assign_156_reg_29550;
  wire [3:0]x_assign_157_reg_29556;
  wire [4:0]x_assign_158_reg_29572;
  wire [7:0]x_assign_15_reg_27499;
  wire [5:0]x_assign_160_reg_29862;
  wire [5:0]x_assign_162_reg_29878;
  wire \x_assign_162_reg_29878_reg[2] ;
  wire \x_assign_162_reg_29878_reg[3] ;
  wire \x_assign_162_reg_29878_reg[7] ;
  wire \x_assign_163_reg_29884_reg[0] ;
  wire \x_assign_163_reg_29884_reg[1] ;
  wire [7:0]x_assign_165_reg_29900;
  wire [0:0]x_assign_168_reg_29738;
  wire [7:0]x_assign_169_reg_29744;
  wire [5:0]x_assign_16_reg_27701;
  wire [4:0]x_assign_170_reg_29760;
  wire [7:0]x_assign_174_reg_30066;
  wire [5:0]x_assign_175_reg_30072;
  wire [7:0]x_assign_177_reg_30088;
  wire [0:0]x_assign_180_reg_29926;
  wire [3:0]x_assign_181_reg_29932;
  wire [4:0]x_assign_182_reg_29948;
  wire [7:0]x_assign_186_reg_30254;
  wire [5:0]x_assign_187_reg_30260;
  wire [7:0]x_assign_189_reg_30276;
  wire [5:0]x_assign_18_reg_27746;
  wire [4:0]x_assign_192_reg_30114;
  wire [0:0]x_assign_194_reg_30136;
  wire [7:0]x_assign_198_reg_30442;
  wire [5:0]x_assign_199_reg_30448;
  wire \x_assign_19_reg_27782_reg[0] ;
  wire \x_assign_19_reg_27782_reg[2] ;
  wire \x_assign_19_reg_27782_reg[3] ;
  wire [6:0]x_assign_201_reg_30464;
  wire [4:0]x_assign_204_reg_30302;
  wire [0:0]x_assign_206_reg_30324;
  wire [7:0]x_assign_208_reg_30610;
  wire [5:0]x_assign_210_reg_30626;
  wire [7:0]x_assign_211_reg_30632;
  wire [0:0]x_assign_218_reg_30512;
  wire [3:0]x_assign_219_reg_30528;
  wire [7:0]x_assign_21_reg_27655;
  wire [5:0]x_assign_220_reg_30767;
  wire [5:0]x_assign_222_reg_30783;
  wire [7:0]x_assign_223_reg_30789;
  wire [3:0]x_assign_228_reg_30674;
  wire [3:0]x_assign_229_reg_30680;
  wire [3:0]x_assign_231_reg_30696;
  wire [7:0]\x_assign_231_reg_30696_reg[7] ;
  wire [5:0]x_assign_232_reg_30901;
  wire [5:0]x_assign_234_reg_30917;
  wire [4:0]x_assign_235_reg_30959;
  wire [7:0]\x_assign_235_reg_30959_reg[7] ;
  wire [6:0]x_assign_237_reg_30923;
  wire [3:0]x_assign_240_reg_31001;
  wire [1:0]x_assign_243_reg_31007;
  wire [1:0]x_assign_244_reg_31087;
  wire [5:0]x_assign_246_reg_31103;
  wire [5:0]x_assign_247_reg_31109;
  wire [7:0]x_assign_30_reg_27909;
  wire [5:0]x_assign_31_reg_27915;
  wire [7:0]x_assign_33_reg_27927;
  wire [2:0]x_assign_38_fu_5142_p3;
  wire [7:0]x_assign_40_reg_28069;
  wire [5:0]x_assign_42_reg_28085;
  wire [7:0]x_assign_43_reg_28091;
  wire [4:0]x_assign_48_reg_27945;
  wire [0:0]x_assign_50_reg_27967;
  wire [7:0]x_assign_52_reg_28257;
  wire [7:0]x_assign_55_reg_28279;
  wire [5:0]x_assign_57_reg_28295;
  wire [2:0]x_assign_60_fu_7210_p3;
  wire [3:0]x_assign_61_reg_28139;
  wire [7:0]x_assign_63_reg_28171;
  wire [7:0]x_assign_64_reg_28445;
  wire [5:0]x_assign_66_reg_28461;
  wire [7:0]x_assign_67_reg_28467;
  wire [7:0]x_assign_73_reg_28327;
  wire [3:0]x_assign_75_reg_28359;
  wire [7:0]x_assign_78_reg_28649;
  wire [5:0]x_assign_79_reg_28655;
  wire [7:0]x_assign_81_reg_28671;
  wire [3:0]x_assign_85_reg_28515;
  wire [7:0]x_assign_87_reg_28547;
  wire [7:0]x_assign_88_reg_28821;
  wire [5:0]x_assign_91_reg_28843;
  wire [5:0]x_assign_93_reg_28859;
  wire [4:0]x_assign_96_reg_28697;
  wire [0:0]x_assign_98_reg_28719;
  wire [7:0]xor_ln124_100_fu_9789_p2;
  wire [7:0]xor_ln124_102_fu_9843_p2;
  wire \xor_ln124_109_reg_28410[0]_i_2_n_0 ;
  wire \xor_ln124_109_reg_28410[1]_i_2_n_0 ;
  wire \xor_ln124_109_reg_28410[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_109_reg_28410_reg[7] ;
  wire \xor_ln124_111_reg_28420[0]_i_2_n_0 ;
  wire \xor_ln124_111_reg_28420[4]_i_2_n_0 ;
  wire \xor_ln124_111_reg_28420[5]_i_2_n_0 ;
  wire [6:0]xor_ln124_116_fu_10921_p2;
  wire [5:1]xor_ln124_118_fu_10975_p2;
  wire \xor_ln124_125_reg_28598[2]_i_2_n_0 ;
  wire \xor_ln124_125_reg_28598[5]_i_2_n_0 ;
  wire \xor_ln124_125_reg_28598[6]_i_2_n_0 ;
  wire \xor_ln124_127_reg_28608[0]_i_2_n_0 ;
  wire \xor_ln124_127_reg_28608[3]_i_2_n_0 ;
  wire \xor_ln124_127_reg_28608[4]_i_2_n_0 ;
  wire \xor_ln124_127_reg_28608[6]_i_2_n_0 ;
  wire [3:0]\xor_ln124_127_reg_28608_reg[3] ;
  wire [2:0]\xor_ln124_127_reg_28608_reg[4] ;
  wire [7:0]xor_ln124_132_fu_12053_p2;
  wire [5:1]xor_ln124_134_fu_12107_p2;
  wire \xor_ln124_140_reg_28781_reg[0] ;
  wire \xor_ln124_140_reg_28781_reg[2] ;
  wire \xor_ln124_140_reg_28781_reg[3] ;
  wire \xor_ln124_140_reg_28781_reg[4] ;
  wire \xor_ln124_141_reg_28786[0]_i_2_n_0 ;
  wire \xor_ln124_141_reg_28786[2]_i_2_n_0 ;
  wire \xor_ln124_141_reg_28786[3]_i_2_n_0 ;
  wire \xor_ln124_141_reg_28786[4]_i_2_n_0 ;
  wire \xor_ln124_141_reg_28786[5]_i_2_n_0 ;
  wire \xor_ln124_141_reg_28786_reg[3] ;
  wire \xor_ln124_141_reg_28786_reg[4] ;
  wire [3:0]\xor_ln124_141_reg_28786_reg[5] ;
  wire [3:0]\xor_ln124_141_reg_28786_reg[5]_0 ;
  wire \xor_ln124_143_reg_28796[2]_i_2_n_0 ;
  wire \xor_ln124_143_reg_28796[3]_i_2_n_0 ;
  wire \xor_ln124_143_reg_28796[6]_i_2_n_0 ;
  wire \xor_ln124_143_reg_28796[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_143_reg_28796_reg[3] ;
  wire [2:0]\xor_ln124_143_reg_28796_reg[3]_0 ;
  wire [3:0]\xor_ln124_143_reg_28796_reg[3]_1 ;
  wire [7:0]\xor_ln124_143_reg_28796_reg[7] ;
  wire [4:1]xor_ln124_148_fu_13108_p2;
  wire [5:0]xor_ln124_150_fu_13162_p2;
  wire \xor_ln124_157_reg_28974[0]_i_2_n_0 ;
  wire \xor_ln124_157_reg_28974[2]_i_2_n_0 ;
  wire \xor_ln124_157_reg_28974[5]_i_2_n_0 ;
  wire \xor_ln124_157_reg_28974[6]_i_2_n_0 ;
  wire \xor_ln124_159_reg_28985[1]_i_2_n_0 ;
  wire \xor_ln124_159_reg_28985[2]_i_2_n_0 ;
  wire \xor_ln124_159_reg_28985[6]_i_2_n_0 ;
  wire [1:0]\xor_ln124_159_reg_28985_reg[6] ;
  wire [7:1]xor_ln124_164_fu_14012_p2;
  wire [6:0]xor_ln124_166_fu_14066_p2;
  wire \xor_ln124_173_reg_29148_reg[0] ;
  wire \xor_ln124_173_reg_29148_reg[1] ;
  wire \xor_ln124_173_reg_29148_reg[2] ;
  wire \xor_ln124_173_reg_29148_reg[3] ;
  wire \xor_ln124_173_reg_29148_reg[4] ;
  wire \xor_ln124_173_reg_29148_reg[5] ;
  wire \xor_ln124_173_reg_29148_reg[6] ;
  wire [2:0]\xor_ln124_173_reg_29148_reg[6]_0 ;
  wire \xor_ln124_173_reg_29148_reg[7] ;
  wire [1:1]xor_ln124_182_fu_15633_p2;
  wire \xor_ln124_188_reg_29270[2]_i_2_n_0 ;
  wire \xor_ln124_188_reg_29270[2]_i_3_n_0 ;
  wire \xor_ln124_188_reg_29270[5]_i_2_n_0 ;
  wire \xor_ln124_188_reg_29270_reg[0] ;
  wire \xor_ln124_188_reg_29270_reg[1] ;
  wire [3:0]\xor_ln124_188_reg_29270_reg[5] ;
  wire \xor_ln124_188_reg_29270_reg[5]_0 ;
  wire \xor_ln124_188_reg_29270_reg[6] ;
  wire [7:0]\xor_ln124_188_reg_29270_reg[7] ;
  wire \xor_ln124_188_reg_29270_reg[7]_0 ;
  wire [1:0]\xor_ln124_189_reg_29276_reg[6] ;
  wire \xor_ln124_190_reg_29282[2]_i_2_n_0 ;
  wire \xor_ln124_190_reg_29282[2]_i_3_n_0 ;
  wire \xor_ln124_190_reg_29282[3]_i_2_n_0 ;
  wire \xor_ln124_190_reg_29282[4]_i_2_n_0 ;
  wire \xor_ln124_190_reg_29282[5]_i_2_n_0 ;
  wire \xor_ln124_190_reg_29282_reg[0] ;
  wire \xor_ln124_190_reg_29282_reg[1] ;
  wire [2:0]\xor_ln124_190_reg_29282_reg[2] ;
  wire \xor_ln124_190_reg_29282_reg[3] ;
  wire \xor_ln124_190_reg_29282_reg[4] ;
  wire \xor_ln124_190_reg_29282_reg[5] ;
  wire \xor_ln124_190_reg_29282_reg[6] ;
  wire [7:0]\xor_ln124_190_reg_29282_reg[7] ;
  wire [7:0]\xor_ln124_190_reg_29282_reg[7]_0 ;
  wire \xor_ln124_190_reg_29282_reg[7]_1 ;
  wire \xor_ln124_191_reg_29288[3]_i_2_n_0 ;
  wire \xor_ln124_191_reg_29288[4]_i_2_n_0 ;
  wire \xor_ln124_191_reg_29288[5]_i_2_n_0 ;
  wire \xor_ln124_191_reg_29288_reg[3] ;
  wire [3:0]\xor_ln124_191_reg_29288_reg[3]_0 ;
  wire \xor_ln124_191_reg_29288_reg[4] ;
  wire \xor_ln124_191_reg_29288_reg[5] ;
  wire [3:0]\xor_ln124_191_reg_29288_reg[5]_0 ;
  wire [7:0]xor_ln124_196_fu_16596_p2;
  wire [7:6]xor_ln124_198_fu_16650_p2;
  wire [2:0]\xor_ln124_205_reg_29424_reg[4] ;
  wire [1:0]\xor_ln124_205_reg_29424_reg[4]_0 ;
  wire [1:0]\xor_ln124_205_reg_29424_reg[5] ;
  wire [2:0]\xor_ln124_205_reg_29424_reg[7] ;
  wire \xor_ln124_207_reg_29430[3]_i_2_n_0 ;
  wire \xor_ln124_207_reg_29430[4]_i_2_n_0 ;
  wire \xor_ln124_207_reg_29430[5]_i_2_n_0 ;
  wire \xor_ln124_207_reg_29430_reg[0] ;
  wire \xor_ln124_207_reg_29430_reg[1] ;
  wire \xor_ln124_207_reg_29430_reg[3] ;
  wire \xor_ln124_207_reg_29430_reg[4] ;
  wire [2:0]\xor_ln124_207_reg_29430_reg[4]_0 ;
  wire \xor_ln124_207_reg_29430_reg[5] ;
  wire \xor_ln124_207_reg_29430_reg[6] ;
  wire [3:0]\xor_ln124_207_reg_29430_reg[7] ;
  wire [6:0]\xor_ln124_207_reg_29430_reg[7]_0 ;
  wire \xor_ln124_207_reg_29430_reg[7]_1 ;
  wire [3:0]xor_ln124_212_fu_17728_p2;
  wire [7:0]xor_ln124_214_fu_17782_p2;
  wire \xor_ln124_221_reg_29639[0]_i_2_n_0 ;
  wire \xor_ln124_221_reg_29639[1]_i_2_n_0 ;
  wire \xor_ln124_221_reg_29639[2]_i_2_n_0 ;
  wire \xor_ln124_221_reg_29639[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_221_reg_29639_reg[7] ;
  wire \xor_ln124_223_reg_29649[1]_i_2_n_0 ;
  wire \xor_ln124_223_reg_29649[6]_i_2_n_0 ;
  wire [6:0]xor_ln124_228_fu_18860_p2;
  wire [7:0]xor_ln124_230_fu_18914_p2;
  wire \xor_ln124_237_reg_29827[3]_i_2_n_0 ;
  wire \xor_ln124_237_reg_29827[5]_i_2_n_0 ;
  wire \xor_ln124_237_reg_29827[6]_i_2_n_0 ;
  wire [3:0]\xor_ln124_237_reg_29827_reg[3] ;
  wire [3:0]\xor_ln124_237_reg_29827_reg[3]_0 ;
  wire [2:0]\xor_ln124_237_reg_29827_reg[3]_1 ;
  wire [3:0]\xor_ln124_237_reg_29827_reg[5] ;
  wire \xor_ln124_239_reg_29837[2]_i_2_n_0 ;
  wire \xor_ln124_239_reg_29837[3]_i_2_n_0 ;
  wire \xor_ln124_239_reg_29837[4]_i_2_n_0 ;
  wire \xor_ln124_239_reg_29837[5]_i_2_n_0 ;
  wire \xor_ln124_239_reg_29837[6]_i_2_n_0 ;
  wire [7:0]xor_ln124_244_fu_19992_p2;
  wire [7:0]xor_ln124_246_fu_20046_p2;
  wire \xor_ln124_253_reg_30015[1]_i_2_n_0 ;
  wire \xor_ln124_253_reg_30015[6]_i_2_n_0 ;
  wire \xor_ln124_255_reg_30025[0]_i_2_n_0 ;
  wire \xor_ln124_255_reg_30025[2]_i_2_n_0 ;
  wire \xor_ln124_255_reg_30025[4]_i_2_n_0 ;
  wire \xor_ln124_255_reg_30025[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_255_reg_30025_reg[7] ;
  wire [7:0]\xor_ln124_255_reg_30025_reg[7]_0 ;
  wire [7:0]\xor_ln124_255_reg_30025_reg[7]_1 ;
  wire [7:1]xor_ln124_260_fu_21124_p2;
  wire [6:1]xor_ln124_262_fu_21178_p2;
  wire [7:0]\xor_ln124_268_reg_30198_reg[7] ;
  wire \xor_ln124_269_reg_30203[1]_i_2_n_0 ;
  wire \xor_ln124_269_reg_30203[4]_i_2_n_0 ;
  wire \xor_ln124_269_reg_30203[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_269_reg_30203_reg[7] ;
  wire \xor_ln124_271_reg_30213[0]_i_2_n_0 ;
  wire \xor_ln124_271_reg_30213[1]_i_2_n_0 ;
  wire \xor_ln124_271_reg_30213[3]_i_2_n_0 ;
  wire \xor_ln124_271_reg_30213[7]_i_2_n_0 ;
  wire [3:0]\xor_ln124_271_reg_30213_reg[3] ;
  wire [2:0]\xor_ln124_271_reg_30213_reg[3]_0 ;
  wire [2:0]\xor_ln124_271_reg_30213_reg[3]_1 ;
  wire [7:0]\xor_ln124_271_reg_30213_reg[7] ;
  wire [7:0]\xor_ln124_271_reg_30213_reg[7]_0 ;
  wire [7:0]xor_ln124_276_fu_22256_p2;
  wire [6:0]xor_ln124_278_fu_22310_p2;
  wire \xor_ln124_285_reg_30391[0]_i_2_n_0 ;
  wire \xor_ln124_285_reg_30391[2]_i_2_n_0 ;
  wire \xor_ln124_285_reg_30391[3]_i_2_n_0 ;
  wire \xor_ln124_285_reg_30391[5]_i_2_n_0 ;
  wire \xor_ln124_285_reg_30391[6]_i_2_n_0 ;
  wire \xor_ln124_285_reg_30391[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_285_reg_30391_reg[3] ;
  wire [2:0]\xor_ln124_285_reg_30391_reg[3]_0 ;
  wire [3:0]\xor_ln124_285_reg_30391_reg[5] ;
  wire [3:0]\xor_ln124_285_reg_30391_reg[5]_0 ;
  wire [7:0]\xor_ln124_285_reg_30391_reg[7] ;
  wire \xor_ln124_287_reg_30401[0]_i_2_n_0 ;
  wire \xor_ln124_287_reg_30401[4]_i_2_n_0 ;
  wire \xor_ln124_287_reg_30401[5]_i_2_n_0 ;
  wire [2:0]\xor_ln124_287_reg_30401_reg[4] ;
  wire \xor_ln124_28_reg_27610[2]_i_2_n_0 ;
  wire \xor_ln124_28_reg_27610[3]_i_2_n_0 ;
  wire \xor_ln124_28_reg_27610[4]_i_2_n_0 ;
  wire \xor_ln124_28_reg_27610[5]_i_2_n_0 ;
  wire [7:0]\xor_ln124_28_reg_27610_reg[7] ;
  wire [7:0]\xor_ln124_28_reg_27610_reg[7]_0 ;
  wire [7:0]\xor_ln124_292_reg_30722_reg[7] ;
  wire [7:0]\xor_ln124_292_reg_30722_reg[7]_0 ;
  wire [3:0]\xor_ln124_294_reg_30732_reg[3] ;
  wire [3:0]\xor_ln124_294_reg_30732_reg[5] ;
  wire [3:0]\xor_ln124_294_reg_30732_reg[5]_0 ;
  wire [7:0]\xor_ln124_294_reg_30732_reg[7] ;
  wire [7:0]\xor_ln124_294_reg_30732_reg[7]_0 ;
  wire \xor_ln124_29_reg_27616[3]_i_2_n_0 ;
  wire \xor_ln124_29_reg_27616[4]_i_2_n_0 ;
  wire \xor_ln124_29_reg_27616_reg[2] ;
  wire \xor_ln124_29_reg_27616_reg[5] ;
  wire [7:0]\xor_ln124_29_reg_27616_reg[7] ;
  wire [7:0]\xor_ln124_29_reg_27616_reg[7]_0 ;
  wire [7:0]\xor_ln124_300_reg_30574_reg[7] ;
  wire \xor_ln124_301_reg_30579[0]_i_2_n_0 ;
  wire \xor_ln124_301_reg_30579[3]_i_2_n_0 ;
  wire \xor_ln124_301_reg_30579[6]_i_2_n_0 ;
  wire \xor_ln124_301_reg_30579[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_301_reg_30579_reg[3] ;
  wire [7:0]\xor_ln124_301_reg_30579_reg[7] ;
  wire [7:0]\xor_ln124_301_reg_30579_reg[7]_0 ;
  wire [3:0]\xor_ln124_308_reg_30855_reg[5] ;
  wire [5:0]\xor_ln124_308_reg_30855_reg[7] ;
  wire [7:0]\xor_ln124_308_reg_30855_reg[7]_0 ;
  wire \xor_ln124_30_reg_27622_reg[2] ;
  wire [2:0]\xor_ln124_30_reg_27622_reg[3] ;
  wire \xor_ln124_30_reg_27622_reg[3]_0 ;
  wire \xor_ln124_30_reg_27622_reg[4] ;
  wire [7:0]\xor_ln124_30_reg_27622_reg[7] ;
  wire [7:0]\xor_ln124_30_reg_27622_reg[7]_0 ;
  wire [3:0]\xor_ln124_310_reg_30865_reg[3] ;
  wire [2:0]\xor_ln124_310_reg_30865_reg[4] ;
  wire [7:0]\xor_ln124_310_reg_30865_reg[7] ;
  wire [4:0]\xor_ln124_311_reg_30870_reg[7] ;
  wire \xor_ln124_316_reg_30831[2]_i_2_n_0 ;
  wire \xor_ln124_316_reg_30831_reg[3] ;
  wire \xor_ln124_316_reg_30831_reg[4] ;
  wire [5:0]\xor_ln124_316_reg_30831_reg[7] ;
  wire [7:0]\xor_ln124_316_reg_30831_reg[7]_0 ;
  wire \xor_ln124_317_reg_30837[3]_i_2_n_0 ;
  wire \xor_ln124_317_reg_30837[4]_i_2_n_0 ;
  wire [7:0]\xor_ln124_317_reg_30837_reg[7] ;
  wire [7:0]\xor_ln124_317_reg_30837_reg[7]_0 ;
  wire [7:0]\xor_ln124_318_reg_30843_reg[7] ;
  wire [7:0]\xor_ln124_318_reg_30843_reg[7]_0 ;
  wire [7:0]\xor_ln124_319_reg_30849_reg[7] ;
  wire [2:0]\xor_ln124_31_reg_27628_reg[4] ;
  wire [2:0]\xor_ln124_31_reg_27628_reg[7] ;
  wire [7:0]\xor_ln124_31_reg_27628_reg[7]_0 ;
  wire [7:0]\xor_ln124_324_reg_31033_reg[7] ;
  wire [7:0]\xor_ln124_324_reg_31033_reg[7]_0 ;
  wire [7:0]\xor_ln124_326_reg_31038_reg[7] ;
  wire [7:0]\xor_ln124_326_reg_31038_reg[7]_0 ;
  wire \xor_ln124_332_reg_31043[2]_i_2_n_0 ;
  wire \xor_ln124_332_reg_31043_reg[5] ;
  wire [5:0]\xor_ln124_332_reg_31043_reg[7] ;
  wire \xor_ln124_333_reg_31049_reg[3] ;
  wire \xor_ln124_333_reg_31049_reg[4] ;
  wire [1:0]\xor_ln124_333_reg_31049_reg[4]_0 ;
  wire \xor_ln124_334_reg_31055[2]_i_2_n_0 ;
  wire \xor_ln124_334_reg_31055[3]_i_2_n_0 ;
  wire \xor_ln124_334_reg_31055[4]_i_2_n_0 ;
  wire [2:0]\xor_ln124_334_reg_31055_reg[4] ;
  wire [6:0]\xor_ln124_335_reg_31061_reg[0] ;
  wire [4:0]\xor_ln124_335_reg_31061_reg[7] ;
  wire [7:0]\xor_ln124_340_reg_31166_reg[7] ;
  wire [1:0]xor_ln124_36_fu_5404_p2;
  wire [2:0]xor_ln124_38_fu_5430_p2;
  wire \xor_ln124_44_reg_27717[2]_i_2_n_0 ;
  wire [7:0]\xor_ln124_44_reg_27717_reg[1] ;
  wire \xor_ln124_44_reg_27717_reg[5] ;
  wire [7:0]\xor_ln124_44_reg_27717_reg[7] ;
  wire [6:0]\xor_ln124_44_reg_27717_reg[7]_0 ;
  wire \xor_ln124_45_reg_27723_reg[3] ;
  wire \xor_ln124_45_reg_27723_reg[4] ;
  wire [1:0]\xor_ln124_45_reg_27723_reg[4]_0 ;
  wire \xor_ln124_46_reg_27729[2]_i_2_n_0 ;
  wire \xor_ln124_46_reg_27729_reg[5] ;
  wire [4:0]\xor_ln124_46_reg_27729_reg[7] ;
  wire [0:0]\xor_ln124_47_reg_27735_reg[2] ;
  wire \xor_ln124_47_reg_27735_reg[3] ;
  wire [2:0]\xor_ln124_47_reg_27735_reg[5] ;
  wire [2:0]\xor_ln124_47_reg_27735_reg[5]_0 ;
  wire \xor_ln124_47_reg_27735_reg[5]_1 ;
  wire [5:1]xor_ln124_52_fu_6399_p2;
  wire [7:0]xor_ln124_54_fu_6449_p2;
  wire [2:0]\xor_ln124_61_reg_27835_reg[6] ;
  wire \xor_ln124_63_reg_27841[3]_i_2_n_0 ;
  wire \xor_ln124_63_reg_27841[4]_i_2_n_0 ;
  wire \xor_ln124_63_reg_27841_reg[3] ;
  wire \xor_ln124_63_reg_27841_reg[4] ;
  wire [1:0]\xor_ln124_63_reg_27841_reg[4]_0 ;
  wire [2:0]\xor_ln124_63_reg_27841_reg[4]_1 ;
  wire [3:0]\xor_ln124_63_reg_27841_reg[6] ;
  wire [1:0]xor_ln124_68_fu_7525_p2;
  wire [4:0]xor_ln124_70_fu_7579_p2;
  wire \xor_ln124_77_reg_28034[1]_i_2_n_0 ;
  wire \xor_ln124_77_reg_28034[3]_i_2_n_0 ;
  wire [2:0]\xor_ln124_77_reg_28034_reg[3] ;
  wire [2:0]\xor_ln124_77_reg_28034_reg[3]_0 ;
  wire \xor_ln124_79_reg_28044[0]_i_2_n_0 ;
  wire \xor_ln124_79_reg_28044[2]_i_2_n_0 ;
  wire \xor_ln124_79_reg_28044[3]_i_2_n_0 ;
  wire \xor_ln124_79_reg_28044[5]_i_2_n_0 ;
  wire [3:0]\xor_ln124_79_reg_28044_reg[3] ;
  wire [3:0]\xor_ln124_79_reg_28044_reg[5] ;
  wire [3:0]\xor_ln124_79_reg_28044_reg[5]_0 ;
  wire [7:0]xor_ln124_86_fu_8711_p2;
  wire \xor_ln124_93_reg_28222[1]_i_2_n_0 ;
  wire \xor_ln124_93_reg_28222[3]_i_2_n_0 ;
  wire \xor_ln124_93_reg_28222[6]_i_2_n_0 ;
  wire \xor_ln124_93_reg_28222[7]_i_2_n_0 ;
  wire [7:0]\xor_ln124_93_reg_28222_reg[7] ;
  wire [7:0]\xor_ln124_93_reg_28222_reg[7]_0 ;
  wire [7:0]\xor_ln124_93_reg_28222_reg[7]_1 ;
  wire \xor_ln124_95_reg_28232[4]_i_2_n_0 ;
  wire \xor_ln124_95_reg_28232[6]_i_2_n_0 ;
  wire \xor_ln124_95_reg_28232[7]_i_2_n_0 ;
  wire [2:0]\xor_ln124_95_reg_28232_reg[4] ;
  wire [7:0]\xor_ln124_95_reg_28232_reg[7] ;
  wire [1:0]\z_161_reg_30986_reg[4] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln134_98_reg_29419[2]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(q1_reg_0[0]),
        .O(q1_reg_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \or_ln134_98_reg_29419[3]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(q1_reg_0[1]),
        .I2(q1_reg_0[7]),
        .O(q1_reg_4[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_2_n_0,q0_reg_i_3_n_0,q0_reg_i_4_n_0,q0_reg_i_5_n_0,q0_reg_i_6_n_0,q0_reg_i_7_n_0,q0_reg_i_8_n_0,q0_reg_i_9_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_i_10__0_n_0,q0_reg_i_11__0_n_0,q0_reg_i_12__0_n_0,q0_reg_i_13__0_n_0,q0_reg_i_14__0_n_0,q0_reg_i_15__0_n_0,q0_reg_i_16__0_n_0,q0_reg_i_17__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],q0_reg_0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0),
        .ENBWREN(clefia_s1_ce2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_1
       (.I0(q0_reg_i_19_n_0),
        .I1(clefia_s1_address0112_out),
        .I2(clefia_s1_address0115_out),
        .I3(clefia_s1_address0113_out),
        .I4(clefia_s1_address019_out),
        .I5(q0_reg_i_24__0_n_0),
        .O(clefia_s0_ce0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_100
       (.I0(\xor_ln124_300_reg_30574_reg[7] [6]),
        .I1(q0_reg_i_207__0_n_0),
        .I2(q0_reg_i_24_0[6]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_100_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_100__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\reg_2116_reg[0] [7]),
        .O(clefia_s1_address117_out));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_101
       (.I0(q0_reg_i_24_1[6]),
        .I1(\reg_2138_reg[7] [6]),
        .I2(q0_reg_i_24_2[6]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_102__0
       (.I0(or_ln134_115_fu_19947_p3[7]),
        .I1(or_ln134_129_fu_20135_p3[6]),
        .I2(x_assign_192_reg_30114[1]),
        .I3(q0_reg_i_208__0_n_0),
        .I4(x_assign_177_reg_30088[5]),
        .I5(or_ln134_129_fu_20135_p3[5]),
        .O(q0_reg_i_102__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_103__0
       (.I0(\xor_ln124_294_reg_30732_reg[7] [5]),
        .I1(q0_reg_i_21_0[5]),
        .I2(q1_reg_i_38_0[3]),
        .I3(q1_reg_i_38_1[3]),
        .I4(or_ln134_69_fu_13075_p3[3]),
        .I5(x_assign_100_reg_29005[5]),
        .O(xor_ln124_150_fu_13162_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_104
       (.I0(\xor_ln124_190_reg_29282_reg[7]_0 [5]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [5]),
        .I2(or_ln134_77_fu_13979_p3[7]),
        .I3(or_ln134_75_fu_13967_p3[5]),
        .I4(or_ln134_75_fu_13967_p3[3]),
        .I5(\xor_ln124_188_reg_29270_reg[5] [3]),
        .O(xor_ln124_166_fu_14066_p2[5]));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_104__0
       (.I0(\reg_2116_reg[0] [3]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address0111_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_105__0
       (.I0(or_ln134_62_fu_12026_p3[5]),
        .I1(or_ln134_73_fu_12196_p3[4]),
        .I2(or_ln134_71_fu_12184_p3[6]),
        .I3(q0_reg_i_209__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I5(or_ln134_73_fu_12196_p3[5]),
        .O(q0_reg_i_105__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_106__0
       (.I0(\xor_ln124_141_reg_28786_reg[5]_0 [3]),
        .I1(x_assign_96_reg_28697[1]),
        .I2(or_ln134_51_fu_10876_p3[7]),
        .I3(q0_reg_i_210__0_n_0),
        .I4(\xor_ln124_141_reg_28786_reg[5] [3]),
        .I5(x_assign_81_reg_28671[5]),
        .O(q0_reg_i_106__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_107__0
       (.I0(x_assign_198_reg_30442[5]),
        .I1(or_ln134_144_fu_22393_p3[4]),
        .I2(or_ln134_145_fu_22399_p3[2]),
        .I3(q0_reg_i_211__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I5(or_ln134_143_fu_22387_p3[6]),
        .O(q0_reg_i_107__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_108
       (.I0(\xor_ln124_300_reg_30574_reg[7] [5]),
        .I1(q0_reg_i_212__0_n_0),
        .I2(q0_reg_i_24_0[5]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_109
       (.I0(q0_reg_i_24_1[5]),
        .I1(\reg_2138_reg[7] [5]),
        .I2(q0_reg_i_24_2[5]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_10__0
       (.I0(q0_reg_i_53_n_0),
        .I1(q0_reg_i_54__0_n_0),
        .I2(q0_reg_i_55__0_n_0),
        .I3(q0_reg_i_56_n_0),
        .I4(q0_reg_i_57_n_0),
        .I5(q0_reg_i_58_n_0),
        .O(q0_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_110__0
       (.I0(or_ln134_115_fu_19947_p3[6]),
        .I1(or_ln134_129_fu_20135_p3[5]),
        .I2(q0_reg_i_33__0_0[2]),
        .I3(q0_reg_i_213__0_n_0),
        .I4(x_assign_177_reg_30088[4]),
        .I5(or_ln134_129_fu_20135_p3[4]),
        .O(q0_reg_i_110__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_111
       (.I0(\xor_ln124_294_reg_30732_reg[7] [4]),
        .I1(q0_reg_i_21_0[4]),
        .I2(q1_reg_i_38_0[2]),
        .I3(q1_reg_i_38_1[2]),
        .I4(or_ln134_69_fu_13075_p3[2]),
        .I5(x_assign_100_reg_29005[4]),
        .O(xor_ln124_150_fu_13162_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_112__0
       (.I0(\xor_ln124_190_reg_29282_reg[7]_0 [4]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [4]),
        .I2(or_ln134_77_fu_13979_p3[6]),
        .I3(or_ln134_75_fu_13967_p3[4]),
        .I4(or_ln134_75_fu_13967_p3[2]),
        .I5(\xor_ln124_188_reg_29270_reg[5] [2]),
        .O(q0_reg_i_112__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_113__0
       (.I0(or_ln134_62_fu_12026_p3[4]),
        .I1(or_ln134_73_fu_12196_p3[3]),
        .I2(or_ln134_71_fu_12184_p3[5]),
        .I3(q0_reg_i_214__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I5(or_ln134_73_fu_12196_p3[4]),
        .O(q0_reg_i_113__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_114__0
       (.I0(x_assign_33_reg_27927[4]),
        .I1(or_ln134_31_fu_6524_p3[5]),
        .I2(q0_reg_i_34__0_0[2]),
        .I3(q0_reg_i_215__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I5(or_ln134_33_fu_6536_p3[4]),
        .O(q0_reg_i_114__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_115__0
       (.I0(\xor_ln124_141_reg_28786_reg[5]_0 [2]),
        .I1(q0_reg_i_34__0_1[2]),
        .I2(or_ln134_51_fu_10876_p3[6]),
        .I3(q0_reg_i_216__0_n_0),
        .I4(\xor_ln124_141_reg_28786_reg[5] [2]),
        .I5(x_assign_81_reg_28671[4]),
        .O(q0_reg_i_115__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_116__0
       (.I0(x_assign_198_reg_30442[4]),
        .I1(or_ln134_144_fu_22393_p3[3]),
        .I2(or_ln134_145_fu_22399_p3[1]),
        .I3(q0_reg_i_217__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I5(or_ln134_143_fu_22387_p3[5]),
        .O(q0_reg_i_116__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_117
       (.I0(\xor_ln124_300_reg_30574_reg[7] [4]),
        .I1(\trunc_ln134_390_reg_30907_reg[6] [4]),
        .I2(q0_reg_i_24_0[4]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_118
       (.I0(q0_reg_i_24_1[4]),
        .I1(\reg_2138_reg[7] [4]),
        .I2(q0_reg_i_24_2[4]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_119__0
       (.I0(\xor_ln124_294_reg_30732_reg[7] [3]),
        .I1(q0_reg_i_21_0[3]),
        .I2(q1_reg_i_38_0[1]),
        .I3(q1_reg_i_38_1[1]),
        .I4(q0_reg_i_37_0[3]),
        .I5(x_assign_100_reg_29005[3]),
        .O(q0_reg_i_119__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_11__0
       (.I0(q0_reg_i_59__0_n_0),
        .I1(q0_reg_i_54__0_n_0),
        .I2(q0_reg_i_60__0_n_0),
        .I3(q0_reg_i_61_n_0),
        .I4(q0_reg_i_57_n_0),
        .I5(q0_reg_i_62_n_0),
        .O(q0_reg_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_120__0
       (.I0(\xor_ln124_190_reg_29282_reg[7]_0 [3]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [3]),
        .I2(\xor_ln124_191_reg_29288_reg[3]_0 [3]),
        .I3(x_assign_112_reg_29166[3]),
        .I4(or_ln134_75_fu_13967_p3[1]),
        .I5(\xor_ln124_188_reg_29270_reg[5] [1]),
        .O(q0_reg_i_120__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_121__0
       (.I0(or_ln134_62_fu_12026_p3[3]),
        .I1(or_ln134_73_fu_12196_p3[2]),
        .I2(q1_reg_i_46_0[2]),
        .I3(q0_reg_i_218__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I5(x_assign_111_reg_28923[2]),
        .O(q0_reg_i_121__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_122__0
       (.I0(q0_reg_i_39__0_0[3]),
        .I1(\xor_ln124_285_reg_30391_reg[3] [2]),
        .I2(\xor_ln124_287_reg_30401_reg[4] [1]),
        .I3(q0_reg_i_219__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I5(or_ln134_137_fu_21267_p3[3]),
        .O(q0_reg_i_122__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_123
       (.I0(\xor_ln124_300_reg_30574_reg[7] [3]),
        .I1(\trunc_ln134_390_reg_30907_reg[6] [3]),
        .I2(q0_reg_i_24_0[3]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_124
       (.I0(q0_reg_i_24_1[3]),
        .I1(\reg_2138_reg[7] [3]),
        .I2(q0_reg_i_24_2[3]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_125__0
       (.I0(\xor_ln124_271_reg_30213_reg[3] [2]),
        .I1(\xor_ln124_271_reg_30213_reg[3]_0 [1]),
        .I2(q0_reg_i_33__0_0[0]),
        .I3(q0_reg_i_220__0_n_0),
        .I4(x_assign_177_reg_30088[2]),
        .I5(or_ln134_129_fu_20135_p3[2]),
        .O(q0_reg_i_125__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_126__0
       (.I0(\xor_ln124_294_reg_30732_reg[7] [2]),
        .I1(q0_reg_i_21_0[2]),
        .I2(q1_reg_i_38_0[0]),
        .I3(q1_reg_i_38_1[0]),
        .I4(q0_reg_i_37_0[2]),
        .I5(x_assign_100_reg_29005[2]),
        .O(xor_ln124_150_fu_13162_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_127__0
       (.I0(\xor_ln124_190_reg_29282_reg[7]_0 [2]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [2]),
        .I2(\xor_ln124_191_reg_29288_reg[3]_0 [2]),
        .I3(x_assign_112_reg_29166[2]),
        .I4(or_ln134_75_fu_13967_p3[0]),
        .I5(\xor_ln124_188_reg_29270_reg[5] [0]),
        .O(q0_reg_i_127__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_128__0
       (.I0(q0_reg_i_39__0_0[2]),
        .I1(\xor_ln124_285_reg_30391_reg[3] [1]),
        .I2(\xor_ln124_287_reg_30401_reg[4] [0]),
        .I3(q0_reg_i_221__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I5(or_ln134_137_fu_21267_p3[2]),
        .O(q0_reg_i_128__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_129__0
       (.I0(x_assign_198_reg_30442[2]),
        .I1(or_ln134_144_fu_22393_p3[1]),
        .I2(x_assign_219_reg_30528[1]),
        .I3(q0_reg_i_222__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I5(\xor_ln124_301_reg_30579_reg[3] [1]),
        .O(q0_reg_i_129__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_12__0
       (.I0(q0_reg_i_63__0_n_0),
        .I1(q0_reg_i_54__0_n_0),
        .I2(q0_reg_i_64__0_n_0),
        .I3(q0_reg_i_65_n_0),
        .I4(q0_reg_i_57_n_0),
        .I5(q0_reg_i_66_n_0),
        .O(q0_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_130
       (.I0(\xor_ln124_300_reg_30574_reg[7] [2]),
        .I1(\trunc_ln134_390_reg_30907_reg[6] [2]),
        .I2(q0_reg_i_24_0[2]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_131
       (.I0(q0_reg_i_24_1[2]),
        .I1(\reg_2138_reg[7] [2]),
        .I2(q0_reg_i_24_2[2]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_132__0
       (.I0(\xor_ln124_294_reg_30732_reg[7] [1]),
        .I1(q0_reg_i_21_0[1]),
        .I2(x_assign_103_reg_29027[7]),
        .I3(x_assign_100_reg_29005[7]),
        .I4(q0_reg_i_37_0[1]),
        .I5(x_assign_100_reg_29005[1]),
        .O(xor_ln124_150_fu_13162_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_133__0
       (.I0(\xor_ln124_190_reg_29282_reg[7]_0 [1]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [1]),
        .I2(\xor_ln124_191_reg_29288_reg[3]_0 [1]),
        .I3(x_assign_112_reg_29166[1]),
        .I4(x_assign_112_reg_29166[5]),
        .I5(x_assign_115_reg_29188[7]),
        .O(q0_reg_i_133__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_134__0
       (.I0(x_assign_33_reg_27927[1]),
        .I1(\xor_ln124_77_reg_28034_reg[3] [0]),
        .I2(x_assign_48_reg_27945[0]),
        .I3(q0_reg_i_223__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I5(or_ln134_33_fu_6536_p3[1]),
        .O(q0_reg_i_134__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_135__0
       (.I0(x_assign_78_reg_28649[7]),
        .I1(x_assign_96_reg_28697[0]),
        .I2(\xor_ln124_143_reg_28796_reg[3]_1 [1]),
        .I3(q0_reg_i_224__0_n_0),
        .I4(x_assign_81_reg_28671[7]),
        .I5(x_assign_81_reg_28671[1]),
        .O(q0_reg_i_135__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_136__0
       (.I0(q0_reg_i_39__0_0[1]),
        .I1(\xor_ln124_285_reg_30391_reg[3] [0]),
        .I2(x_assign_204_reg_30302[0]),
        .I3(q0_reg_i_225__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I5(or_ln134_137_fu_21267_p3[1]),
        .O(q0_reg_i_136__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_137__0
       (.I0(x_assign_198_reg_30442[1]),
        .I1(or_ln134_144_fu_22393_p3[0]),
        .I2(x_assign_219_reg_30528[0]),
        .I3(q0_reg_i_226__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I5(\xor_ln124_301_reg_30579_reg[3] [0]),
        .O(q0_reg_i_137__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_138
       (.I0(\xor_ln124_300_reg_30574_reg[7] [1]),
        .I1(\trunc_ln134_390_reg_30907_reg[6] [1]),
        .I2(q0_reg_i_24_0[1]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_139
       (.I0(q0_reg_i_24_1[1]),
        .I1(\reg_2138_reg[7] [1]),
        .I2(q0_reg_i_24_2[1]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_13__0
       (.I0(q0_reg_i_67__0_n_0),
        .I1(q0_reg_i_54__0_n_0),
        .I2(q0_reg_i_68__0_n_0),
        .I3(q0_reg_i_69__0_n_0),
        .I4(q0_reg_i_57_n_0),
        .I5(q0_reg_i_70_n_0),
        .O(q0_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_140__0
       (.I0(\xor_ln124_294_reg_30732_reg[7] [0]),
        .I1(q0_reg_i_21_0[0]),
        .I2(x_assign_103_reg_29027[6]),
        .I3(x_assign_100_reg_29005[6]),
        .I4(q0_reg_i_37_0[0]),
        .I5(x_assign_100_reg_29005[0]),
        .O(xor_ln124_150_fu_13162_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_141__0
       (.I0(\xor_ln124_190_reg_29282_reg[7]_0 [0]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [0]),
        .I2(\xor_ln124_191_reg_29288_reg[3]_0 [0]),
        .I3(x_assign_112_reg_29166[0]),
        .I4(x_assign_112_reg_29166[4]),
        .I5(x_assign_115_reg_29188[6]),
        .O(xor_ln124_166_fu_14066_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_142__0
       (.I0(or_ln134_62_fu_12026_p3[0]),
        .I1(x_assign_111_reg_28923[3]),
        .I2(or_ln134_71_fu_12184_p3[1]),
        .I3(q0_reg_i_227__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I5(or_ln134_73_fu_12196_p3[0]),
        .O(q0_reg_i_142__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_143__0
       (.I0(x_assign_78_reg_28649[6]),
        .I1(x_assign_96_reg_28697[4]),
        .I2(\xor_ln124_143_reg_28796_reg[3]_1 [0]),
        .I3(q0_reg_i_228__0_n_0),
        .I4(x_assign_81_reg_28671[6]),
        .I5(x_assign_81_reg_28671[0]),
        .O(q0_reg_i_143__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_144
       (.I0(\xor_ln124_300_reg_30574_reg[7] [0]),
        .I1(\trunc_ln134_390_reg_30907_reg[6] [0]),
        .I2(q0_reg_i_24_0[0]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_145
       (.I0(q0_reg_i_24_1[0]),
        .I1(\reg_2138_reg[7] [0]),
        .I2(q0_reg_i_24_2[0]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_146__0
       (.I0(or_ln134_45_fu_9756_p3[7]),
        .I1(or_ln134_56_fu_9926_p3[7]),
        .I2(x_assign_85_reg_28515[3]),
        .I3(q0_reg_i_229__0_n_0),
        .I4(or_ln134_46_fu_9762_p3[5]),
        .I5(x_assign_87_reg_28547[7]),
        .O(q0_reg_i_146__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_147__0
       (.I0(or_ln134_38_fu_8630_p3[7]),
        .I1(or_ln134_50_fu_8806_p3[7]),
        .I2(x_assign_75_reg_28359[3]),
        .I3(q0_reg_i_230__0_n_0),
        .I4(\xor_ln124_317_reg_30837_reg[7] [7]),
        .I5(x_assign_73_reg_28327[7]),
        .O(q0_reg_i_147__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_148__0
       (.I0(\xor_ln124_294_reg_30732_reg[7] [7]),
        .I1(q0_reg_i_55__0_0[7]),
        .I2(or_ln134_19_reg_27903[1]),
        .I3(x_assign_33_reg_27927[7]),
        .I4(or_ln134_19_reg_27903[7]),
        .I5(or_ln134_20_reg_27921[5]),
        .O(xor_ln124_54_fu_6449_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    q0_reg_i_149
       (.I0(clefia_s1_address213_out),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\reg_2116_reg[0] [6]),
        .I3(clefia_s1_address116_out),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_14__0
       (.I0(q0_reg_i_71_n_0),
        .I1(q0_reg_i_54__0_n_0),
        .I2(q0_reg_i_72__0_n_0),
        .I3(q0_reg_i_73__0_n_0),
        .I4(q0_reg_i_57_n_0),
        .I5(q0_reg_i_74_n_0),
        .O(q0_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_150
       (.I0(q0_reg_i_56_1[7]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I2(x_assign_81_reg_28671[7]),
        .I3(or_ln134_51_fu_10876_p3[1]),
        .I4(or_ln134_52_fu_10882_p3[5]),
        .I5(or_ln134_51_fu_10876_p3[7]),
        .O(q0_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_151
       (.I0(q0_reg_i_56_0[7]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [7]),
        .I2(x_assign_88_reg_28821[5]),
        .I3(or_ln134_60_fu_12014_p3[5]),
        .I4(x_assign_93_reg_28859[5]),
        .I5(x_assign_88_reg_28821[7]),
        .O(q0_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_152
       (.I0(xor_ln124_276_fu_22256_p2[7]),
        .I1(xor_ln124_246_fu_20046_p2[7]),
        .I2(q0_reg_i_233_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_153
       (.I0(q0_reg_i_234__0_n_0),
        .I1(\reg_2146_reg[7] [3]),
        .I2(q0_reg_i_235__0_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_153_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    q0_reg_i_154
       (.I0(clefia_s1_address0113_out),
        .I1(clefia_s1_address0112_out),
        .I2(clefia_s1_address0114_out),
        .O(ap_enable_reg_pp0_iter3_reg));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_154__0
       (.I0(or_ln134_38_fu_8630_p3[6]),
        .I1(or_ln134_50_fu_8806_p3[6]),
        .I2(or_ln134_49_fu_8800_p3[6]),
        .I3(q0_reg_i_236__0_n_0),
        .I4(\xor_ln124_317_reg_30837_reg[7] [6]),
        .I5(x_assign_73_reg_28327[6]),
        .O(q0_reg_i_154__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_155__0
       (.I0(\xor_ln124_294_reg_30732_reg[7] [6]),
        .I1(q0_reg_i_55__0_0[6]),
        .I2(or_ln134_19_reg_27903[0]),
        .I3(x_assign_33_reg_27927[6]),
        .I4(or_ln134_19_reg_27903[6]),
        .I5(or_ln134_20_reg_27921[4]),
        .O(q0_reg_i_155__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_156__0
       (.I0(q0_reg_i_56_1[6]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I2(x_assign_81_reg_28671[6]),
        .I3(or_ln134_51_fu_10876_p3[0]),
        .I4(or_ln134_52_fu_10882_p3[4]),
        .I5(or_ln134_51_fu_10876_p3[6]),
        .O(q0_reg_i_156__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_157__0
       (.I0(q0_reg_i_56_0[6]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [6]),
        .I2(x_assign_88_reg_28821[4]),
        .I3(or_ln134_60_fu_12014_p3[4]),
        .I4(x_assign_93_reg_28859[4]),
        .I5(x_assign_88_reg_28821[6]),
        .O(q0_reg_i_157__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_158
       (.I0(xor_ln124_276_fu_22256_p2[6]),
        .I1(q0_reg_i_238_n_0),
        .I2(xor_ln124_262_fu_21178_p2[6]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_159
       (.I0(\xor_ln124_189_reg_29276_reg[6] [1]),
        .I1(q0_reg_i_240__0_n_0),
        .I2(\reg_2155_reg[6] [4]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_15__0
       (.I0(q0_reg_i_75_n_0),
        .I1(q0_reg_i_54__0_n_0),
        .I2(q0_reg_i_76__0_n_0),
        .I3(q0_reg_i_77__0_n_0),
        .I4(q0_reg_i_57_n_0),
        .I5(q0_reg_i_78_n_0),
        .O(q0_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_160__0
       (.I0(or_ln134_29_fu_7492_p3[5]),
        .I1(x_assign_63_reg_28171[5]),
        .I2(or_ln134_39_fu_7656_p3[4]),
        .I3(q0_reg_i_241__0_n_0),
        .I4(or_ln134_30_fu_7498_p3[3]),
        .I5(or_ln134_40_fu_7662_p3[5]),
        .O(q0_reg_i_160__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_161
       (.I0(\xor_ln124_294_reg_30732_reg[7] [5]),
        .I1(q0_reg_i_55__0_0[5]),
        .I2(or_ln134_19_reg_27903[7]),
        .I3(x_assign_33_reg_27927[5]),
        .I4(or_ln134_19_reg_27903[5]),
        .I5(or_ln134_20_reg_27921[3]),
        .O(xor_ln124_54_fu_6449_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_162
       (.I0(q0_reg_i_56_1[5]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I2(x_assign_81_reg_28671[5]),
        .I3(or_ln134_51_fu_10876_p3[7]),
        .I4(or_ln134_52_fu_10882_p3[3]),
        .I5(or_ln134_51_fu_10876_p3[5]),
        .O(xor_ln124_118_fu_10975_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_163
       (.I0(q0_reg_i_56_0[5]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [5]),
        .I2(q3_reg_i_34_0[3]),
        .I3(or_ln134_60_fu_12014_p3[3]),
        .I4(or_ln134_61_fu_12020_p3[5]),
        .I5(x_assign_88_reg_28821[5]),
        .O(xor_ln124_134_fu_12107_p2[5]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_164__0
       (.I0(q0_reg_i_242_n_0),
        .I1(xor_ln124_246_fu_20046_p2[5]),
        .I2(xor_ln124_262_fu_21178_p2[5]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_164__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_165__0
       (.I0(q0_reg_i_245__0_n_0),
        .I1(q0_reg_i_246__0_n_0),
        .I2(\reg_2155_reg[6] [3]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_165__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_166__0
       (.I0(or_ln134_45_fu_9756_p3[4]),
        .I1(or_ln134_56_fu_9926_p3[4]),
        .I2(or_ln134_55_fu_9920_p3[4]),
        .I3(q0_reg_i_247__0_n_0),
        .I4(or_ln134_46_fu_9762_p3[2]),
        .I5(x_assign_87_reg_28547[4]),
        .O(q0_reg_i_166__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_167__0
       (.I0(or_ln134_29_fu_7492_p3[4]),
        .I1(x_assign_63_reg_28171[4]),
        .I2(or_ln134_39_fu_7656_p3[3]),
        .I3(q0_reg_i_248__0_n_0),
        .I4(or_ln134_30_fu_7498_p3[2]),
        .I5(or_ln134_40_fu_7662_p3[4]),
        .O(q0_reg_i_167__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_168
       (.I0(\xor_ln124_294_reg_30732_reg[7] [4]),
        .I1(q0_reg_i_55__0_0[4]),
        .I2(or_ln134_19_reg_27903[6]),
        .I3(x_assign_33_reg_27927[4]),
        .I4(or_ln134_19_reg_27903[4]),
        .I5(or_ln134_20_reg_27921[2]),
        .O(q0_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_169__0
       (.I0(q0_reg_i_56_1[4]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I2(x_assign_81_reg_28671[4]),
        .I3(or_ln134_51_fu_10876_p3[6]),
        .I4(or_ln134_52_fu_10882_p3[2]),
        .I5(or_ln134_51_fu_10876_p3[4]),
        .O(xor_ln124_118_fu_10975_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_16__0
       (.I0(q0_reg_i_79_n_0),
        .I1(q0_reg_i_54__0_n_0),
        .I2(q0_reg_i_80__0_n_0),
        .I3(q0_reg_i_81__0_n_0),
        .I4(q0_reg_i_57_n_0),
        .I5(q0_reg_i_82_n_0),
        .O(q0_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_170
       (.I0(q0_reg_i_56_0[4]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [4]),
        .I2(q3_reg_i_34_0[2]),
        .I3(or_ln134_60_fu_12014_p3[2]),
        .I4(or_ln134_61_fu_12020_p3[4]),
        .I5(x_assign_88_reg_28821[4]),
        .O(q0_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_171__0
       (.I0(q0_reg_i_249_n_0),
        .I1(q0_reg_i_250_n_0),
        .I2(xor_ln124_262_fu_21178_p2[4]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_171__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_172__0
       (.I0(q0_reg_i_252__0_n_0),
        .I1(q0_reg_i_253__0_n_0),
        .I2(\reg_2155_reg[6] [2]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_172__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_173__0
       (.I0(or_ln134_45_fu_9756_p3[3]),
        .I1(or_ln134_56_fu_9926_p3[3]),
        .I2(x_assign_85_reg_28515[2]),
        .I3(q0_reg_i_254__0_n_0),
        .I4(or_ln134_46_fu_9762_p3[1]),
        .I5(x_assign_87_reg_28547[3]),
        .O(q0_reg_i_173__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_174__0
       (.I0(or_ln134_38_fu_8630_p3[3]),
        .I1(or_ln134_50_fu_8806_p3[3]),
        .I2(x_assign_75_reg_28359[2]),
        .I3(q0_reg_i_255__0_n_0),
        .I4(\xor_ln124_317_reg_30837_reg[7] [3]),
        .I5(x_assign_73_reg_28327[3]),
        .O(q0_reg_i_174__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_175
       (.I0(\xor_ln124_294_reg_30732_reg[7] [3]),
        .I1(q0_reg_i_55__0_0[3]),
        .I2(\xor_ln124_79_reg_28044_reg[3] [3]),
        .I3(x_assign_33_reg_27927[3]),
        .I4(or_ln134_19_reg_27903[3]),
        .I5(or_ln134_20_reg_27921[1]),
        .O(q0_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_176
       (.I0(q0_reg_i_56_1[3]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I2(x_assign_81_reg_28671[3]),
        .I3(\xor_ln124_143_reg_28796_reg[3]_1 [3]),
        .I4(or_ln134_52_fu_10882_p3[1]),
        .I5(or_ln134_51_fu_10876_p3[3]),
        .O(q0_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_177
       (.I0(q0_reg_i_56_0[3]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [3]),
        .I2(q3_reg_i_34_0[1]),
        .I3(or_ln134_60_fu_12014_p3[1]),
        .I4(x_assign_93_reg_28859[3]),
        .I5(x_assign_88_reg_28821[3]),
        .O(xor_ln124_134_fu_12107_p2[3]));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_178
       (.I0(q0_reg_i_256_n_0),
        .I1(q0_reg_i_257_n_0),
        .I2(q0_reg_i_258_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_179__0
       (.I0(q0_reg_i_259__0_n_0),
        .I1(q0_reg_i_260__0_n_0),
        .I2(\reg_2155_reg[6] [1]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_179__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_17__0
       (.I0(q0_reg_i_83_n_0),
        .I1(q0_reg_i_54__0_n_0),
        .I2(q0_reg_i_84__0_n_0),
        .I3(q0_reg_i_85__0_n_0),
        .I4(q0_reg_i_57_n_0),
        .I5(q0_reg_i_86_n_0),
        .O(q0_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_180__0
       (.I0(or_ln134_29_fu_7492_p3[2]),
        .I1(x_assign_63_reg_28171[2]),
        .I2(or_ln134_39_fu_7656_p3[1]),
        .I3(q0_reg_i_261__0_n_0),
        .I4(or_ln134_30_fu_7498_p3[0]),
        .I5(or_ln134_40_fu_7662_p3[2]),
        .O(q0_reg_i_180__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_181__0
       (.I0(or_ln134_38_fu_8630_p3[2]),
        .I1(or_ln134_50_fu_8806_p3[2]),
        .I2(x_assign_75_reg_28359[1]),
        .I3(q0_reg_i_262__0_n_0),
        .I4(\xor_ln124_317_reg_30837_reg[7] [2]),
        .I5(x_assign_73_reg_28327[2]),
        .O(q0_reg_i_181__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_182
       (.I0(\xor_ln124_294_reg_30732_reg[7] [2]),
        .I1(q0_reg_i_55__0_0[2]),
        .I2(\xor_ln124_79_reg_28044_reg[3] [2]),
        .I3(x_assign_33_reg_27927[2]),
        .I4(or_ln134_19_reg_27903[2]),
        .I5(or_ln134_20_reg_27921[0]),
        .O(q0_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_183__0
       (.I0(q0_reg_i_56_1[2]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I2(x_assign_81_reg_28671[2]),
        .I3(\xor_ln124_143_reg_28796_reg[3]_1 [2]),
        .I4(or_ln134_52_fu_10882_p3[0]),
        .I5(or_ln134_51_fu_10876_p3[2]),
        .O(xor_ln124_118_fu_10975_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_184
       (.I0(q0_reg_i_56_0[2]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [2]),
        .I2(q3_reg_i_34_0[0]),
        .I3(or_ln134_60_fu_12014_p3[0]),
        .I4(x_assign_93_reg_28859[2]),
        .I5(x_assign_88_reg_28821[2]),
        .O(q0_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_185
       (.I0(xor_ln124_276_fu_22256_p2[2]),
        .I1(xor_ln124_246_fu_20046_p2[2]),
        .I2(q0_reg_i_265_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_186
       (.I0(q0_reg_i_266__0_n_0),
        .I1(\reg_2146_reg[7] [2]),
        .I2(\reg_2155_reg[6] [0]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_187__0
       (.I0(or_ln134_45_fu_9756_p3[1]),
        .I1(or_ln134_56_fu_9926_p3[1]),
        .I2(x_assign_85_reg_28515[0]),
        .I3(q0_reg_i_267__0_n_0),
        .I4(x_assign_66_reg_28461[5]),
        .I5(x_assign_87_reg_28547[1]),
        .O(q0_reg_i_187__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_188__0
       (.I0(or_ln134_38_fu_8630_p3[1]),
        .I1(or_ln134_50_fu_8806_p3[1]),
        .I2(x_assign_75_reg_28359[0]),
        .I3(q0_reg_i_268__0_n_0),
        .I4(\xor_ln124_317_reg_30837_reg[7] [1]),
        .I5(x_assign_73_reg_28327[1]),
        .O(q0_reg_i_188__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_189__0
       (.I0(\xor_ln124_294_reg_30732_reg[7] [1]),
        .I1(q0_reg_i_55__0_0[1]),
        .I2(\xor_ln124_79_reg_28044_reg[3] [1]),
        .I3(x_assign_33_reg_27927[1]),
        .I4(or_ln134_19_reg_27903[1]),
        .I5(x_assign_31_reg_27915[5]),
        .O(q0_reg_i_189__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_18__0
       (.I0(clefia_s1_address21),
        .I1(clefia_s1_address213_out),
        .I2(clefia_s1_address118_out),
        .I3(clefia_s1_address0113_out),
        .O(q0_reg_i_18__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_19
       (.I0(q0_reg_15),
        .I1(ct_address01),
        .I2(clefia_s1_address0110_out),
        .I3(ce012),
        .I4(p_52_in),
        .I5(clefia_s1_address01),
        .O(q0_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_190
       (.I0(q0_reg_i_56_1[1]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I2(x_assign_81_reg_28671[1]),
        .I3(\xor_ln124_143_reg_28796_reg[3]_1 [1]),
        .I4(x_assign_79_reg_28655[5]),
        .I5(or_ln134_51_fu_10876_p3[1]),
        .O(xor_ln124_118_fu_10975_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_191
       (.I0(q0_reg_i_56_0[1]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [1]),
        .I2(x_assign_88_reg_28821[7]),
        .I3(x_assign_91_reg_28843[5]),
        .I4(x_assign_93_reg_28859[1]),
        .I5(x_assign_88_reg_28821[1]),
        .O(xor_ln124_134_fu_12107_p2[1]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_192
       (.I0(q0_reg_i_269_n_0),
        .I1(xor_ln124_246_fu_20046_p2[1]),
        .I2(xor_ln124_262_fu_21178_p2[1]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_193
       (.I0(\xor_ln124_189_reg_29276_reg[6] [0]),
        .I1(\reg_2146_reg[7] [1]),
        .I2(q0_reg_i_272__0_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_194__0
       (.I0(or_ln134_45_fu_9756_p3[0]),
        .I1(or_ln134_56_fu_9926_p3[0]),
        .I2(or_ln134_55_fu_9920_p3[0]),
        .I3(q0_reg_i_273__0_n_0),
        .I4(x_assign_66_reg_28461[4]),
        .I5(x_assign_87_reg_28547[0]),
        .O(q0_reg_i_194__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_195__0
       (.I0(or_ln134_29_fu_7492_p3[0]),
        .I1(x_assign_63_reg_28171[0]),
        .I2(x_assign_61_reg_28139[3]),
        .I3(q0_reg_i_274__0_n_0),
        .I4(x_assign_42_reg_28085[4]),
        .I5(or_ln134_40_fu_7662_p3[0]),
        .O(q0_reg_i_195__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_196
       (.I0(\xor_ln124_294_reg_30732_reg[7] [0]),
        .I1(q0_reg_i_55__0_0[0]),
        .I2(\xor_ln124_79_reg_28044_reg[3] [0]),
        .I3(x_assign_33_reg_27927[0]),
        .I4(or_ln134_19_reg_27903[0]),
        .I5(x_assign_31_reg_27915[4]),
        .O(xor_ln124_54_fu_6449_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_197
       (.I0(q0_reg_i_56_1[0]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I2(x_assign_81_reg_28671[0]),
        .I3(\xor_ln124_143_reg_28796_reg[3]_1 [0]),
        .I4(x_assign_79_reg_28655[4]),
        .I5(or_ln134_51_fu_10876_p3[0]),
        .O(q0_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_198__0
       (.I0(q0_reg_i_56_0[0]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [0]),
        .I2(x_assign_88_reg_28821[6]),
        .I3(x_assign_91_reg_28843[4]),
        .I4(x_assign_93_reg_28859[0]),
        .I5(x_assign_88_reg_28821[0]),
        .O(q0_reg_i_198__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_199__0
       (.I0(xor_ln124_276_fu_22256_p2[0]),
        .I1(xor_ln124_246_fu_20046_p2[0]),
        .I2(q0_reg_i_277__0_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q0_reg_i_199__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_19__0
       (.I0(clefia_s1_address214_out),
        .I1(clefia_s1_address117_out),
        .I2(clefia_s1_address11),
        .I3(clefia_s1_address01),
        .I4(ce211),
        .I5(ce012),
        .O(q0_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_1__0
       (.I0(q0_reg_i_18__0_n_0),
        .I1(clefia_s1_address019_out),
        .I2(clefia_s1_address0115_out),
        .I3(q0_reg_i_19__0_n_0),
        .I4(q0_reg_i_20_n_0),
        .I5(clefia_s1_address0114_out),
        .O(clefia_s1_ce2));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_2
       (.I0(q0_reg_i_21_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_22__0_n_0),
        .I3(q0_reg_i_23_n_0),
        .I4(q0_reg_12),
        .I5(q0_reg_i_24_n_0),
        .O(q0_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    q0_reg_i_20
       (.I0(clefia_s1_address116_out),
        .I1(clefia_s1_address0112_out),
        .I2(clefia_s1_address215_out),
        .O(q0_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_200__0
       (.I0(q0_reg_i_278__0_n_0),
        .I1(\reg_2146_reg[7] [0]),
        .I2(q0_reg_i_279__0_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(q0_reg_i_200__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_201__0
       (.I0(x_assign_108_reg_28885[3]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [7]),
        .I2(x_assign_93_reg_28859[5]),
        .I3(q0_reg_i_90__0_0[7]),
        .I4(or_ln134_61_fu_12020_p3[5]),
        .I5(x_assign_88_reg_28821[7]),
        .O(q0_reg_i_201__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_202__0
       (.I0(or_ln134_33_fu_6536_p3[0]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [7]),
        .I2(x_assign_33_reg_27927[5]),
        .I3(q0_reg_i_91_0[7]),
        .I4(or_ln134_19_reg_27903[1]),
        .I5(x_assign_30_reg_27909[5]),
        .O(q0_reg_i_202__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_203__0
       (.I0(or_ln134_137_fu_21267_p3[0]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [7]),
        .I2(x_assign_186_reg_30254[5]),
        .I3(q0_reg_i_92__0_0[7]),
        .I4(x_assign_189_reg_30276[7]),
        .I5(x_assign_189_reg_30276[5]),
        .O(q0_reg_i_203__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_204__0
       (.I0(or_ln134_127_fu_20123_p3[7]),
        .I1(\xor_ln124_271_reg_30213_reg[7] [6]),
        .I2(\xor_ln124_271_reg_30213_reg[7]_0 [6]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [6]),
        .I4(x_assign_177_reg_30088[4]),
        .I5(x_assign_174_reg_30066[4]),
        .O(q0_reg_i_204__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_205__0
       (.I0(or_ln134_33_fu_6536_p3[7]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [6]),
        .I2(x_assign_33_reg_27927[4]),
        .I3(q0_reg_i_91_0[6]),
        .I4(or_ln134_19_reg_27903[0]),
        .I5(x_assign_30_reg_27909[4]),
        .O(q0_reg_i_205__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_206__0
       (.I0(or_ln134_137_fu_21267_p3[7]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [6]),
        .I2(x_assign_186_reg_30254[4]),
        .I3(q0_reg_i_92__0_0[6]),
        .I4(x_assign_189_reg_30276[6]),
        .I5(x_assign_189_reg_30276[4]),
        .O(q0_reg_i_206__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_207__0
       (.I0(or_ln134_156_fu_25038_p3[5]),
        .I1(or_ln134_155_fu_25032_p3[4]),
        .I2(x_assign_232_reg_30901[4]),
        .I3(x_assign_237_reg_30923[5]),
        .I4(\xor_ln124_326_reg_31038_reg[7]_0 [6]),
        .I5(\xor_ln124_326_reg_31038_reg[7] [6]),
        .O(q0_reg_i_207__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_208__0
       (.I0(or_ln134_127_fu_20123_p3[6]),
        .I1(\xor_ln124_271_reg_30213_reg[7] [5]),
        .I2(\xor_ln124_271_reg_30213_reg[7]_0 [5]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [5]),
        .I4(q1_reg_i_124_0[3]),
        .I5(q1_reg_i_262_0[3]),
        .O(q0_reg_i_208__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_209__0
       (.I0(x_assign_108_reg_28885[1]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [5]),
        .I2(or_ln134_61_fu_12020_p3[5]),
        .I3(q0_reg_i_90__0_0[5]),
        .I4(or_ln134_61_fu_12020_p3[3]),
        .I5(x_assign_88_reg_28821[5]),
        .O(q0_reg_i_209__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_20__0
       (.I0(\reg_2116_reg[0] [13]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address0112_out));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_21
       (.I0(\xor_ln124_207_reg_29430_reg[7] [3]),
        .I1(q0_reg_i_88__0_n_0),
        .I2(q0_reg_i_89__0_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_210__0
       (.I0(or_ln134_65_fu_11064_p3[5]),
        .I1(or_ln134_63_fu_11052_p3[6]),
        .I2(\xor_ln124_255_reg_30025_reg[7]_0 [5]),
        .I3(or_ln134_65_fu_11064_p3[6]),
        .I4(\xor_ln124_143_reg_28796_reg[7] [5]),
        .I5(\xor_ln124_255_reg_30025_reg[7]_1 [5]),
        .O(q0_reg_i_210__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_211__0
       (.I0(or_ln134_143_fu_22387_p3[5]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [5]),
        .I2(or_ln134_133_fu_22223_p3[3]),
        .I3(\xor_ln124_301_reg_30579_reg[7]_0 [5]),
        .I4(or_ln134_132_fu_22217_p3[5]),
        .I5(q0_reg_i_107__0_0[3]),
        .O(q0_reg_i_211__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_212__0
       (.I0(or_ln134_156_fu_25038_p3[4]),
        .I1(or_ln134_155_fu_25032_p3[3]),
        .I2(or_ln134_155_fu_25032_p3[5]),
        .I3(or_ln134_157_fu_24793_p3),
        .I4(\xor_ln124_326_reg_31038_reg[7]_0 [5]),
        .I5(\xor_ln124_326_reg_31038_reg[7] [5]),
        .O(q0_reg_i_212__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_213__0
       (.I0(or_ln134_127_fu_20123_p3[5]),
        .I1(\xor_ln124_271_reg_30213_reg[7] [4]),
        .I2(\xor_ln124_271_reg_30213_reg[7]_0 [4]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [4]),
        .I4(q1_reg_i_124_0[2]),
        .I5(q1_reg_i_262_0[2]),
        .O(q0_reg_i_213__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_214__0
       (.I0(q0_reg_i_113__0_0[2]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [4]),
        .I2(or_ln134_61_fu_12020_p3[4]),
        .I3(q0_reg_i_90__0_0[4]),
        .I4(or_ln134_61_fu_12020_p3[2]),
        .I5(x_assign_88_reg_28821[4]),
        .O(q0_reg_i_214__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_215__0
       (.I0(or_ln134_33_fu_6536_p3[5]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [4]),
        .I2(\xor_ln124_79_reg_28044_reg[5] [2]),
        .I3(q0_reg_i_91_0[4]),
        .I4(or_ln134_19_reg_27903[6]),
        .I5(\xor_ln124_79_reg_28044_reg[5]_0 [2]),
        .O(q0_reg_i_215__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_216__0
       (.I0(or_ln134_65_fu_11064_p3[4]),
        .I1(or_ln134_63_fu_11052_p3[5]),
        .I2(\xor_ln124_255_reg_30025_reg[7]_0 [4]),
        .I3(or_ln134_65_fu_11064_p3[5]),
        .I4(\xor_ln124_143_reg_28796_reg[7] [4]),
        .I5(\xor_ln124_255_reg_30025_reg[7]_1 [4]),
        .O(q0_reg_i_216__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_217__0
       (.I0(or_ln134_143_fu_22387_p3[4]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [4]),
        .I2(or_ln134_133_fu_22223_p3[2]),
        .I3(\xor_ln124_301_reg_30579_reg[7]_0 [4]),
        .I4(or_ln134_132_fu_22217_p3[4]),
        .I5(q0_reg_i_107__0_0[2]),
        .O(q0_reg_i_217__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_218__0
       (.I0(q0_reg_i_113__0_0[1]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [3]),
        .I2(x_assign_93_reg_28859[3]),
        .I3(q0_reg_i_90__0_0[3]),
        .I4(or_ln134_61_fu_12020_p3[1]),
        .I5(x_assign_88_reg_28821[3]),
        .O(q0_reg_i_218__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_219__0
       (.I0(\xor_ln124_285_reg_30391_reg[3]_0 [2]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [3]),
        .I2(\xor_ln124_285_reg_30391_reg[5] [1]),
        .I3(q0_reg_i_92__0_0[3]),
        .I4(x_assign_189_reg_30276[3]),
        .I5(\xor_ln124_285_reg_30391_reg[5]_0 [1]),
        .O(q0_reg_i_219__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_21__0
       (.I0(\reg_2116_reg[0] [4]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(clefia_s1_address0115_out));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_22
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\reg_2116_reg[0] [0]),
        .O(clefia_s1_address0113_out));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_220
       (.I0(\reg_2116_reg[0] [5]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(clefia_s1_address0116_out));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_220__0
       (.I0(\xor_ln124_271_reg_30213_reg[3]_1 [1]),
        .I1(\xor_ln124_271_reg_30213_reg[7] [2]),
        .I2(\xor_ln124_271_reg_30213_reg[7]_0 [2]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [2]),
        .I4(q1_reg_i_124_0[0]),
        .I5(q1_reg_i_262_0[0]),
        .O(q0_reg_i_220__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_221__0
       (.I0(\xor_ln124_285_reg_30391_reg[3]_0 [1]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [2]),
        .I2(\xor_ln124_285_reg_30391_reg[5] [0]),
        .I3(q0_reg_i_92__0_0[2]),
        .I4(x_assign_189_reg_30276[2]),
        .I5(\xor_ln124_285_reg_30391_reg[5]_0 [0]),
        .O(q0_reg_i_221__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_222__0
       (.I0(or_ln134_143_fu_22387_p3[2]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [2]),
        .I2(or_ln134_133_fu_22223_p3[0]),
        .I3(\xor_ln124_301_reg_30579_reg[7]_0 [2]),
        .I4(x_assign_199_reg_30448[2]),
        .I5(q0_reg_i_107__0_0[0]),
        .O(q0_reg_i_222__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_223__0
       (.I0(\xor_ln124_77_reg_28034_reg[3]_0 [0]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [1]),
        .I2(x_assign_33_reg_27927[7]),
        .I3(q0_reg_i_91_0[1]),
        .I4(\xor_ln124_79_reg_28044_reg[3] [1]),
        .I5(x_assign_30_reg_27909[7]),
        .O(q0_reg_i_223__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_224__0
       (.I0(or_ln134_65_fu_11064_p3[1]),
        .I1(\xor_ln124_143_reg_28796_reg[3] [0]),
        .I2(\xor_ln124_255_reg_30025_reg[7]_0 [1]),
        .I3(\xor_ln124_143_reg_28796_reg[3]_0 [0]),
        .I4(\xor_ln124_143_reg_28796_reg[7] [1]),
        .I5(\xor_ln124_255_reg_30025_reg[7]_1 [1]),
        .O(q0_reg_i_224__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_225__0
       (.I0(\xor_ln124_285_reg_30391_reg[3]_0 [0]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [1]),
        .I2(x_assign_186_reg_30254[7]),
        .I3(q0_reg_i_92__0_0[1]),
        .I4(x_assign_189_reg_30276[1]),
        .I5(x_assign_189_reg_30276[7]),
        .O(q0_reg_i_225__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_226__0
       (.I0(or_ln134_143_fu_22387_p3[1]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [1]),
        .I2(x_assign_201_reg_30464[6]),
        .I3(\xor_ln124_301_reg_30579_reg[7]_0 [1]),
        .I4(x_assign_199_reg_30448[1]),
        .I5(x_assign_198_reg_30442[7]),
        .O(q0_reg_i_226__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_227__0
       (.I0(x_assign_108_reg_28885[4]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [0]),
        .I2(x_assign_93_reg_28859[0]),
        .I3(q0_reg_i_90__0_0[0]),
        .I4(x_assign_93_reg_28859[4]),
        .I5(x_assign_88_reg_28821[0]),
        .O(q0_reg_i_227__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_228__0
       (.I0(or_ln134_65_fu_11064_p3[0]),
        .I1(or_ln134_63_fu_11052_p3[1]),
        .I2(\xor_ln124_255_reg_30025_reg[7]_0 [0]),
        .I3(or_ln134_65_fu_11064_p3[1]),
        .I4(\xor_ln124_143_reg_28796_reg[7] [0]),
        .I5(\xor_ln124_255_reg_30025_reg[7]_1 [0]),
        .O(q0_reg_i_228__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_229__0
       (.I0(or_ln134_55_fu_9920_p3[6]),
        .I1(q3_reg_28[7]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [7]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [7]),
        .I4(x_assign_66_reg_28461[5]),
        .I5(x_assign_67_reg_28467[7]),
        .O(q0_reg_i_229__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_22__0
       (.I0(q0_reg_i_90__0_n_0),
        .I1(clefia_s1_address019_out),
        .I2(q0_reg_i_91_n_0),
        .I3(\tmp_325_reg_28714_reg[0] [3]),
        .I4(clefia_s1_address01),
        .I5(q0_reg_19),
        .O(q0_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_23
       (.I0(q0_reg_16[7]),
        .I1(q0_reg_i_92__0_n_0),
        .I2(\reg_2110_reg[7]_0 [3]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_230__0
       (.I0(or_ln134_49_fu_8800_p3[6]),
        .I1(q0_reg_18[7]),
        .I2(x_assign_52_reg_28257[7]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [7]),
        .I4(or_ln134_37_fu_8624_p3[5]),
        .I5(x_assign_57_reg_28295[5]),
        .O(q0_reg_i_230__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_231
       (.I0(q0_reg_i_152_1[7]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [7]),
        .I2(x_assign_199_reg_30448[5]),
        .I3(x_assign_198_reg_30442[7]),
        .I4(or_ln134_131_fu_22211_p3[7]),
        .I5(or_ln134_132_fu_22217_p3[5]),
        .O(xor_ln124_276_fu_22256_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_232
       (.I0(q0_reg_i_152_2[7]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [7]),
        .I2(or_ln134_115_fu_19947_p3[1]),
        .I3(x_assign_177_reg_30088[7]),
        .I4(or_ln134_115_fu_19947_p3[7]),
        .I5(or_ln134_116_fu_19953_p3[5]),
        .O(xor_ln124_246_fu_20046_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_233
       (.I0(q0_reg_i_152_0[7]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [7]),
        .I2(x_assign_189_reg_30276[7]),
        .I3(or_ln134_123_fu_21079_p3[1]),
        .I4(or_ln134_123_fu_21079_p3[7]),
        .I5(or_ln134_124_fu_21085_p3[5]),
        .O(q0_reg_i_233_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_234__0
       (.I0(or_ln134_110_fu_18833_p3[5]),
        .I1(or_ln134_121_fu_19003_p3[0]),
        .I2(or_ln134_119_fu_18991_p3[6]),
        .I3(q0_reg_i_280__0_n_0),
        .I4(\xor_ln124_93_reg_28222_reg[7] [7]),
        .I5(x_assign_182_reg_29948[3]),
        .O(q0_reg_i_234__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_235__0
       (.I0(x_assign_153_reg_29712[5]),
        .I1(or_ln134_114_fu_17877_p3[6]),
        .I2(or_ln134_113_fu_17871_p3[0]),
        .I3(q0_reg_i_281__0_n_0),
        .I4(\xor_ln124_317_reg_30837_reg[7] [7]),
        .I5(x_assign_169_reg_29744[7]),
        .O(q0_reg_i_235__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_236__0
       (.I0(or_ln134_49_fu_8800_p3[5]),
        .I1(q0_reg_18[6]),
        .I2(x_assign_52_reg_28257[6]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [6]),
        .I4(or_ln134_37_fu_8624_p3[4]),
        .I5(x_assign_57_reg_28295[4]),
        .O(q0_reg_i_236__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_237
       (.I0(q0_reg_i_152_1[6]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [6]),
        .I2(x_assign_199_reg_30448[4]),
        .I3(x_assign_198_reg_30442[6]),
        .I4(or_ln134_131_fu_22211_p3[6]),
        .I5(or_ln134_132_fu_22217_p3[4]),
        .O(xor_ln124_276_fu_22256_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_238
       (.I0(q0_reg_i_152_2[6]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [6]),
        .I2(or_ln134_115_fu_19947_p3[0]),
        .I3(x_assign_177_reg_30088[6]),
        .I4(or_ln134_115_fu_19947_p3[6]),
        .I5(or_ln134_116_fu_19953_p3[4]),
        .O(q0_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_239
       (.I0(q0_reg_i_152_0[6]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [6]),
        .I2(x_assign_189_reg_30276[6]),
        .I3(or_ln134_123_fu_21079_p3[0]),
        .I4(or_ln134_123_fu_21079_p3[6]),
        .I5(or_ln134_124_fu_21085_p3[4]),
        .O(xor_ln124_262_fu_21178_p2[6]));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_23__0
       (.I0(\reg_2116_reg[0] [14]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_address019_out));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_24
       (.I0(q0_reg_i_93_n_0),
        .I1(q0_reg_13),
        .I2(q0_reg_i_94_n_0),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_14[7]),
        .O(q0_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_240__0
       (.I0(x_assign_138_reg_29502[4]),
        .I1(or_ln134_103_fu_16727_p3[5]),
        .I2(or_ln134_105_fu_16739_p3[7]),
        .I3(q0_reg_i_282__0_n_0),
        .I4(\xor_ln124_93_reg_28222_reg[7] [6]),
        .I5(or_ln134_103_fu_16727_p3[6]),
        .O(q0_reg_i_240__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_241__0
       (.I0(or_ln134_39_fu_7656_p3[5]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [5]),
        .I2(\xor_ln124_93_reg_28222_reg[7]_1 [5]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [5]),
        .I4(x_assign_43_reg_28091[5]),
        .I5(or_ln134_30_fu_7498_p3[5]),
        .O(q0_reg_i_241__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_242
       (.I0(q0_reg_i_152_1[5]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [5]),
        .I2(or_ln134_132_fu_22217_p3[5]),
        .I3(x_assign_198_reg_30442[5]),
        .I4(or_ln134_131_fu_22211_p3[5]),
        .I5(or_ln134_132_fu_22217_p3[3]),
        .O(q0_reg_i_242_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_243
       (.I0(q0_reg_i_152_2[5]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [5]),
        .I2(or_ln134_115_fu_19947_p3[7]),
        .I3(x_assign_177_reg_30088[5]),
        .I4(or_ln134_115_fu_19947_p3[5]),
        .I5(or_ln134_116_fu_19953_p3[3]),
        .O(xor_ln124_246_fu_20046_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_244
       (.I0(q0_reg_i_152_0[5]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [5]),
        .I2(x_assign_189_reg_30276[5]),
        .I3(or_ln134_123_fu_21079_p3[7]),
        .I4(or_ln134_123_fu_21079_p3[5]),
        .I5(or_ln134_124_fu_21085_p3[3]),
        .O(xor_ln124_262_fu_21178_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_245__0
       (.I0(or_ln134_110_fu_18833_p3[3]),
        .I1(or_ln134_121_fu_19003_p3[6]),
        .I2(or_ln134_119_fu_18991_p3[4]),
        .I3(q0_reg_i_283__0_n_0),
        .I4(\xor_ln124_93_reg_28222_reg[7] [5]),
        .I5(x_assign_182_reg_29948[1]),
        .O(q0_reg_i_245__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_246__0
       (.I0(or_ln134_94_fu_16569_p3[5]),
        .I1(or_ln134_103_fu_16727_p3[4]),
        .I2(or_ln134_105_fu_16739_p3[6]),
        .I3(q0_reg_i_284__0_n_0),
        .I4(\xor_ln124_93_reg_28222_reg[7] [5]),
        .I5(or_ln134_103_fu_16727_p3[5]),
        .O(q0_reg_i_246__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_247__0
       (.I0(or_ln134_55_fu_9920_p3[3]),
        .I1(q3_reg_28[4]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [4]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [4]),
        .I4(or_ln134_46_fu_9762_p3[4]),
        .I5(x_assign_67_reg_28467[4]),
        .O(q0_reg_i_247__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_248__0
       (.I0(or_ln134_39_fu_7656_p3[4]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [4]),
        .I2(\xor_ln124_93_reg_28222_reg[7]_1 [4]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [4]),
        .I4(x_assign_43_reg_28091[4]),
        .I5(or_ln134_30_fu_7498_p3[4]),
        .O(q0_reg_i_248__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_249
       (.I0(q0_reg_i_152_1[4]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [4]),
        .I2(or_ln134_132_fu_22217_p3[4]),
        .I3(x_assign_198_reg_30442[4]),
        .I4(or_ln134_131_fu_22211_p3[4]),
        .I5(or_ln134_132_fu_22217_p3[2]),
        .O(q0_reg_i_249_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEEEFAAAFAAA)) 
    q0_reg_i_24__0
       (.I0(clefia_s1_address0114_out),
        .I1(\reg_2116_reg[0] [8]),
        .I2(\reg_2116_reg[0] [3]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2116_reg[0] [5]),
        .I5(ap_enable_reg_pp0_iter3),
        .O(q0_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_250
       (.I0(q0_reg_i_152_2[4]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [4]),
        .I2(or_ln134_115_fu_19947_p3[6]),
        .I3(x_assign_177_reg_30088[4]),
        .I4(or_ln134_115_fu_19947_p3[4]),
        .I5(or_ln134_116_fu_19953_p3[2]),
        .O(q0_reg_i_250_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_251
       (.I0(q0_reg_i_152_0[4]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [4]),
        .I2(x_assign_189_reg_30276[4]),
        .I3(or_ln134_123_fu_21079_p3[6]),
        .I4(or_ln134_123_fu_21079_p3[4]),
        .I5(or_ln134_124_fu_21085_p3[2]),
        .O(xor_ln124_262_fu_21178_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_252__0
       (.I0(or_ln134_110_fu_18833_p3[2]),
        .I1(or_ln134_121_fu_19003_p3[5]),
        .I2(or_ln134_119_fu_18991_p3[3]),
        .I3(q0_reg_i_285__0_n_0),
        .I4(\xor_ln124_93_reg_28222_reg[7] [4]),
        .I5(q0_reg_i_172__0_0[2]),
        .O(q0_reg_i_252__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_253__0
       (.I0(or_ln134_94_fu_16569_p3[4]),
        .I1(or_ln134_103_fu_16727_p3[3]),
        .I2(or_ln134_105_fu_16739_p3[5]),
        .I3(q0_reg_i_286__0_n_0),
        .I4(\xor_ln124_93_reg_28222_reg[7] [4]),
        .I5(or_ln134_103_fu_16727_p3[4]),
        .O(q0_reg_i_253__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_254__0
       (.I0(or_ln134_55_fu_9920_p3[2]),
        .I1(q3_reg_28[3]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [3]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [3]),
        .I4(x_assign_66_reg_28461[3]),
        .I5(x_assign_67_reg_28467[3]),
        .O(q0_reg_i_254__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_255__0
       (.I0(or_ln134_49_fu_8800_p3[2]),
        .I1(q0_reg_18[3]),
        .I2(x_assign_52_reg_28257[3]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [3]),
        .I4(or_ln134_37_fu_8624_p3[1]),
        .I5(x_assign_57_reg_28295[3]),
        .O(q0_reg_i_255__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_256
       (.I0(q0_reg_i_152_1[3]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [3]),
        .I2(x_assign_199_reg_30448[3]),
        .I3(x_assign_198_reg_30442[3]),
        .I4(or_ln134_131_fu_22211_p3[3]),
        .I5(or_ln134_132_fu_22217_p3[1]),
        .O(q0_reg_i_256_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_257
       (.I0(q0_reg_i_152_2[3]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [3]),
        .I2(\xor_ln124_271_reg_30213_reg[3] [3]),
        .I3(x_assign_177_reg_30088[3]),
        .I4(or_ln134_115_fu_19947_p3[3]),
        .I5(or_ln134_116_fu_19953_p3[1]),
        .O(q0_reg_i_257_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_258
       (.I0(q0_reg_i_152_0[3]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [3]),
        .I2(x_assign_189_reg_30276[3]),
        .I3(q0_reg_i_39__0_0[3]),
        .I4(or_ln134_123_fu_21079_p3[3]),
        .I5(or_ln134_124_fu_21085_p3[1]),
        .O(q0_reg_i_258_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_259__0
       (.I0(or_ln134_110_fu_18833_p3[1]),
        .I1(q1_reg_i_48_0[2]),
        .I2(or_ln134_119_fu_18991_p3[2]),
        .I3(q0_reg_i_287__0_n_0),
        .I4(\xor_ln124_93_reg_28222_reg[7] [3]),
        .I5(q0_reg_i_172__0_0[1]),
        .O(q0_reg_i_259__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q0_reg_i_25__0
       (.I0(q0_reg_i_95_n_0),
        .I1(q0_reg_i_96__0_n_0),
        .I2(xor_ln124_166_fu_14066_p2[6]),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_260__0
       (.I0(x_assign_138_reg_29502[3]),
        .I1(or_ln134_103_fu_16727_p3[2]),
        .I2(q1_reg_i_48_1[2]),
        .I3(q0_reg_i_288__0_n_0),
        .I4(\xor_ln124_93_reg_28222_reg[7] [3]),
        .I5(x_assign_157_reg_29556[2]),
        .O(q0_reg_i_260__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_261__0
       (.I0(x_assign_61_reg_28139[1]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [2]),
        .I2(\xor_ln124_93_reg_28222_reg[7]_1 [2]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [2]),
        .I4(x_assign_43_reg_28091[2]),
        .I5(x_assign_42_reg_28085[2]),
        .O(q0_reg_i_261__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_262__0
       (.I0(or_ln134_49_fu_8800_p3[1]),
        .I1(q0_reg_18[2]),
        .I2(x_assign_52_reg_28257[2]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [2]),
        .I4(or_ln134_37_fu_8624_p3[0]),
        .I5(x_assign_57_reg_28295[2]),
        .O(q0_reg_i_262__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_263
       (.I0(q0_reg_i_152_1[2]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [2]),
        .I2(x_assign_199_reg_30448[2]),
        .I3(x_assign_198_reg_30442[2]),
        .I4(or_ln134_131_fu_22211_p3[2]),
        .I5(or_ln134_132_fu_22217_p3[0]),
        .O(xor_ln124_276_fu_22256_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_264
       (.I0(q0_reg_i_152_2[2]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [2]),
        .I2(\xor_ln124_271_reg_30213_reg[3] [2]),
        .I3(x_assign_177_reg_30088[2]),
        .I4(or_ln134_115_fu_19947_p3[2]),
        .I5(or_ln134_116_fu_19953_p3[0]),
        .O(xor_ln124_246_fu_20046_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_265
       (.I0(q0_reg_i_152_0[2]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [2]),
        .I2(x_assign_189_reg_30276[2]),
        .I3(q0_reg_i_39__0_0[2]),
        .I4(or_ln134_123_fu_21079_p3[2]),
        .I5(or_ln134_124_fu_21085_p3[0]),
        .O(q0_reg_i_265_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_266__0
       (.I0(or_ln134_110_fu_18833_p3[0]),
        .I1(q1_reg_i_48_0[1]),
        .I2(or_ln134_119_fu_18991_p3[1]),
        .I3(q0_reg_i_289__0_n_0),
        .I4(\xor_ln124_93_reg_28222_reg[7] [2]),
        .I5(q0_reg_i_172__0_0[0]),
        .O(q0_reg_i_266__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_267__0
       (.I0(or_ln134_55_fu_9920_p3[0]),
        .I1(q3_reg_28[1]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [1]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [1]),
        .I4(x_assign_66_reg_28461[1]),
        .I5(x_assign_67_reg_28467[1]),
        .O(q0_reg_i_267__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_268__0
       (.I0(or_ln134_49_fu_8800_p3[0]),
        .I1(q0_reg_18[1]),
        .I2(x_assign_52_reg_28257[1]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [1]),
        .I4(x_assign_57_reg_28295[5]),
        .I5(x_assign_57_reg_28295[1]),
        .O(q0_reg_i_268__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_269
       (.I0(q0_reg_i_152_1[1]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [1]),
        .I2(x_assign_199_reg_30448[1]),
        .I3(x_assign_198_reg_30442[1]),
        .I4(or_ln134_131_fu_22211_p3[1]),
        .I5(x_assign_199_reg_30448[5]),
        .O(q0_reg_i_269_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_26__0
       (.I0(\reg_2130_reg[6] [2]),
        .I1(clefia_s1_address019_out),
        .I2(q0_reg_i_98__0_n_0),
        .I3(\tmp_325_reg_28714_reg[0] [2]),
        .I4(clefia_s1_address01),
        .I5(q0_reg_19),
        .O(q0_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_27
       (.I0(q0_reg_16[6]),
        .I1(q0_reg_i_99__0_n_0),
        .I2(\reg_2110_reg[7]_0 [2]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_270
       (.I0(q0_reg_i_152_2[1]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [1]),
        .I2(\xor_ln124_271_reg_30213_reg[3] [1]),
        .I3(x_assign_177_reg_30088[1]),
        .I4(or_ln134_115_fu_19947_p3[1]),
        .I5(x_assign_175_reg_30072[5]),
        .O(xor_ln124_246_fu_20046_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_271
       (.I0(q0_reg_i_152_0[1]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [1]),
        .I2(x_assign_189_reg_30276[1]),
        .I3(q0_reg_i_39__0_0[1]),
        .I4(or_ln134_123_fu_21079_p3[1]),
        .I5(x_assign_187_reg_30260[5]),
        .O(xor_ln124_262_fu_21178_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_272__0
       (.I0(x_assign_153_reg_29712[7]),
        .I1(or_ln134_114_fu_17877_p3[0]),
        .I2(\xor_ln124_237_reg_29827_reg[3]_1 [0]),
        .I3(q0_reg_i_290__0_n_0),
        .I4(\xor_ln124_317_reg_30837_reg[7] [1]),
        .I5(x_assign_169_reg_29744[1]),
        .O(q0_reg_i_272__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_273__0
       (.I0(x_assign_85_reg_28515[3]),
        .I1(q3_reg_28[0]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [0]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [0]),
        .I4(x_assign_66_reg_28461[0]),
        .I5(x_assign_67_reg_28467[0]),
        .O(q0_reg_i_273__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_274__0
       (.I0(or_ln134_39_fu_7656_p3[0]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [0]),
        .I2(\xor_ln124_93_reg_28222_reg[7]_1 [0]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [0]),
        .I4(x_assign_43_reg_28091[0]),
        .I5(x_assign_42_reg_28085[0]),
        .O(q0_reg_i_274__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_275
       (.I0(q0_reg_i_152_1[0]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [0]),
        .I2(x_assign_199_reg_30448[0]),
        .I3(x_assign_198_reg_30442[0]),
        .I4(or_ln134_131_fu_22211_p3[0]),
        .I5(x_assign_199_reg_30448[4]),
        .O(xor_ln124_276_fu_22256_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_276
       (.I0(q0_reg_i_152_2[0]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [0]),
        .I2(\xor_ln124_271_reg_30213_reg[3] [0]),
        .I3(x_assign_177_reg_30088[0]),
        .I4(or_ln134_115_fu_19947_p3[0]),
        .I5(x_assign_175_reg_30072[4]),
        .O(xor_ln124_246_fu_20046_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_277__0
       (.I0(q0_reg_i_152_0[0]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [0]),
        .I2(x_assign_189_reg_30276[0]),
        .I3(q0_reg_i_39__0_0[0]),
        .I4(or_ln134_123_fu_21079_p3[0]),
        .I5(x_assign_187_reg_30260[4]),
        .O(q0_reg_i_277__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_278__0
       (.I0(x_assign_162_reg_29878[4]),
        .I1(or_ln134_121_fu_19003_p3[1]),
        .I2(x_assign_181_reg_29932[3]),
        .I3(q0_reg_i_291__0_n_0),
        .I4(\xor_ln124_93_reg_28222_reg[7] [0]),
        .I5(x_assign_182_reg_29948[4]),
        .O(q0_reg_i_278__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_279__0
       (.I0(x_assign_153_reg_29712[6]),
        .I1(x_assign_168_reg_29738),
        .I2(or_ln134_113_fu_17871_p3[1]),
        .I3(q0_reg_i_292__0_n_0),
        .I4(\xor_ln124_317_reg_30837_reg[7] [0]),
        .I5(x_assign_169_reg_29744[0]),
        .O(q0_reg_i_279__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_27__0
       (.I0(\reg_2116_reg[0] [5]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address214_out));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_28
       (.I0(q0_reg_i_100_n_0),
        .I1(q0_reg_13),
        .I2(q0_reg_i_101_n_0),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_14[6]),
        .O(q0_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_280__0
       (.I0(x_assign_181_reg_29932[3]),
        .I1(q1_reg_15[7]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [7]),
        .I3(or_ln134_108_fu_18821_p3[1]),
        .I4(x_assign_165_reg_29900[5]),
        .I5(x_assign_162_reg_29878[5]),
        .O(q0_reg_i_280__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_281__0
       (.I0(or_ln134_113_fu_17871_p3[7]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [7]),
        .I2(x_assign_153_reg_29712[7]),
        .I3(q3_reg_26[7]),
        .I4(or_ln134_102_fu_17701_p3[7]),
        .I5(x_assign_148_reg_29674[5]),
        .O(q0_reg_i_281__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_282__0
       (.I0(x_assign_158_reg_29572[2]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [6]),
        .I2(x_assign_141_reg_29524[4]),
        .I3(\xor_ln124_221_reg_29639_reg[7] [6]),
        .I4(or_ln134_92_fu_16557_p3[0]),
        .I5(or_ln134_94_fu_16569_p3[4]),
        .O(q0_reg_i_282__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_283__0
       (.I0(or_ln134_119_fu_18991_p3[5]),
        .I1(q1_reg_15[5]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [5]),
        .I3(or_ln134_108_fu_18821_p3[7]),
        .I4(q0_reg_i_245__0_0[3]),
        .I5(or_ln134_110_fu_18833_p3[5]),
        .O(q0_reg_i_283__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_284__0
       (.I0(x_assign_158_reg_29572[1]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [5]),
        .I2(q1_reg_i_122_0[3]),
        .I3(\xor_ln124_221_reg_29639_reg[7] [5]),
        .I4(or_ln134_92_fu_16557_p3[7]),
        .I5(or_ln134_94_fu_16569_p3[3]),
        .O(q0_reg_i_284__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_285__0
       (.I0(or_ln134_119_fu_18991_p3[4]),
        .I1(q1_reg_15[4]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [4]),
        .I3(or_ln134_108_fu_18821_p3[6]),
        .I4(q0_reg_i_245__0_0[2]),
        .I5(or_ln134_110_fu_18833_p3[4]),
        .O(q0_reg_i_285__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_286__0
       (.I0(q0_reg_i_253__0_0[2]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [4]),
        .I2(q1_reg_i_122_0[2]),
        .I3(\xor_ln124_221_reg_29639_reg[7] [4]),
        .I4(or_ln134_92_fu_16557_p3[6]),
        .I5(or_ln134_94_fu_16569_p3[2]),
        .O(q0_reg_i_286__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_287__0
       (.I0(x_assign_181_reg_29932[2]),
        .I1(q1_reg_15[3]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [3]),
        .I3(q0_reg_i_259__0_0[3]),
        .I4(q0_reg_i_245__0_0[1]),
        .I5(x_assign_162_reg_29878[3]),
        .O(q0_reg_i_287__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_288__0
       (.I0(q0_reg_i_253__0_0[1]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [3]),
        .I2(q1_reg_i_122_0[1]),
        .I3(\xor_ln124_221_reg_29639_reg[7] [3]),
        .I4(q0_reg_i_260__0_0[3]),
        .I5(or_ln134_94_fu_16569_p3[1]),
        .O(q0_reg_i_288__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_289__0
       (.I0(x_assign_181_reg_29932[1]),
        .I1(q1_reg_15[2]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [2]),
        .I3(q0_reg_i_259__0_0[2]),
        .I4(q0_reg_i_245__0_0[0]),
        .I5(x_assign_162_reg_29878[2]),
        .O(q0_reg_i_289__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_28__0
       (.I0(\reg_2116_reg[0] [9]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address215_out));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_290__0
       (.I0(or_ln134_113_fu_17871_p3[1]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [1]),
        .I2(x_assign_153_reg_29712[1]),
        .I3(q3_reg_26[1]),
        .I4(or_ln134_102_fu_17701_p3[1]),
        .I5(x_assign_148_reg_29674[1]),
        .O(q0_reg_i_290__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_291__0
       (.I0(or_ln134_119_fu_18991_p3[0]),
        .I1(q1_reg_15[0]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [0]),
        .I3(q0_reg_i_259__0_0[0]),
        .I4(x_assign_165_reg_29900[6]),
        .I5(x_assign_162_reg_29878[0]),
        .O(q0_reg_i_291__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q0_reg_i_292__0
       (.I0(or_ln134_113_fu_17871_p3[0]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [0]),
        .I2(x_assign_153_reg_29712[0]),
        .I3(q3_reg_26[0]),
        .I4(or_ln134_102_fu_17701_p3[0]),
        .I5(x_assign_148_reg_29674[0]),
        .O(q0_reg_i_292__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_29__0
       (.I0(q0_reg_i_102__0_n_0),
        .I1(xor_ln124_150_fu_13162_p2[5]),
        .I2(xor_ln124_166_fu_14066_p2[5]),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_3
       (.I0(q0_reg_i_25__0_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_26__0_n_0),
        .I3(q0_reg_i_27_n_0),
        .I4(q0_reg_12),
        .I5(q0_reg_i_28_n_0),
        .O(q0_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_30__0
       (.I0(q0_reg_i_105__0_n_0),
        .I1(clefia_s1_address019_out),
        .I2(\reg_2146_reg[5] [3]),
        .I3(q0_reg_i_106__0_n_0),
        .I4(clefia_s1_address01),
        .I5(q0_reg_19),
        .O(q0_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_31
       (.I0(q0_reg_16[5]),
        .I1(\reg_2130_reg[5] [2]),
        .I2(q0_reg_i_107__0_n_0),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_32
       (.I0(q0_reg_i_108_n_0),
        .I1(q0_reg_13),
        .I2(q0_reg_i_109_n_0),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_14[5]),
        .O(q0_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_33__0
       (.I0(q0_reg_i_110__0_n_0),
        .I1(xor_ln124_150_fu_13162_p2[4]),
        .I2(q0_reg_i_112__0_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_34__0
       (.I0(q0_reg_i_113__0_n_0),
        .I1(clefia_s1_address019_out),
        .I2(q0_reg_i_114__0_n_0),
        .I3(q0_reg_i_115__0_n_0),
        .I4(clefia_s1_address01),
        .I5(q0_reg_19),
        .O(q0_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_35__0
       (.I0(q0_reg_16[4]),
        .I1(\reg_2130_reg[5] [1]),
        .I2(q0_reg_i_116__0_n_0),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_35__0_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_36
       (.I0(q0_reg_i_117_n_0),
        .I1(q0_reg_13),
        .I2(q0_reg_i_118_n_0),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_14[4]),
        .O(q0_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_37
       (.I0(\xor_ln124_207_reg_29430_reg[7] [2]),
        .I1(q0_reg_i_119__0_n_0),
        .I2(q0_reg_i_120__0_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_38__0
       (.I0(q0_reg_i_121__0_n_0),
        .I1(clefia_s1_address019_out),
        .I2(\reg_2146_reg[5] [2]),
        .I3(\tmp_325_reg_28714_reg[0] [1]),
        .I4(clefia_s1_address01),
        .I5(q0_reg_19),
        .O(q0_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_39__0
       (.I0(q0_reg_16[3]),
        .I1(q0_reg_i_122__0_n_0),
        .I2(\reg_2110_reg[7]_0 [1]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_4
       (.I0(q0_reg_i_29__0_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_30__0_n_0),
        .I3(q0_reg_i_31_n_0),
        .I4(q0_reg_12),
        .I5(q0_reg_i_32_n_0),
        .O(q0_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_40
       (.I0(q0_reg_i_123_n_0),
        .I1(q0_reg_13),
        .I2(q0_reg_i_124_n_0),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_14[3]),
        .O(q0_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_41
       (.I0(q0_reg_i_125__0_n_0),
        .I1(xor_ln124_150_fu_13162_p2[2]),
        .I2(q0_reg_i_127__0_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_42__0
       (.I0(\reg_2130_reg[6] [1]),
        .I1(clefia_s1_address019_out),
        .I2(\reg_2146_reg[5] [1]),
        .I3(\tmp_325_reg_28714_reg[0] [0]),
        .I4(clefia_s1_address01),
        .I5(q0_reg_19),
        .O(q0_reg_i_42__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_43__0
       (.I0(q0_reg_16[2]),
        .I1(q0_reg_i_128__0_n_0),
        .I2(q0_reg_i_129__0_n_0),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_43__0_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_44
       (.I0(q0_reg_i_130_n_0),
        .I1(q0_reg_13),
        .I2(q0_reg_i_131_n_0),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_14[2]),
        .O(q0_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_45
       (.I0(\xor_ln124_207_reg_29430_reg[7] [1]),
        .I1(xor_ln124_150_fu_13162_p2[1]),
        .I2(q0_reg_i_133__0_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_46__0
       (.I0(\reg_2130_reg[6] [0]),
        .I1(clefia_s1_address019_out),
        .I2(q0_reg_i_134__0_n_0),
        .I3(q0_reg_i_135__0_n_0),
        .I4(clefia_s1_address01),
        .I5(q0_reg_19),
        .O(q0_reg_i_46__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_47__0
       (.I0(q0_reg_16[1]),
        .I1(q0_reg_i_136__0_n_0),
        .I2(q0_reg_i_137__0_n_0),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_47__0_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_48
       (.I0(q0_reg_i_138_n_0),
        .I1(q0_reg_13),
        .I2(q0_reg_i_139_n_0),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_14[1]),
        .O(q0_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_49
       (.I0(\xor_ln124_207_reg_29430_reg[7] [0]),
        .I1(xor_ln124_150_fu_13162_p2[0]),
        .I2(xor_ln124_166_fu_14066_p2[0]),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address0110_out),
        .I5(clefia_s1_address0111_out),
        .O(q0_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_5
       (.I0(q0_reg_i_33__0_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_34__0_n_0),
        .I3(q0_reg_i_35__0_n_0),
        .I4(q0_reg_12),
        .I5(q0_reg_i_36_n_0),
        .O(q0_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_50__0
       (.I0(q0_reg_i_142__0_n_0),
        .I1(clefia_s1_address019_out),
        .I2(\reg_2146_reg[5] [0]),
        .I3(q0_reg_i_143__0_n_0),
        .I4(clefia_s1_address01),
        .I5(q0_reg_19),
        .O(q0_reg_i_50__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_51__0
       (.I0(q0_reg_16[0]),
        .I1(\reg_2130_reg[5] [0]),
        .I2(\reg_2110_reg[7]_0 [0]),
        .I3(clefia_s1_address0115_out),
        .I4(clefia_s1_address0113_out),
        .I5(clefia_s1_address0114_out),
        .O(q0_reg_i_51__0_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_52
       (.I0(q0_reg_i_144_n_0),
        .I1(q0_reg_13),
        .I2(q0_reg_i_145_n_0),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q0_reg_14[0]),
        .O(q0_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_53
       (.I0(q0_reg_i_146__0_n_0),
        .I1(\reg_2130_reg[7] [3]),
        .I2(q0_reg_i_147__0_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q0_reg_i_53_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    q0_reg_i_54__0
       (.I0(\reg_2116_reg[0] [14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\reg_2116_reg[0] [12]),
        .I3(clefia_s1_address214_out),
        .O(q0_reg_i_54__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_55__0
       (.I0(xor_ln124_54_fu_6449_p2[7]),
        .I1(ce012),
        .I2(q0_reg_18[7]),
        .I3(q0_reg_17[7]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_55__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_56
       (.I0(\xor_ln124_271_reg_30213_reg[7] [7]),
        .I1(q0_reg_i_150_n_0),
        .I2(q0_reg_i_151_n_0),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q0_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    q0_reg_i_57
       (.I0(clefia_s1_address0113_out),
        .I1(clefia_s1_address0112_out),
        .I2(clefia_s1_address0114_out),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\reg_2116_reg[0] [4]),
        .O(q0_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_58
       (.I0(q0_reg_i_152_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_153_n_0),
        .I3(\reg_2116_reg[0] [4]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\reg_2116_reg[7] [7]),
        .O(q0_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_59__0
       (.I0(\xor_ln124_61_reg_27835_reg[6] [2]),
        .I1(\reg_2130_reg[7] [2]),
        .I2(q0_reg_i_154__0_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q0_reg_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_6
       (.I0(q0_reg_i_37_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_38__0_n_0),
        .I3(q0_reg_i_39__0_n_0),
        .I4(q0_reg_12),
        .I5(q0_reg_i_40_n_0),
        .O(q0_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q0_reg_i_60__0
       (.I0(ce012),
        .I1(q0_reg_i_155__0_n_0),
        .I2(q0_reg_18[6]),
        .I3(q0_reg_17[6]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_61
       (.I0(\xor_ln124_271_reg_30213_reg[7] [6]),
        .I1(q0_reg_i_156__0_n_0),
        .I2(q0_reg_i_157__0_n_0),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q0_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_62
       (.I0(q0_reg_i_158_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_159_n_0),
        .I3(\reg_2116_reg[0] [4]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\reg_2116_reg[7] [6]),
        .O(q0_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_63__0
       (.I0(\xor_ln124_61_reg_27835_reg[6] [1]),
        .I1(q0_reg_i_160__0_n_0),
        .I2(\xor_ln124_47_reg_27735_reg[5] [2]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q0_reg_i_63__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q0_reg_i_64__0
       (.I0(xor_ln124_54_fu_6449_p2[5]),
        .I1(ce012),
        .I2(q0_reg_18[5]),
        .I3(q0_reg_17[5]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_64__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_65
       (.I0(\xor_ln124_271_reg_30213_reg[7] [5]),
        .I1(xor_ln124_118_fu_10975_p2[5]),
        .I2(xor_ln124_134_fu_12107_p2[5]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q0_reg_i_65_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    q0_reg_i_65__0
       (.I0(clefia_s1_address215_out),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\reg_2116_reg[0] [7]),
        .I3(clefia_s1_address118_out),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_66
       (.I0(q0_reg_i_164__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_165__0_n_0),
        .I3(\reg_2116_reg[0] [4]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\reg_2116_reg[7] [5]),
        .O(q0_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_67__0
       (.I0(q0_reg_i_166__0_n_0),
        .I1(q0_reg_i_167__0_n_0),
        .I2(\xor_ln124_47_reg_27735_reg[5] [1]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q0_reg_i_67__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q0_reg_i_68__0
       (.I0(ce012),
        .I1(q0_reg_i_168_n_0),
        .I2(q0_reg_18[4]),
        .I3(q0_reg_17[4]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_68__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q0_reg_i_69__0
       (.I0(\xor_ln124_271_reg_30213_reg[7] [4]),
        .I1(xor_ln124_118_fu_10975_p2[4]),
        .I2(q0_reg_i_170_n_0),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q0_reg_i_69__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_7
       (.I0(q0_reg_i_41_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_42__0_n_0),
        .I3(q0_reg_i_43__0_n_0),
        .I4(q0_reg_12),
        .I5(q0_reg_i_44_n_0),
        .O(q0_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q0_reg_i_70
       (.I0(q0_reg_i_171__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_172__0_n_0),
        .I3(\reg_2116_reg[0] [4]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\reg_2116_reg[7] [4]),
        .O(q0_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_71
       (.I0(q0_reg_i_173__0_n_0),
        .I1(\reg_2130_reg[7] [1]),
        .I2(q0_reg_i_174__0_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q0_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    q0_reg_i_72__0
       (.I0(ce012),
        .I1(q0_reg_i_175_n_0),
        .I2(q0_reg_18[3]),
        .I3(q0_reg_17[3]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_72__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q0_reg_i_73__0
       (.I0(\xor_ln124_271_reg_30213_reg[7] [3]),
        .I1(q0_reg_i_176_n_0),
        .I2(xor_ln124_134_fu_12107_p2[3]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q0_reg_i_73__0_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_74
       (.I0(q0_reg_i_178_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_179__0_n_0),
        .I3(\reg_2116_reg[0] [4]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\reg_2116_reg[7] [3]),
        .O(q0_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_75
       (.I0(\xor_ln124_61_reg_27835_reg[6] [0]),
        .I1(q0_reg_i_180__0_n_0),
        .I2(q0_reg_i_181__0_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q0_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q0_reg_i_76__0
       (.I0(ce012),
        .I1(q0_reg_i_182_n_0),
        .I2(q0_reg_18[2]),
        .I3(clefia_s1_address21),
        .I4(q0_reg_17[2]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_76__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q0_reg_i_77__0
       (.I0(\xor_ln124_271_reg_30213_reg[7] [2]),
        .I1(xor_ln124_118_fu_10975_p2[2]),
        .I2(q0_reg_i_184_n_0),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q0_reg_i_77__0_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_78
       (.I0(q0_reg_i_185_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_186_n_0),
        .I3(\reg_2116_reg[0] [4]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\reg_2116_reg[7] [2]),
        .O(q0_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_79
       (.I0(q0_reg_i_187__0_n_0),
        .I1(\reg_2130_reg[7] [0]),
        .I2(q0_reg_i_188__0_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q0_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_8
       (.I0(q0_reg_i_45_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_46__0_n_0),
        .I3(q0_reg_i_47__0_n_0),
        .I4(q0_reg_12),
        .I5(q0_reg_i_48_n_0),
        .O(q0_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000022277727)) 
    q0_reg_i_80__0
       (.I0(ce012),
        .I1(q0_reg_i_189__0_n_0),
        .I2(q0_reg_18[1]),
        .I3(clefia_s1_address21),
        .I4(q0_reg_17[1]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_80__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_81__0
       (.I0(\xor_ln124_271_reg_30213_reg[7] [1]),
        .I1(xor_ln124_118_fu_10975_p2[1]),
        .I2(xor_ln124_134_fu_12107_p2[1]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q0_reg_i_81__0_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_82
       (.I0(q0_reg_i_192_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_193_n_0),
        .I3(\reg_2116_reg[0] [4]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\reg_2116_reg[7] [1]),
        .O(q0_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q0_reg_i_83
       (.I0(q0_reg_i_194__0_n_0),
        .I1(q0_reg_i_195__0_n_0),
        .I2(\xor_ln124_47_reg_27735_reg[5] [0]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q0_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h00000000888BBB8B)) 
    q0_reg_i_84__0
       (.I0(xor_ln124_54_fu_6449_p2[0]),
        .I1(ce012),
        .I2(q0_reg_18[0]),
        .I3(clefia_s1_address21),
        .I4(q0_reg_17[0]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q0_reg_i_84__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q0_reg_i_85__0
       (.I0(\xor_ln124_271_reg_30213_reg[7] [0]),
        .I1(q0_reg_i_197_n_0),
        .I2(q0_reg_i_198__0_n_0),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q0_reg_i_85__0_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q0_reg_i_86
       (.I0(q0_reg_i_199__0_n_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(q0_reg_i_200__0_n_0),
        .I3(\reg_2116_reg[0] [4]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\reg_2116_reg[7] [0]),
        .O(q0_reg_i_86_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_87
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2116_reg[0] [6]),
        .O(clefia_s1_address11));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_88__0
       (.I0(\xor_ln124_294_reg_30732_reg[7] [7]),
        .I1(q0_reg_i_21_0[7]),
        .I2(x_assign_103_reg_29027[5]),
        .I3(x_assign_100_reg_29005[5]),
        .I4(or_ln134_69_fu_13075_p3[1]),
        .I5(x_assign_100_reg_29005[7]),
        .O(q0_reg_i_88__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_89__0
       (.I0(\xor_ln124_190_reg_29282_reg[7]_0 [7]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [7]),
        .I2(or_ln134_77_fu_13979_p3[1]),
        .I3(x_assign_112_reg_29166[5]),
        .I4(or_ln134_75_fu_13967_p3[5]),
        .I5(x_assign_115_reg_29188[5]),
        .O(q0_reg_i_89__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q0_reg_i_9
       (.I0(q0_reg_i_49_n_0),
        .I1(q0_reg_11),
        .I2(q0_reg_i_50__0_n_0),
        .I3(q0_reg_i_51__0_n_0),
        .I4(q0_reg_12),
        .I5(q0_reg_i_52_n_0),
        .O(q0_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_90__0
       (.I0(or_ln134_62_fu_12026_p3[7]),
        .I1(or_ln134_73_fu_12196_p3[6]),
        .I2(or_ln134_71_fu_12184_p3[0]),
        .I3(q0_reg_i_201__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I5(x_assign_111_reg_28923[3]),
        .O(q0_reg_i_90__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_91
       (.I0(x_assign_33_reg_27927[7]),
        .I1(or_ln134_31_fu_6524_p3[0]),
        .I2(x_assign_48_reg_27945[3]),
        .I3(q0_reg_i_202__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I5(or_ln134_33_fu_6536_p3[7]),
        .O(q0_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_92__0
       (.I0(or_ln134_123_fu_21079_p3[1]),
        .I1(or_ln134_135_fu_21255_p3[0]),
        .I2(x_assign_204_reg_30302[3]),
        .I3(q0_reg_i_203__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I5(or_ln134_137_fu_21267_p3[7]),
        .O(q0_reg_i_92__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q0_reg_i_93
       (.I0(\xor_ln124_300_reg_30574_reg[7] [7]),
        .I1(\trunc_ln134_390_reg_30907_reg[6] [5]),
        .I2(q0_reg_i_24_0[7]),
        .I3(ct_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ct_ce07),
        .O(q0_reg_i_93_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q0_reg_i_94
       (.I0(q0_reg_i_24_1[7]),
        .I1(\reg_2138_reg[7] [7]),
        .I2(q0_reg_i_24_2[7]),
        .I3(clefia_s1_address0118_out),
        .I4(clefia_s1_address0116_out),
        .I5(clefia_s1_address0117_out),
        .O(q0_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_95
       (.I0(or_ln134_115_fu_19947_p3[0]),
        .I1(or_ln134_129_fu_20135_p3[7]),
        .I2(x_assign_192_reg_30114[2]),
        .I3(q0_reg_i_204__0_n_0),
        .I4(x_assign_177_reg_30088[6]),
        .I5(or_ln134_129_fu_20135_p3[6]),
        .O(q0_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_96__0
       (.I0(\xor_ln124_294_reg_30732_reg[7] [6]),
        .I1(q0_reg_i_21_0[6]),
        .I2(x_assign_103_reg_29027[4]),
        .I3(x_assign_100_reg_29005[4]),
        .I4(or_ln134_69_fu_13075_p3[0]),
        .I5(x_assign_100_reg_29005[6]),
        .O(q0_reg_i_96__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_97__0
       (.I0(\xor_ln124_190_reg_29282_reg[7]_0 [6]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [6]),
        .I2(or_ln134_77_fu_13979_p3[0]),
        .I3(x_assign_112_reg_29166[4]),
        .I4(or_ln134_75_fu_13967_p3[4]),
        .I5(x_assign_115_reg_29188[4]),
        .O(xor_ln124_166_fu_14066_p2[6]));
  LUT3 #(
    .INIT(8'hE0)) 
    q0_reg_i_98
       (.I0(\reg_2116_reg[0] [6]),
        .I1(\reg_2116_reg[0] [7]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(p_52_in));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_98__0
       (.I0(x_assign_33_reg_27927[6]),
        .I1(or_ln134_31_fu_6524_p3[7]),
        .I2(x_assign_48_reg_27945[2]),
        .I3(q0_reg_i_205__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I5(or_ln134_33_fu_6536_p3[6]),
        .O(q0_reg_i_98__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_99__0
       (.I0(or_ln134_123_fu_21079_p3[0]),
        .I1(or_ln134_135_fu_21255_p3[7]),
        .I2(x_assign_204_reg_30302[2]),
        .I3(q0_reg_i_206__0_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I5(or_ln134_137_fu_21267_p3[6]),
        .O(q0_reg_i_99__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({1'b0,1'b0,q1_reg_i_3_n_0,q1_reg_i_4_n_0,q1_reg_i_5_n_0,q1_reg_i_6_n_0,q1_reg_i_7_n_0,q1_reg_i_8_n_0,q1_reg_i_9_n_0,q1_reg_i_10_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],DOADO[4:1],\^q1_reg ,DOADO[0]}),
        .DOBDO({NLW_q1_reg_DOBDO_UNCONNECTED[15:8],q1_reg_0}),
        .DOPADOP(NLW_q1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce1),
        .ENBWREN(clefia_s1_ce4),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q1_reg_i_1
       (.I0(q1_reg_i_19_n_0),
        .I1(q1_reg_i_20_n_0),
        .I2(clefia_s1_address0110_out),
        .I3(clefia_s1_address01),
        .I4(clefia_s1_address0119_out),
        .I5(ce012),
        .O(clefia_s1_ce1));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_10
       (.I0(q1_reg_i_58_n_0),
        .I1(q1_reg_i_29_n_0),
        .I2(q1_reg_i_59_n_0),
        .I3(q1_reg_i_60_n_0),
        .I4(q1_reg_i_32_n_0),
        .I5(q1_reg_i_61_n_0),
        .O(q1_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_100
       (.I0(or_ln134_61_fu_12020_p3[5]),
        .I1(or_ln134_72_fu_12190_p3[6]),
        .I2(or_ln134_71_fu_12184_p3[0]),
        .I3(q1_reg_i_246_n_0),
        .I4(or_ln134_62_fu_12026_p3[7]),
        .I5(x_assign_111_reg_28923[3]),
        .O(q1_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_101
       (.I0(or_ln134_45_fu_9756_p3[7]),
        .I1(x_assign_87_reg_28547[6]),
        .I2(x_assign_85_reg_28515[3]),
        .I3(q1_reg_i_247_n_0),
        .I4(or_ln134_46_fu_9762_p3[5]),
        .I5(x_assign_87_reg_28547[7]),
        .O(q1_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_102
       (.I0(x_assign_30_reg_27909[5]),
        .I1(or_ln134_31_fu_6524_p3[7]),
        .I2(or_ln134_33_fu_6536_p3[0]),
        .I3(q1_reg_i_248_n_0),
        .I4(\xor_ln124_190_reg_29282_reg[7] [7]),
        .I5(or_ln134_31_fu_6524_p3[0]),
        .O(q1_reg_i_102_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    q1_reg_i_103
       (.I0(\reg_2116_reg[0] [14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\reg_2116_reg[0] [12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2116_reg[0] [1]),
        .O(q1_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_104
       (.I0(\xor_ln124_188_reg_29270_reg[7] [7]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [7]),
        .I2(x_assign_114_reg_29182[5]),
        .I3(x_assign_115_reg_29188[7]),
        .I4(or_ln134_75_fu_13967_p3[5]),
        .I5(x_assign_115_reg_29188[5]),
        .O(xor_ln124_164_fu_14012_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_105
       (.I0(or_ln134_94_fu_16569_p3[5]),
        .I1(or_ln134_106_fu_16745_p3[6]),
        .I2(or_ln134_105_fu_16739_p3[0]),
        .I3(q1_reg_i_249_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [7]),
        .I5(x_assign_157_reg_29556[3]),
        .O(q1_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_106
       (.I0(\x_assign_235_reg_30959_reg[7] [7]),
        .I1(\reg_2123_reg[7] [7]),
        .I2(\xor_ln124_268_reg_30198_reg[7] [7]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0116_out),
        .O(q1_reg_i_106_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    q1_reg_i_107
       (.I0(\reg_2116_reg[0] [5]),
        .I1(\reg_2116_reg[0] [4]),
        .I2(\reg_2116_reg[0] [8]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(q1_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_108
       (.I0(q1_reg_i_250_n_0),
        .I1(\xor_ln124_205_reg_29424_reg[7] [2]),
        .I2(\reg_2110_reg[7] [5]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q1_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_109
       (.I0(\xor_ln124_292_reg_30722_reg[7] [6]),
        .I1(q1_reg_i_28_0[6]),
        .I2(x_assign_103_reg_29027[4]),
        .I3(x_assign_100_reg_29005[4]),
        .I4(x_assign_102_reg_29021[4]),
        .I5(x_assign_103_reg_29027[6]),
        .O(q1_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_110
       (.I0(x_assign_79_reg_28655[4]),
        .I1(or_ln134_64_fu_11058_p3[5]),
        .I2(or_ln134_63_fu_11052_p3[7]),
        .I3(q1_reg_i_251_n_0),
        .I4(x_assign_78_reg_28649[4]),
        .I5(x_assign_81_reg_28671[4]),
        .O(q1_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_111
       (.I0(x_assign_30_reg_27909[4]),
        .I1(or_ln134_31_fu_6524_p3[6]),
        .I2(or_ln134_33_fu_6536_p3[7]),
        .I3(q1_reg_i_252_n_0),
        .I4(\xor_ln124_190_reg_29282_reg[7] [6]),
        .I5(or_ln134_31_fu_6524_p3[7]),
        .O(q1_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_112
       (.I0(x_assign_165_reg_29900[4]),
        .I1(or_ln134_122_fu_19009_p3[5]),
        .I2(or_ln134_119_fu_18991_p3[6]),
        .I3(q1_reg_i_253_n_0),
        .I4(or_ln134_110_fu_18833_p3[4]),
        .I5(or_ln134_121_fu_19003_p3[7]),
        .O(q1_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_113
       (.I0(\xor_ln124_188_reg_29270_reg[7] [6]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [6]),
        .I2(x_assign_114_reg_29182[4]),
        .I3(x_assign_115_reg_29188[6]),
        .I4(or_ln134_75_fu_13967_p3[4]),
        .I5(x_assign_115_reg_29188[4]),
        .O(xor_ln124_164_fu_14012_p2[6]));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q1_reg_i_114
       (.I0(\x_assign_235_reg_30959_reg[7] [6]),
        .I1(\reg_2123_reg[7] [6]),
        .I2(\xor_ln124_268_reg_30198_reg[7] [6]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0116_out),
        .O(q1_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_115
       (.I0(xor_ln124_278_fu_22310_p2[6]),
        .I1(q1_reg_i_255_n_0),
        .I2(\reg_2110_reg[7] [4]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q1_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_116
       (.I0(\xor_ln124_292_reg_30722_reg[7] [5]),
        .I1(q1_reg_i_28_0[5]),
        .I2(q1_reg_i_38_0[3]),
        .I3(q1_reg_i_38_1[3]),
        .I4(or_ln134_70_fu_13081_p3[1]),
        .I5(x_assign_103_reg_29027[5]),
        .O(q1_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_117
       (.I0(or_ln134_45_fu_9756_p3[5]),
        .I1(x_assign_87_reg_28547[4]),
        .I2(or_ln134_55_fu_9920_p3[5]),
        .I3(q1_reg_i_256_n_0),
        .I4(or_ln134_46_fu_9762_p3[3]),
        .I5(x_assign_87_reg_28547[5]),
        .O(q1_reg_i_117_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_118
       (.I0(\xor_ln124_79_reg_28044_reg[5]_0 [3]),
        .I1(or_ln134_31_fu_6524_p3[5]),
        .I2(or_ln134_33_fu_6536_p3[6]),
        .I3(q1_reg_i_257_n_0),
        .I4(\xor_ln124_190_reg_29282_reg[7] [5]),
        .I5(or_ln134_31_fu_6524_p3[6]),
        .O(q1_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_119
       (.I0(or_ln134_29_fu_7492_p3[7]),
        .I1(or_ln134_42_fu_7674_p3[5]),
        .I2(or_ln134_39_fu_7656_p3[5]),
        .I3(q1_reg_i_258_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [5]),
        .I5(x_assign_63_reg_28171[5]),
        .O(q1_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_120
       (.I0(q0_reg_i_245__0_0[3]),
        .I1(or_ln134_122_fu_19009_p3[4]),
        .I2(or_ln134_119_fu_18991_p3[5]),
        .I3(q1_reg_i_259_n_0),
        .I4(or_ln134_110_fu_18833_p3[3]),
        .I5(or_ln134_121_fu_19003_p3[6]),
        .O(q1_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_121
       (.I0(\xor_ln124_188_reg_29270_reg[7] [5]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [5]),
        .I2(or_ln134_78_fu_13985_p3[4]),
        .I3(x_assign_115_reg_29188[5]),
        .I4(or_ln134_75_fu_13967_p3[3]),
        .I5(\xor_ln124_188_reg_29270_reg[5] [3]),
        .O(xor_ln124_164_fu_14012_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_122
       (.I0(or_ln134_94_fu_16569_p3[3]),
        .I1(or_ln134_106_fu_16745_p3[4]),
        .I2(or_ln134_105_fu_16739_p3[6]),
        .I3(q1_reg_i_260_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [5]),
        .I5(or_ln134_103_fu_16727_p3[5]),
        .O(q1_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_123
       (.I0(\x_assign_235_reg_30959_reg[7] [5]),
        .I1(\reg_2123_reg[7] [5]),
        .I2(\xor_ln124_268_reg_30198_reg[7] [5]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0116_out),
        .O(q1_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_124
       (.I0(q1_reg_i_261_n_0),
        .I1(q1_reg_i_262_n_0),
        .I2(\reg_2110_reg[7] [3]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q1_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_125
       (.I0(\xor_ln124_292_reg_30722_reg[7] [4]),
        .I1(q1_reg_i_28_0[4]),
        .I2(q1_reg_i_38_0[2]),
        .I3(q1_reg_i_38_1[2]),
        .I4(or_ln134_70_fu_13081_p3[0]),
        .I5(x_assign_103_reg_29027[4]),
        .O(xor_ln124_148_fu_13108_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_126
       (.I0(or_ln134_61_fu_12020_p3[2]),
        .I1(or_ln134_72_fu_12190_p3[3]),
        .I2(or_ln134_71_fu_12184_p3[5]),
        .I3(q1_reg_i_263_n_0),
        .I4(or_ln134_62_fu_12026_p3[4]),
        .I5(or_ln134_73_fu_12196_p3[4]),
        .O(q1_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_127
       (.I0(\xor_ln124_79_reg_28044_reg[5]_0 [2]),
        .I1(or_ln134_31_fu_6524_p3[4]),
        .I2(or_ln134_33_fu_6536_p3[5]),
        .I3(q1_reg_i_264_n_0),
        .I4(\xor_ln124_190_reg_29282_reg[7] [4]),
        .I5(or_ln134_31_fu_6524_p3[5]),
        .O(q1_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_128
       (.I0(\xor_ln124_188_reg_29270_reg[7] [4]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [4]),
        .I2(or_ln134_78_fu_13985_p3[3]),
        .I3(x_assign_115_reg_29188[4]),
        .I4(or_ln134_75_fu_13967_p3[2]),
        .I5(\xor_ln124_188_reg_29270_reg[5] [2]),
        .O(q1_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_129
       (.I0(or_ln134_94_fu_16569_p3[2]),
        .I1(or_ln134_106_fu_16745_p3[3]),
        .I2(or_ln134_105_fu_16739_p3[5]),
        .I3(q1_reg_i_265_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [4]),
        .I5(or_ln134_103_fu_16727_p3[4]),
        .O(q1_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q1_reg_i_130
       (.I0(\x_assign_235_reg_30959_reg[7] [4]),
        .I1(\reg_2123_reg[7] [4]),
        .I2(\xor_ln124_268_reg_30198_reg[7] [4]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0116_out),
        .O(q1_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_131
       (.I0(xor_ln124_278_fu_22310_p2[4]),
        .I1(\xor_ln124_205_reg_29424_reg[7] [1]),
        .I2(q1_reg_i_267_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q1_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_132
       (.I0(\xor_ln124_292_reg_30722_reg[7] [3]),
        .I1(q1_reg_i_28_0[3]),
        .I2(q1_reg_i_38_0[1]),
        .I3(q1_reg_i_38_1[1]),
        .I4(x_assign_102_reg_29021[3]),
        .I5(x_assign_103_reg_29027[3]),
        .O(xor_ln124_148_fu_13108_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_133
       (.I0(or_ln134_61_fu_12020_p3[1]),
        .I1(or_ln134_72_fu_12190_p3[2]),
        .I2(q1_reg_i_46_0[2]),
        .I3(q1_reg_i_268_n_0),
        .I4(or_ln134_62_fu_12026_p3[3]),
        .I5(x_assign_111_reg_28923[2]),
        .O(q1_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_134
       (.I0(q1_reg_i_47_0[3]),
        .I1(or_ln134_42_fu_7674_p3[3]),
        .I2(x_assign_61_reg_28139[2]),
        .I3(q1_reg_i_269_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [3]),
        .I5(x_assign_63_reg_28171[3]),
        .O(q1_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_135
       (.I0(q0_reg_i_245__0_0[1]),
        .I1(or_ln134_122_fu_19009_p3[2]),
        .I2(x_assign_181_reg_29932[2]),
        .I3(q1_reg_i_270_n_0),
        .I4(or_ln134_110_fu_18833_p3[1]),
        .I5(q1_reg_i_48_0[2]),
        .O(q1_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_136
       (.I0(\xor_ln124_188_reg_29270_reg[7] [3]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [3]),
        .I2(x_assign_114_reg_29182[3]),
        .I3(x_assign_115_reg_29188[3]),
        .I4(or_ln134_75_fu_13967_p3[1]),
        .I5(\xor_ln124_188_reg_29270_reg[5] [1]),
        .O(q1_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_137
       (.I0(or_ln134_94_fu_16569_p3[1]),
        .I1(or_ln134_106_fu_16745_p3[2]),
        .I2(q1_reg_i_48_1[2]),
        .I3(q1_reg_i_271_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [3]),
        .I5(x_assign_157_reg_29556[2]),
        .O(q1_reg_i_137_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q1_reg_i_138
       (.I0(\x_assign_235_reg_30959_reg[7] [3]),
        .I1(\reg_2123_reg[7] [3]),
        .I2(\xor_ln124_268_reg_30198_reg[7] [3]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0116_out),
        .O(q1_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_139
       (.I0(q1_reg_i_272_n_0),
        .I1(q1_reg_i_273_n_0),
        .I2(\reg_2110_reg[7] [2]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q1_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_140
       (.I0(\xor_ln124_292_reg_30722_reg[7] [2]),
        .I1(q1_reg_i_28_0[2]),
        .I2(q1_reg_i_38_0[0]),
        .I3(q1_reg_i_38_1[0]),
        .I4(x_assign_102_reg_29021[2]),
        .I5(x_assign_103_reg_29027[2]),
        .O(xor_ln124_148_fu_13108_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_141
       (.I0(or_ln134_45_fu_9756_p3[2]),
        .I1(\xor_ln124_127_reg_28608_reg[4] [0]),
        .I2(x_assign_85_reg_28515[1]),
        .I3(q1_reg_i_274_n_0),
        .I4(or_ln134_46_fu_9762_p3[0]),
        .I5(x_assign_87_reg_28547[2]),
        .O(q1_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_142
       (.I0(\xor_ln124_79_reg_28044_reg[5]_0 [0]),
        .I1(or_ln134_31_fu_6524_p3[2]),
        .I2(\xor_ln124_77_reg_28034_reg[3]_0 [1]),
        .I3(q1_reg_i_275_n_0),
        .I4(\xor_ln124_190_reg_29282_reg[7] [2]),
        .I5(\xor_ln124_77_reg_28034_reg[3] [1]),
        .O(q1_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_143
       (.I0(q1_reg_i_47_0[2]),
        .I1(or_ln134_42_fu_7674_p3[2]),
        .I2(x_assign_61_reg_28139[1]),
        .I3(q1_reg_i_276_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [2]),
        .I5(x_assign_63_reg_28171[2]),
        .O(q1_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_144
       (.I0(\xor_ln124_188_reg_29270_reg[7] [2]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [2]),
        .I2(x_assign_114_reg_29182[2]),
        .I3(x_assign_115_reg_29188[2]),
        .I4(or_ln134_75_fu_13967_p3[0]),
        .I5(\xor_ln124_188_reg_29270_reg[5] [0]),
        .O(q1_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_145
       (.I0(or_ln134_94_fu_16569_p3[0]),
        .I1(or_ln134_106_fu_16745_p3[1]),
        .I2(q1_reg_i_48_1[1]),
        .I3(q1_reg_i_277_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [2]),
        .I5(x_assign_157_reg_29556[1]),
        .O(q1_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_146
       (.I0(\x_assign_235_reg_30959_reg[7] [2]),
        .I1(\reg_2123_reg[7] [2]),
        .I2(\xor_ln124_268_reg_30198_reg[7] [2]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0116_out),
        .O(q1_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_147
       (.I0(xor_ln124_278_fu_22310_p2[2]),
        .I1(q1_reg_i_279_n_0),
        .I2(\reg_2110_reg[7] [1]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q1_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_148
       (.I0(\xor_ln124_292_reg_30722_reg[7] [1]),
        .I1(q1_reg_i_28_0[1]),
        .I2(x_assign_103_reg_29027[7]),
        .I3(x_assign_100_reg_29005[7]),
        .I4(x_assign_102_reg_29021[1]),
        .I5(x_assign_103_reg_29027[1]),
        .O(xor_ln124_148_fu_13108_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_149
       (.I0(x_assign_79_reg_28655[1]),
        .I1(or_ln134_64_fu_11058_p3[0]),
        .I2(\xor_ln124_143_reg_28796_reg[3] [0]),
        .I3(q1_reg_i_280_n_0),
        .I4(x_assign_78_reg_28649[7]),
        .I5(x_assign_81_reg_28671[7]),
        .O(q1_reg_i_149_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_150
       (.I0(x_assign_93_reg_28859[5]),
        .I1(or_ln134_72_fu_12190_p3[0]),
        .I2(q1_reg_i_46_0[0]),
        .I3(q1_reg_i_281_n_0),
        .I4(or_ln134_62_fu_12026_p3[1]),
        .I5(x_assign_111_reg_28923[0]),
        .O(q1_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_151
       (.I0(or_ln134_45_fu_9756_p3[1]),
        .I1(x_assign_87_reg_28547[0]),
        .I2(x_assign_85_reg_28515[0]),
        .I3(q1_reg_i_282_n_0),
        .I4(x_assign_66_reg_28461[5]),
        .I5(x_assign_87_reg_28547[1]),
        .O(q1_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_152
       (.I0(q1_reg_i_47_0[1]),
        .I1(or_ln134_42_fu_7674_p3[1]),
        .I2(x_assign_61_reg_28139[0]),
        .I3(q1_reg_i_283_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [1]),
        .I5(x_assign_63_reg_28171[1]),
        .O(q1_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_153
       (.I0(x_assign_165_reg_29900[7]),
        .I1(or_ln134_122_fu_19009_p3[0]),
        .I2(x_assign_181_reg_29932[0]),
        .I3(q1_reg_i_284_n_0),
        .I4(x_assign_162_reg_29878[5]),
        .I5(q1_reg_i_48_0[0]),
        .O(q1_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_154
       (.I0(\xor_ln124_188_reg_29270_reg[7] [1]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [1]),
        .I2(x_assign_114_reg_29182[1]),
        .I3(x_assign_115_reg_29188[1]),
        .I4(x_assign_112_reg_29166[5]),
        .I5(x_assign_115_reg_29188[7]),
        .O(xor_ln124_164_fu_14012_p2[1]));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_155
       (.I0(\x_assign_235_reg_30959_reg[7] [1]),
        .I1(\reg_2123_reg[7] [1]),
        .I2(\xor_ln124_268_reg_30198_reg[7] [1]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0116_out),
        .O(q1_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_156
       (.I0(xor_ln124_278_fu_22310_p2[1]),
        .I1(\xor_ln124_205_reg_29424_reg[7] [0]),
        .I2(q1_reg_i_286_n_0),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q1_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_157
       (.I0(\xor_ln124_292_reg_30722_reg[7] [0]),
        .I1(q1_reg_i_28_0[0]),
        .I2(x_assign_103_reg_29027[6]),
        .I3(x_assign_100_reg_29005[6]),
        .I4(x_assign_102_reg_29021[0]),
        .I5(x_assign_103_reg_29027[0]),
        .O(q1_reg_i_157_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_158
       (.I0(x_assign_30_reg_27909[6]),
        .I1(or_ln134_31_fu_6524_p3[0]),
        .I2(or_ln134_33_fu_6536_p3[1]),
        .I3(q1_reg_i_287_n_0),
        .I4(\xor_ln124_190_reg_29282_reg[7] [0]),
        .I5(or_ln134_31_fu_6524_p3[1]),
        .O(q1_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_159
       (.I0(q1_reg_i_47_0[0]),
        .I1(or_ln134_42_fu_7674_p3[0]),
        .I2(or_ln134_39_fu_7656_p3[0]),
        .I3(q1_reg_i_288_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [0]),
        .I5(x_assign_63_reg_28171[0]),
        .O(q1_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_160
       (.I0(\xor_ln124_188_reg_29270_reg[7] [0]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [0]),
        .I2(x_assign_114_reg_29182[0]),
        .I3(x_assign_115_reg_29188[0]),
        .I4(x_assign_112_reg_29166[4]),
        .I5(x_assign_115_reg_29188[6]),
        .O(q1_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_161
       (.I0(x_assign_138_reg_29502[4]),
        .I1(x_assign_156_reg_29550),
        .I2(or_ln134_105_fu_16739_p3[1]),
        .I3(q1_reg_i_289_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [0]),
        .I5(or_ln134_103_fu_16727_p3[0]),
        .O(q1_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q1_reg_i_162
       (.I0(\x_assign_235_reg_30959_reg[7] [0]),
        .I1(\reg_2123_reg[7] [0]),
        .I2(\xor_ln124_268_reg_30198_reg[7] [0]),
        .I3(clefia_s1_address0119_out),
        .I4(clefia_s1_address0115_out),
        .I5(clefia_s1_address0116_out),
        .O(q1_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_163
       (.I0(xor_ln124_278_fu_22310_p2[0]),
        .I1(q1_reg_i_291_n_0),
        .I2(\reg_2110_reg[7] [0]),
        .I3(clefia_s1_address0114_out),
        .I4(clefia_s1_address0112_out),
        .I5(clefia_s1_address0113_out),
        .O(q1_reg_i_163_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_165
       (.I0(q1_reg_i_62[7]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [7]),
        .I2(x_assign_21_reg_27655[7]),
        .I3(x_assign_16_reg_27701[5]),
        .I4(or_ln134_11_fu_5378_p3[5]),
        .I5(or_ln134_12_reg_27787[7]),
        .O(\pt_load_2_reg_27236_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_168
       (.I0(\xor_ln124_29_reg_27616_reg[7] [7]),
        .I1(q1_reg_i_63_0[7]),
        .I2(x_assign_67_reg_28467[7]),
        .I3(x_assign_66_reg_28461[5]),
        .I4(x_assign_67_reg_28467[5]),
        .I5(x_assign_64_reg_28445[5]),
        .O(xor_ln124_100_fu_9789_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_169
       (.I0(\xor_ln124_190_reg_29282_reg[7] [7]),
        .I1(q1_reg_i_63_1[7]),
        .I2(x_assign_40_reg_28069[5]),
        .I3(x_assign_43_reg_28091[5]),
        .I4(x_assign_42_reg_28085[5]),
        .I5(x_assign_43_reg_28091[7]),
        .O(q1_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_170
       (.I0(q1_reg_i_63_2[7]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [7]),
        .I2(x_assign_52_reg_28257[7]),
        .I3(x_assign_57_reg_28295[5]),
        .I4(x_assign_55_reg_28279[5]),
        .I5(x_assign_52_reg_28257[5]),
        .O(xor_ln124_86_fu_8711_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_171
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [7]),
        .I1(q1_reg_i_65_0[7]),
        .I2(x_assign_129_reg_29321[7]),
        .I3(x_assign_124_reg_29299[5]),
        .I4(or_ln134_83_fu_15573_p3[5]),
        .I5(or_ln134_84_fu_15579_p3[7]),
        .O(q1_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_172
       (.I0(x_assign_162_reg_29878[5]),
        .I1(or_ln134_108_fu_18821_p3[1]),
        .I2(or_ln134_107_fu_18815_p3[5]),
        .I3(or_ln134_108_fu_18821_p3[7]),
        .I4(\xor_ln124_29_reg_27616_reg[7] [7]),
        .I5(q1_reg_i_66_0[7]),
        .O(q1_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_173
       (.I0(q1_reg_i_66_1[7]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [7]),
        .I2(or_ln134_92_fu_16557_p3[1]),
        .I3(x_assign_138_reg_29502[5]),
        .I4(or_ln134_92_fu_16557_p3[7]),
        .I5(or_ln134_91_fu_16551_p3[5]),
        .O(xor_ln124_196_fu_16596_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_174
       (.I0(\xor_ln124_93_reg_28222_reg[7] [7]),
        .I1(q1_reg_i_66_2[7]),
        .I2(x_assign_153_reg_29712[7]),
        .I3(x_assign_148_reg_29674[5]),
        .I4(or_ln134_100_fu_17689_p3[7]),
        .I5(or_ln134_99_fu_17683_p3[5]),
        .O(xor_ln124_214_fu_17782_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_176
       (.I0(q1_reg_i_62[6]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [6]),
        .I2(x_assign_21_reg_27655[6]),
        .I3(x_assign_16_reg_27701[4]),
        .I4(or_ln134_11_fu_5378_p3[4]),
        .I5(or_ln134_12_reg_27787[6]),
        .O(xor_ln124_38_fu_5430_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_178
       (.I0(\xor_ln124_29_reg_27616_reg[7] [6]),
        .I1(q1_reg_i_63_0[6]),
        .I2(x_assign_67_reg_28467[6]),
        .I3(x_assign_66_reg_28461[4]),
        .I4(x_assign_67_reg_28467[4]),
        .I5(x_assign_64_reg_28445[4]),
        .O(q1_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_179
       (.I0(\xor_ln124_190_reg_29282_reg[7] [6]),
        .I1(q1_reg_i_63_1[6]),
        .I2(x_assign_40_reg_28069[4]),
        .I3(x_assign_43_reg_28091[4]),
        .I4(x_assign_42_reg_28085[4]),
        .I5(x_assign_43_reg_28091[6]),
        .O(q1_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_180
       (.I0(q1_reg_i_63_2[6]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [6]),
        .I2(x_assign_52_reg_28257[6]),
        .I3(x_assign_57_reg_28295[4]),
        .I4(x_assign_55_reg_28279[4]),
        .I5(x_assign_52_reg_28257[4]),
        .O(q1_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_181
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [6]),
        .I1(q1_reg_i_65_0[6]),
        .I2(x_assign_129_reg_29321[6]),
        .I3(x_assign_124_reg_29299[4]),
        .I4(or_ln134_83_fu_15573_p3[4]),
        .I5(or_ln134_84_fu_15579_p3[6]),
        .O(q1_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_182
       (.I0(or_ln134_108_fu_18821_p3[0]),
        .I1(q1_reg_i_66_0[6]),
        .I2(or_ln134_108_fu_18821_p3[6]),
        .I3(or_ln134_107_fu_18815_p3[4]),
        .I4(x_assign_162_reg_29878[4]),
        .I5(\xor_ln124_29_reg_27616_reg[7] [6]),
        .O(xor_ln124_228_fu_18860_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_183
       (.I0(q1_reg_i_66_1[6]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [6]),
        .I2(or_ln134_92_fu_16557_p3[0]),
        .I3(x_assign_138_reg_29502[4]),
        .I4(or_ln134_92_fu_16557_p3[6]),
        .I5(or_ln134_91_fu_16551_p3[4]),
        .O(q1_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_184
       (.I0(\xor_ln124_93_reg_28222_reg[7] [6]),
        .I1(q1_reg_i_66_2[6]),
        .I2(x_assign_153_reg_29712[6]),
        .I3(x_assign_148_reg_29674[4]),
        .I4(or_ln134_100_fu_17689_p3[6]),
        .I5(or_ln134_99_fu_17683_p3[4]),
        .O(xor_ln124_214_fu_17782_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_186
       (.I0(q1_reg_i_62[5]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [5]),
        .I2(x_assign_21_reg_27655[5]),
        .I3(or_ln134_11_fu_5378_p3[5]),
        .I4(or_ln134_11_fu_5378_p3[3]),
        .I5(or_ln134_12_reg_27787[5]),
        .O(xor_ln124_38_fu_5430_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_188
       (.I0(\xor_ln124_29_reg_27616_reg[7] [5]),
        .I1(q1_reg_i_63_0[5]),
        .I2(x_assign_67_reg_28467[5]),
        .I3(or_ln134_46_fu_9762_p3[5]),
        .I4(q3_reg_i_32__0_0[3]),
        .I5(q3_reg_i_32__0_1[3]),
        .O(q1_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_189
       (.I0(\xor_ln124_190_reg_29282_reg[7] [5]),
        .I1(q1_reg_i_63_1[5]),
        .I2(q1_reg_i_72_0[3]),
        .I3(q1_reg_i_72_1[3]),
        .I4(or_ln134_30_fu_7498_p3[5]),
        .I5(x_assign_43_reg_28091[5]),
        .O(q1_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q1_reg_i_19
       (.I0(ct_ce07),
        .I1(q1_reg_12),
        .I2(clefia_s1_address117_out),
        .I3(clefia_s1_address11),
        .I4(q1_reg_13),
        .I5(clefia_s1_address0114_out),
        .O(q1_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_190
       (.I0(q1_reg_i_63_2[5]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [5]),
        .I2(x_assign_52_reg_28257[5]),
        .I3(or_ln134_37_fu_8624_p3[5]),
        .I4(q3_reg_i_66__0_0[3]),
        .I5(q3_reg_i_66__0_1[3]),
        .O(q1_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_191
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [5]),
        .I1(q1_reg_i_65_0[5]),
        .I2(x_assign_129_reg_29321[5]),
        .I3(or_ln134_83_fu_15573_p3[5]),
        .I4(or_ln134_83_fu_15573_p3[3]),
        .I5(or_ln134_84_fu_15579_p3[5]),
        .O(q1_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_192
       (.I0(or_ln134_108_fu_18821_p3[7]),
        .I1(q1_reg_i_66_0[5]),
        .I2(or_ln134_108_fu_18821_p3[5]),
        .I3(or_ln134_107_fu_18815_p3[3]),
        .I4(or_ln134_110_fu_18833_p3[5]),
        .I5(\xor_ln124_29_reg_27616_reg[7] [5]),
        .O(xor_ln124_228_fu_18860_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_193
       (.I0(q1_reg_i_66_1[5]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [5]),
        .I2(or_ln134_92_fu_16557_p3[7]),
        .I3(or_ln134_94_fu_16569_p3[5]),
        .I4(or_ln134_92_fu_16557_p3[5]),
        .I5(or_ln134_91_fu_16551_p3[3]),
        .O(q1_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_194
       (.I0(\xor_ln124_93_reg_28222_reg[7] [5]),
        .I1(q1_reg_i_66_2[5]),
        .I2(x_assign_153_reg_29712[5]),
        .I3(or_ln134_99_fu_17683_p3[5]),
        .I4(or_ln134_100_fu_17689_p3[5]),
        .I5(or_ln134_99_fu_17683_p3[3]),
        .O(q1_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_196
       (.I0(q1_reg_i_62[4]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [4]),
        .I2(x_assign_21_reg_27655[4]),
        .I3(or_ln134_11_fu_5378_p3[4]),
        .I4(or_ln134_11_fu_5378_p3[2]),
        .I5(or_ln134_12_reg_27787[4]),
        .O(\pt_load_2_reg_27236_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_198
       (.I0(\xor_ln124_29_reg_27616_reg[7] [4]),
        .I1(q1_reg_i_63_0[4]),
        .I2(x_assign_67_reg_28467[4]),
        .I3(or_ln134_46_fu_9762_p3[4]),
        .I4(q3_reg_i_32__0_0[2]),
        .I5(q3_reg_i_32__0_1[2]),
        .O(q1_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_199
       (.I0(\xor_ln124_190_reg_29282_reg[7] [4]),
        .I1(q1_reg_i_63_1[4]),
        .I2(q1_reg_i_72_0[2]),
        .I3(q1_reg_i_72_1[2]),
        .I4(or_ln134_30_fu_7498_p3[4]),
        .I5(x_assign_43_reg_28091[4]),
        .O(q1_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    q1_reg_i_20
       (.I0(\reg_2116_reg[0] [5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(clefia_s1_address116_out),
        .I3(clefia_s1_address0112_out),
        .I4(\reg_2116_reg[0] [3]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(q1_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_200
       (.I0(q1_reg_i_63_2[4]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [4]),
        .I2(x_assign_52_reg_28257[4]),
        .I3(or_ln134_37_fu_8624_p3[4]),
        .I4(q3_reg_i_66__0_0[2]),
        .I5(q3_reg_i_66__0_1[2]),
        .O(xor_ln124_86_fu_8711_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_201
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [4]),
        .I1(q1_reg_i_65_0[4]),
        .I2(x_assign_129_reg_29321[4]),
        .I3(or_ln134_83_fu_15573_p3[4]),
        .I4(or_ln134_83_fu_15573_p3[2]),
        .I5(or_ln134_84_fu_15579_p3[4]),
        .O(q1_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_202
       (.I0(or_ln134_110_fu_18833_p3[4]),
        .I1(or_ln134_108_fu_18821_p3[6]),
        .I2(or_ln134_107_fu_18815_p3[2]),
        .I3(or_ln134_108_fu_18821_p3[4]),
        .I4(\xor_ln124_29_reg_27616_reg[7] [4]),
        .I5(q1_reg_i_66_0[4]),
        .O(q1_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_203
       (.I0(q1_reg_i_66_1[4]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [4]),
        .I2(or_ln134_92_fu_16557_p3[6]),
        .I3(or_ln134_94_fu_16569_p3[4]),
        .I4(or_ln134_92_fu_16557_p3[4]),
        .I5(or_ln134_91_fu_16551_p3[2]),
        .O(q1_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_204
       (.I0(\xor_ln124_93_reg_28222_reg[7] [4]),
        .I1(q1_reg_i_66_2[4]),
        .I2(x_assign_153_reg_29712[4]),
        .I3(or_ln134_99_fu_17683_p3[4]),
        .I4(or_ln134_100_fu_17689_p3[4]),
        .I5(or_ln134_99_fu_17683_p3[2]),
        .O(q1_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_206
       (.I0(q1_reg_i_62[3]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [3]),
        .I2(x_assign_21_reg_27655[3]),
        .I3(x_assign_16_reg_27701[3]),
        .I4(or_ln134_11_fu_5378_p3[1]),
        .I5(or_ln134_12_reg_27787[3]),
        .O(\pt_load_2_reg_27236_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_208
       (.I0(\xor_ln124_29_reg_27616_reg[7] [3]),
        .I1(q1_reg_i_63_0[3]),
        .I2(x_assign_67_reg_28467[3]),
        .I3(x_assign_66_reg_28461[3]),
        .I4(q3_reg_i_32__0_0[1]),
        .I5(q3_reg_i_32__0_1[1]),
        .O(xor_ln124_100_fu_9789_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_209
       (.I0(\xor_ln124_190_reg_29282_reg[7] [3]),
        .I1(q1_reg_i_63_1[3]),
        .I2(q1_reg_i_72_0[1]),
        .I3(q1_reg_i_72_1[1]),
        .I4(x_assign_42_reg_28085[3]),
        .I5(x_assign_43_reg_28091[3]),
        .O(q1_reg_i_209_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_21
       (.I0(\reg_2116_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address0110_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_210
       (.I0(q1_reg_i_63_2[3]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [3]),
        .I2(x_assign_52_reg_28257[3]),
        .I3(x_assign_57_reg_28295[3]),
        .I4(q3_reg_i_66__0_0[1]),
        .I5(q3_reg_i_66__0_1[1]),
        .O(xor_ln124_86_fu_8711_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_211
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [3]),
        .I1(q1_reg_i_65_0[3]),
        .I2(x_assign_129_reg_29321[3]),
        .I3(x_assign_124_reg_29299[3]),
        .I4(or_ln134_83_fu_15573_p3[1]),
        .I5(or_ln134_84_fu_15579_p3[3]),
        .O(q1_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_212
       (.I0(x_assign_162_reg_29878[3]),
        .I1(q0_reg_i_259__0_0[3]),
        .I2(or_ln134_107_fu_18815_p3[1]),
        .I3(or_ln134_108_fu_18821_p3[3]),
        .I4(\xor_ln124_29_reg_27616_reg[7] [3]),
        .I5(q1_reg_i_66_0[3]),
        .O(q1_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_213
       (.I0(q1_reg_i_66_1[3]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [3]),
        .I2(q0_reg_i_260__0_0[3]),
        .I3(x_assign_138_reg_29502[3]),
        .I4(or_ln134_92_fu_16557_p3[3]),
        .I5(or_ln134_91_fu_16551_p3[1]),
        .O(xor_ln124_196_fu_16596_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_214
       (.I0(\xor_ln124_93_reg_28222_reg[7] [3]),
        .I1(q1_reg_i_66_2[3]),
        .I2(x_assign_153_reg_29712[3]),
        .I3(x_assign_148_reg_29674[3]),
        .I4(or_ln134_100_fu_17689_p3[3]),
        .I5(or_ln134_99_fu_17683_p3[1]),
        .O(q1_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_216
       (.I0(q1_reg_i_62[2]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [2]),
        .I2(x_assign_21_reg_27655[2]),
        .I3(x_assign_16_reg_27701[2]),
        .I4(or_ln134_11_fu_5378_p3[0]),
        .I5(or_ln134_12_reg_27787[2]),
        .O(\pt_load_2_reg_27236_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_218
       (.I0(\xor_ln124_29_reg_27616_reg[7] [2]),
        .I1(q1_reg_i_63_0[2]),
        .I2(x_assign_67_reg_28467[2]),
        .I3(x_assign_66_reg_28461[2]),
        .I4(q3_reg_i_32__0_0[0]),
        .I5(q3_reg_i_32__0_1[0]),
        .O(q1_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_219
       (.I0(\xor_ln124_190_reg_29282_reg[7] [2]),
        .I1(q1_reg_i_63_1[2]),
        .I2(q1_reg_i_72_0[0]),
        .I3(q1_reg_i_72_1[0]),
        .I4(x_assign_42_reg_28085[2]),
        .I5(x_assign_43_reg_28091[2]),
        .O(q1_reg_i_219_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_22
       (.I0(\reg_2116_reg[0] [12]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_address01));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_220
       (.I0(q1_reg_i_63_2[2]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [2]),
        .I2(x_assign_52_reg_28257[2]),
        .I3(x_assign_57_reg_28295[2]),
        .I4(q3_reg_i_66__0_0[0]),
        .I5(q3_reg_i_66__0_1[0]),
        .O(xor_ln124_86_fu_8711_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_221
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [2]),
        .I1(q1_reg_i_65_0[2]),
        .I2(x_assign_129_reg_29321[2]),
        .I3(x_assign_124_reg_29299[2]),
        .I4(or_ln134_83_fu_15573_p3[0]),
        .I5(or_ln134_84_fu_15579_p3[2]),
        .O(q1_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_222
       (.I0(x_assign_162_reg_29878[2]),
        .I1(q0_reg_i_259__0_0[2]),
        .I2(or_ln134_107_fu_18815_p3[0]),
        .I3(or_ln134_108_fu_18821_p3[2]),
        .I4(\xor_ln124_29_reg_27616_reg[7] [2]),
        .I5(q1_reg_i_66_0[2]),
        .O(q1_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_223
       (.I0(q1_reg_i_66_1[2]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [2]),
        .I2(q0_reg_i_260__0_0[2]),
        .I3(x_assign_138_reg_29502[2]),
        .I4(or_ln134_92_fu_16557_p3[2]),
        .I5(or_ln134_91_fu_16551_p3[0]),
        .O(q1_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_224
       (.I0(\xor_ln124_93_reg_28222_reg[7] [2]),
        .I1(q1_reg_i_66_2[2]),
        .I2(x_assign_153_reg_29712[2]),
        .I3(x_assign_148_reg_29674[2]),
        .I4(or_ln134_100_fu_17689_p3[2]),
        .I5(or_ln134_99_fu_17683_p3[0]),
        .O(xor_ln124_214_fu_17782_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_226
       (.I0(q1_reg_i_62[1]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [1]),
        .I2(x_assign_21_reg_27655[1]),
        .I3(x_assign_16_reg_27701[1]),
        .I4(x_assign_16_reg_27701[5]),
        .I5(or_ln134_12_reg_27787[1]),
        .O(\pt_load_2_reg_27236_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_228
       (.I0(\xor_ln124_29_reg_27616_reg[7] [1]),
        .I1(q1_reg_i_63_0[1]),
        .I2(x_assign_67_reg_28467[1]),
        .I3(x_assign_66_reg_28461[1]),
        .I4(x_assign_67_reg_28467[7]),
        .I5(x_assign_64_reg_28445[7]),
        .O(xor_ln124_100_fu_9789_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_229
       (.I0(\xor_ln124_190_reg_29282_reg[7] [1]),
        .I1(q1_reg_i_63_1[1]),
        .I2(x_assign_40_reg_28069[7]),
        .I3(x_assign_43_reg_28091[7]),
        .I4(x_assign_42_reg_28085[1]),
        .I5(x_assign_43_reg_28091[1]),
        .O(xor_ln124_68_fu_7525_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_23
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\reg_2116_reg[0] [8]),
        .O(clefia_s1_address0119_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_230
       (.I0(q1_reg_i_63_2[1]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [1]),
        .I2(x_assign_52_reg_28257[1]),
        .I3(x_assign_57_reg_28295[1]),
        .I4(x_assign_55_reg_28279[7]),
        .I5(x_assign_52_reg_28257[7]),
        .O(q1_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_231
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [1]),
        .I1(q1_reg_i_65_0[1]),
        .I2(x_assign_129_reg_29321[1]),
        .I3(x_assign_124_reg_29299[1]),
        .I4(x_assign_124_reg_29299[5]),
        .I5(or_ln134_84_fu_15579_p3[1]),
        .O(xor_ln124_182_fu_15633_p2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_232
       (.I0(q0_reg_i_259__0_0[1]),
        .I1(q1_reg_i_66_0[1]),
        .I2(or_ln134_108_fu_18821_p3[1]),
        .I3(x_assign_160_reg_29862[5]),
        .I4(x_assign_162_reg_29878[1]),
        .I5(\xor_ln124_29_reg_27616_reg[7] [1]),
        .O(xor_ln124_228_fu_18860_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_233
       (.I0(q1_reg_i_66_1[1]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [1]),
        .I2(q0_reg_i_260__0_0[1]),
        .I3(x_assign_138_reg_29502[1]),
        .I4(or_ln134_92_fu_16557_p3[1]),
        .I5(x_assign_136_reg_29486[5]),
        .O(xor_ln124_196_fu_16596_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_234
       (.I0(\xor_ln124_93_reg_28222_reg[7] [1]),
        .I1(q1_reg_i_66_2[1]),
        .I2(x_assign_153_reg_29712[1]),
        .I3(x_assign_148_reg_29674[1]),
        .I4(or_ln134_100_fu_17689_p3[1]),
        .I5(x_assign_148_reg_29674[5]),
        .O(q1_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_236
       (.I0(q1_reg_i_62[0]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [0]),
        .I2(x_assign_21_reg_27655[0]),
        .I3(x_assign_16_reg_27701[0]),
        .I4(x_assign_16_reg_27701[4]),
        .I5(or_ln134_12_reg_27787[0]),
        .O(xor_ln124_38_fu_5430_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_238
       (.I0(\xor_ln124_29_reg_27616_reg[7] [0]),
        .I1(q1_reg_i_63_0[0]),
        .I2(x_assign_67_reg_28467[0]),
        .I3(x_assign_66_reg_28461[0]),
        .I4(x_assign_67_reg_28467[6]),
        .I5(x_assign_64_reg_28445[6]),
        .O(xor_ln124_100_fu_9789_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_239
       (.I0(\xor_ln124_190_reg_29282_reg[7] [0]),
        .I1(q1_reg_i_63_1[0]),
        .I2(x_assign_40_reg_28069[6]),
        .I3(x_assign_43_reg_28091[6]),
        .I4(x_assign_42_reg_28085[0]),
        .I5(x_assign_43_reg_28091[0]),
        .O(xor_ln124_68_fu_7525_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_240
       (.I0(q1_reg_i_63_2[0]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [0]),
        .I2(x_assign_52_reg_28257[0]),
        .I3(x_assign_57_reg_28295[0]),
        .I4(x_assign_55_reg_28279[6]),
        .I5(x_assign_52_reg_28257[6]),
        .O(xor_ln124_86_fu_8711_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_241
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [0]),
        .I1(q1_reg_i_65_0[0]),
        .I2(x_assign_129_reg_29321[0]),
        .I3(x_assign_124_reg_29299[0]),
        .I4(x_assign_124_reg_29299[4]),
        .I5(or_ln134_84_fu_15579_p3[0]),
        .O(q1_reg_i_241_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_242
       (.I0(q0_reg_i_259__0_0[0]),
        .I1(q1_reg_i_66_0[0]),
        .I2(or_ln134_108_fu_18821_p3[0]),
        .I3(x_assign_160_reg_29862[4]),
        .I4(x_assign_162_reg_29878[0]),
        .I5(\xor_ln124_29_reg_27616_reg[7] [0]),
        .O(xor_ln124_228_fu_18860_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_243
       (.I0(q1_reg_i_66_1[0]),
        .I1(\xor_ln124_190_reg_29282_reg[7] [0]),
        .I2(q0_reg_i_260__0_0[0]),
        .I3(x_assign_138_reg_29502[0]),
        .I4(or_ln134_92_fu_16557_p3[0]),
        .I5(x_assign_136_reg_29486[4]),
        .O(xor_ln124_196_fu_16596_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_244
       (.I0(\xor_ln124_93_reg_28222_reg[7] [0]),
        .I1(q1_reg_i_66_2[0]),
        .I2(x_assign_153_reg_29712[0]),
        .I3(x_assign_148_reg_29674[0]),
        .I4(or_ln134_100_fu_17689_p3[0]),
        .I5(x_assign_148_reg_29674[4]),
        .O(xor_ln124_214_fu_17782_p2[0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_245
       (.I0(or_ln134_63_fu_11052_p3[7]),
        .I1(or_ln134_65_fu_11064_p3[0]),
        .I2(q1_reg_i_99_0[7]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [7]),
        .I4(x_assign_78_reg_28649[7]),
        .I5(\xor_ln124_30_reg_27622_reg[7] [7]),
        .O(q1_reg_i_245_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_246
       (.I0(or_ln134_71_fu_12184_p3[7]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [7]),
        .I2(q1_reg_i_100_0[7]),
        .I3(\xor_ln124_294_reg_30732_reg[7] [7]),
        .I4(or_ln134_62_fu_12026_p3[1]),
        .I5(x_assign_91_reg_28843[5]),
        .O(q1_reg_i_246_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_247
       (.I0(or_ln134_58_fu_9938_p3[7]),
        .I1(q0_reg_17[7]),
        .I2(\xor_ln124_255_reg_30025_reg[7]_1 [7]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [7]),
        .I4(or_ln134_45_fu_9756_p3[1]),
        .I5(x_assign_64_reg_28445[7]),
        .O(q1_reg_i_247_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_248
       (.I0(or_ln134_32_fu_6530_p3[6]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [7]),
        .I2(x_assign_31_reg_27915[5]),
        .I3(q1_reg_i_102_0[7]),
        .I4(x_assign_33_reg_27927[5]),
        .I5(x_assign_30_reg_27909[7]),
        .O(q1_reg_i_248_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_249
       (.I0(or_ln134_105_fu_16739_p3[7]),
        .I1(q1_reg_i_105_0[7]),
        .I2(x_assign_141_reg_29524[7]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [7]),
        .I4(x_assign_141_reg_29524[5]),
        .I5(x_assign_136_reg_29486[5]),
        .O(q1_reg_i_249_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_250
       (.I0(\xor_ln124_190_reg_29282_reg[7] [7]),
        .I1(q1_reg_i_108_0[7]),
        .I2(or_ln134_131_fu_22211_p3[7]),
        .I3(or_ln134_132_fu_22217_p3[5]),
        .I4(or_ln134_131_fu_22211_p3[1]),
        .I5(x_assign_201_reg_30464[6]),
        .O(q1_reg_i_250_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_251
       (.I0(or_ln134_63_fu_11052_p3[6]),
        .I1(or_ln134_65_fu_11064_p3[7]),
        .I2(q1_reg_i_99_0[6]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [6]),
        .I4(x_assign_78_reg_28649[6]),
        .I5(\xor_ln124_30_reg_27622_reg[7] [6]),
        .O(q1_reg_i_251_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_252
       (.I0(or_ln134_32_fu_6530_p3[5]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [6]),
        .I2(x_assign_31_reg_27915[4]),
        .I3(q1_reg_i_102_0[6]),
        .I4(x_assign_33_reg_27927[4]),
        .I5(x_assign_30_reg_27909[6]),
        .O(q1_reg_i_252_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_253
       (.I0(or_ln134_121_fu_19003_p3[6]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [6]),
        .I2(\xor_ln124_255_reg_30025_reg[7] [6]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [6]),
        .I4(x_assign_165_reg_29900[6]),
        .I5(x_assign_160_reg_29862[4]),
        .O(q1_reg_i_253_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_254
       (.I0(\xor_ln124_190_reg_29282_reg[7] [6]),
        .I1(q1_reg_i_108_0[6]),
        .I2(or_ln134_131_fu_22211_p3[6]),
        .I3(or_ln134_132_fu_22217_p3[4]),
        .I4(or_ln134_131_fu_22211_p3[0]),
        .I5(x_assign_201_reg_30464[5]),
        .O(xor_ln124_278_fu_22310_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_255
       (.I0(x_assign_177_reg_30088[4]),
        .I1(or_ln134_129_fu_20135_p3[7]),
        .I2(or_ln134_128_fu_20129_p3[5]),
        .I3(q1_reg_i_292_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I5(or_ln134_127_fu_20123_p3[6]),
        .O(q1_reg_i_255_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_256
       (.I0(or_ln134_58_fu_9938_p3[5]),
        .I1(q0_reg_17[5]),
        .I2(\xor_ln124_255_reg_30025_reg[7]_1 [5]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [5]),
        .I4(or_ln134_45_fu_9756_p3[7]),
        .I5(x_assign_64_reg_28445[5]),
        .O(q1_reg_i_256_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_257
       (.I0(or_ln134_32_fu_6530_p3[4]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [5]),
        .I2(or_ln134_20_reg_27921[5]),
        .I3(q1_reg_i_102_0[5]),
        .I4(\xor_ln124_79_reg_28044_reg[5] [3]),
        .I5(x_assign_30_reg_27909[5]),
        .O(q1_reg_i_257_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_258
       (.I0(x_assign_63_reg_28171[4]),
        .I1(\xor_ln124_95_reg_28232_reg[7] [5]),
        .I2(or_ln134_29_fu_7492_p3[5]),
        .I3(\xor_ln124_30_reg_27622_reg[7] [5]),
        .I4(x_assign_40_reg_28069[5]),
        .I5(or_ln134_30_fu_7498_p3[3]),
        .O(q1_reg_i_258_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_259
       (.I0(or_ln134_121_fu_19003_p3[5]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [5]),
        .I2(\xor_ln124_255_reg_30025_reg[7] [5]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [5]),
        .I4(x_assign_165_reg_29900[5]),
        .I5(or_ln134_107_fu_18815_p3[5]),
        .O(q1_reg_i_259_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_260
       (.I0(or_ln134_105_fu_16739_p3[5]),
        .I1(q1_reg_i_105_0[5]),
        .I2(x_assign_141_reg_29524[5]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [5]),
        .I4(q1_reg_i_122_0[3]),
        .I5(or_ln134_91_fu_16551_p3[5]),
        .O(q1_reg_i_260_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_261
       (.I0(\xor_ln124_190_reg_29282_reg[7] [5]),
        .I1(q1_reg_i_108_0[5]),
        .I2(or_ln134_131_fu_22211_p3[5]),
        .I3(or_ln134_132_fu_22217_p3[3]),
        .I4(or_ln134_131_fu_22211_p3[7]),
        .I5(or_ln134_133_fu_22223_p3[4]),
        .O(q1_reg_i_261_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_262
       (.I0(q1_reg_i_124_0[3]),
        .I1(or_ln134_129_fu_20135_p3[6]),
        .I2(or_ln134_128_fu_20129_p3[4]),
        .I3(q1_reg_i_293_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I5(or_ln134_127_fu_20123_p3[5]),
        .O(q1_reg_i_262_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_263
       (.I0(or_ln134_71_fu_12184_p3[4]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [4]),
        .I2(q1_reg_i_100_0[4]),
        .I3(\xor_ln124_294_reg_30732_reg[7] [4]),
        .I4(or_ln134_62_fu_12026_p3[6]),
        .I5(or_ln134_60_fu_12014_p3[4]),
        .O(q1_reg_i_263_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_264
       (.I0(or_ln134_32_fu_6530_p3[3]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [4]),
        .I2(or_ln134_20_reg_27921[4]),
        .I3(q1_reg_i_102_0[4]),
        .I4(\xor_ln124_79_reg_28044_reg[5] [2]),
        .I5(x_assign_30_reg_27909[4]),
        .O(q1_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_265
       (.I0(or_ln134_105_fu_16739_p3[4]),
        .I1(q1_reg_i_105_0[4]),
        .I2(x_assign_141_reg_29524[4]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [4]),
        .I4(q1_reg_i_122_0[2]),
        .I5(or_ln134_91_fu_16551_p3[4]),
        .O(q1_reg_i_265_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_266
       (.I0(\xor_ln124_190_reg_29282_reg[7] [4]),
        .I1(q1_reg_i_108_0[4]),
        .I2(or_ln134_131_fu_22211_p3[4]),
        .I3(or_ln134_132_fu_22217_p3[2]),
        .I4(or_ln134_131_fu_22211_p3[6]),
        .I5(x_assign_201_reg_30464[4]),
        .O(xor_ln124_278_fu_22310_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_267
       (.I0(x_assign_186_reg_30254[4]),
        .I1(or_ln134_136_fu_21261_p3[3]),
        .I2(or_ln134_137_fu_21267_p3[5]),
        .I3(q1_reg_i_294_n_0),
        .I4(\xor_ln124_190_reg_29282_reg[7] [4]),
        .I5(or_ln134_135_fu_21255_p3[5]),
        .O(q1_reg_i_267_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_268
       (.I0(or_ln134_71_fu_12184_p3[3]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [3]),
        .I2(q1_reg_i_100_0[3]),
        .I3(\xor_ln124_294_reg_30732_reg[7] [3]),
        .I4(q1_reg_i_133_0[3]),
        .I5(x_assign_91_reg_28843[3]),
        .O(q1_reg_i_268_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_269
       (.I0(\xor_ln124_95_reg_28232_reg[4] [1]),
        .I1(\xor_ln124_95_reg_28232_reg[7] [3]),
        .I2(or_ln134_29_fu_7492_p3[3]),
        .I3(\xor_ln124_30_reg_27622_reg[7] [3]),
        .I4(x_assign_40_reg_28069[3]),
        .I5(or_ln134_30_fu_7498_p3[1]),
        .O(q1_reg_i_269_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_270
       (.I0(or_ln134_121_fu_19003_p3[3]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [3]),
        .I2(\xor_ln124_255_reg_30025_reg[7] [3]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [3]),
        .I4(x_assign_165_reg_29900[3]),
        .I5(x_assign_160_reg_29862[3]),
        .O(q1_reg_i_270_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_271
       (.I0(or_ln134_105_fu_16739_p3[3]),
        .I1(q1_reg_i_105_0[3]),
        .I2(x_assign_141_reg_29524[3]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [3]),
        .I4(q1_reg_i_122_0[1]),
        .I5(x_assign_136_reg_29486[3]),
        .O(q1_reg_i_271_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_272
       (.I0(\xor_ln124_190_reg_29282_reg[7] [3]),
        .I1(q1_reg_i_108_0[3]),
        .I2(or_ln134_131_fu_22211_p3[3]),
        .I3(or_ln134_132_fu_22217_p3[1]),
        .I4(q1_reg_i_139_0[3]),
        .I5(x_assign_201_reg_30464[3]),
        .O(q1_reg_i_272_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_273
       (.I0(q1_reg_i_124_0[1]),
        .I1(\xor_ln124_271_reg_30213_reg[3]_0 [2]),
        .I2(or_ln134_128_fu_20129_p3[2]),
        .I3(q1_reg_i_295_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I5(or_ln134_127_fu_20123_p3[3]),
        .O(q1_reg_i_273_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_274
       (.I0(or_ln134_58_fu_9938_p3[2]),
        .I1(q0_reg_17[2]),
        .I2(\xor_ln124_255_reg_30025_reg[7]_1 [2]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [2]),
        .I4(\xor_ln124_127_reg_28608_reg[3] [2]),
        .I5(x_assign_64_reg_28445[2]),
        .O(q1_reg_i_274_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_275
       (.I0(or_ln134_32_fu_6530_p3[1]),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [2]),
        .I2(x_assign_31_reg_27915[2]),
        .I3(q1_reg_i_102_0[2]),
        .I4(\xor_ln124_79_reg_28044_reg[5] [0]),
        .I5(x_assign_30_reg_27909[2]),
        .O(q1_reg_i_275_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_276
       (.I0(\xor_ln124_95_reg_28232_reg[4] [0]),
        .I1(\xor_ln124_95_reg_28232_reg[7] [2]),
        .I2(or_ln134_29_fu_7492_p3[2]),
        .I3(\xor_ln124_30_reg_27622_reg[7] [2]),
        .I4(x_assign_40_reg_28069[2]),
        .I5(or_ln134_30_fu_7498_p3[0]),
        .O(q1_reg_i_276_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_277
       (.I0(or_ln134_105_fu_16739_p3[2]),
        .I1(q1_reg_i_105_0[2]),
        .I2(x_assign_141_reg_29524[2]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [2]),
        .I4(q1_reg_i_122_0[0]),
        .I5(x_assign_136_reg_29486[2]),
        .O(q1_reg_i_277_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_278
       (.I0(\xor_ln124_190_reg_29282_reg[7] [2]),
        .I1(q1_reg_i_108_0[2]),
        .I2(or_ln134_131_fu_22211_p3[2]),
        .I3(or_ln134_132_fu_22217_p3[0]),
        .I4(q1_reg_i_139_0[2]),
        .I5(x_assign_201_reg_30464[2]),
        .O(xor_ln124_278_fu_22310_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_279
       (.I0(q1_reg_i_124_0[0]),
        .I1(\xor_ln124_271_reg_30213_reg[3]_0 [1]),
        .I2(or_ln134_128_fu_20129_p3[1]),
        .I3(q1_reg_i_296_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I5(or_ln134_127_fu_20123_p3[2]),
        .O(q1_reg_i_279_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_28
       (.I0(q1_reg_i_98_n_0),
        .I1(q1_reg_i_99_n_0),
        .I2(q1_reg_i_100_n_0),
        .I3(clefia_s1_address0110_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q1_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_280
       (.I0(or_ln134_63_fu_11052_p3[1]),
        .I1(\xor_ln124_143_reg_28796_reg[3]_0 [0]),
        .I2(q1_reg_i_99_0[1]),
        .I3(\xor_ln124_93_reg_28222_reg[7] [1]),
        .I4(x_assign_78_reg_28649[1]),
        .I5(\xor_ln124_30_reg_27622_reg[7] [1]),
        .O(q1_reg_i_280_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_281
       (.I0(or_ln134_71_fu_12184_p3[1]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [1]),
        .I2(q1_reg_i_100_0[1]),
        .I3(\xor_ln124_294_reg_30732_reg[7] [1]),
        .I4(q1_reg_i_133_0[1]),
        .I5(x_assign_91_reg_28843[1]),
        .O(q1_reg_i_281_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_282
       (.I0(or_ln134_58_fu_9938_p3[1]),
        .I1(q0_reg_17[1]),
        .I2(\xor_ln124_255_reg_30025_reg[7]_1 [1]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [1]),
        .I4(\xor_ln124_127_reg_28608_reg[3] [1]),
        .I5(x_assign_64_reg_28445[1]),
        .O(q1_reg_i_282_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_283
       (.I0(x_assign_63_reg_28171[0]),
        .I1(\xor_ln124_95_reg_28232_reg[7] [1]),
        .I2(or_ln134_29_fu_7492_p3[1]),
        .I3(\xor_ln124_30_reg_27622_reg[7] [1]),
        .I4(x_assign_40_reg_28069[1]),
        .I5(x_assign_42_reg_28085[5]),
        .O(q1_reg_i_283_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_284
       (.I0(or_ln134_121_fu_19003_p3[1]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [1]),
        .I2(\xor_ln124_255_reg_30025_reg[7] [1]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [1]),
        .I4(x_assign_165_reg_29900[1]),
        .I5(x_assign_160_reg_29862[1]),
        .O(q1_reg_i_284_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_285
       (.I0(\xor_ln124_190_reg_29282_reg[7] [1]),
        .I1(q1_reg_i_108_0[1]),
        .I2(or_ln134_131_fu_22211_p3[1]),
        .I3(x_assign_199_reg_30448[5]),
        .I4(q1_reg_i_139_0[1]),
        .I5(x_assign_201_reg_30464[1]),
        .O(xor_ln124_278_fu_22310_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_286
       (.I0(x_assign_186_reg_30254[1]),
        .I1(or_ln134_136_fu_21261_p3[0]),
        .I2(\xor_ln124_285_reg_30391_reg[3]_0 [0]),
        .I3(q1_reg_i_297_n_0),
        .I4(\xor_ln124_190_reg_29282_reg[7] [1]),
        .I5(\xor_ln124_285_reg_30391_reg[3] [0]),
        .O(q1_reg_i_286_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_287
       (.I0(x_assign_50_reg_27967),
        .I1(\xor_ln124_93_reg_28222_reg[7]_0 [0]),
        .I2(x_assign_31_reg_27915[0]),
        .I3(q1_reg_i_102_0[0]),
        .I4(x_assign_33_reg_27927[6]),
        .I5(x_assign_30_reg_27909[0]),
        .O(q1_reg_i_287_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_288
       (.I0(x_assign_63_reg_28171[7]),
        .I1(\xor_ln124_95_reg_28232_reg[7] [0]),
        .I2(or_ln134_29_fu_7492_p3[0]),
        .I3(\xor_ln124_30_reg_27622_reg[7] [0]),
        .I4(x_assign_40_reg_28069[0]),
        .I5(x_assign_42_reg_28085[4]),
        .O(q1_reg_i_288_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_289
       (.I0(or_ln134_105_fu_16739_p3[0]),
        .I1(q1_reg_i_105_0[0]),
        .I2(x_assign_141_reg_29524[0]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [0]),
        .I4(x_assign_141_reg_29524[6]),
        .I5(x_assign_136_reg_29486[0]),
        .O(q1_reg_i_289_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    q1_reg_i_29
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\reg_2116_reg[0] [7]),
        .I2(\reg_2116_reg[0] [3]),
        .I3(clefia_s1_address118_out),
        .O(q1_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_290
       (.I0(\xor_ln124_190_reg_29282_reg[7] [0]),
        .I1(q1_reg_i_108_0[0]),
        .I2(or_ln134_131_fu_22211_p3[0]),
        .I3(x_assign_199_reg_30448[4]),
        .I4(q1_reg_i_139_0[0]),
        .I5(x_assign_201_reg_30464[0]),
        .O(xor_ln124_278_fu_22310_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_291
       (.I0(x_assign_177_reg_30088[6]),
        .I1(or_ln134_129_fu_20135_p3[1]),
        .I2(x_assign_194_reg_30136),
        .I3(q1_reg_i_298_n_0),
        .I4(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I5(or_ln134_127_fu_20123_p3[0]),
        .O(q1_reg_i_291_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_292
       (.I0(or_ln134_127_fu_20123_p3[7]),
        .I1(\xor_ln124_269_reg_30203_reg[7] [6]),
        .I2(x_assign_174_reg_30066[6]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [6]),
        .I4(x_assign_174_reg_30066[4]),
        .I5(x_assign_175_reg_30072[4]),
        .O(q1_reg_i_292_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_293
       (.I0(or_ln134_127_fu_20123_p3[6]),
        .I1(\xor_ln124_269_reg_30203_reg[7] [5]),
        .I2(x_assign_174_reg_30066[5]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [5]),
        .I4(q1_reg_i_262_0[3]),
        .I5(or_ln134_116_fu_19953_p3[5]),
        .O(q1_reg_i_293_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_294
       (.I0(or_ln134_135_fu_21255_p3[4]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [4]),
        .I2(\xor_ln124_285_reg_30391_reg[5] [2]),
        .I3(\xor_ln124_285_reg_30391_reg[7] [4]),
        .I4(or_ln134_124_fu_21085_p3[4]),
        .I5(\xor_ln124_285_reg_30391_reg[5]_0 [2]),
        .O(q1_reg_i_294_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_295
       (.I0(\xor_ln124_271_reg_30213_reg[3]_1 [2]),
        .I1(\xor_ln124_269_reg_30203_reg[7] [3]),
        .I2(x_assign_174_reg_30066[3]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [3]),
        .I4(q1_reg_i_262_0[1]),
        .I5(x_assign_175_reg_30072[3]),
        .O(q1_reg_i_295_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_296
       (.I0(\xor_ln124_271_reg_30213_reg[3]_1 [1]),
        .I1(\xor_ln124_269_reg_30203_reg[7] [2]),
        .I2(x_assign_174_reg_30066[2]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [2]),
        .I4(q1_reg_i_262_0[0]),
        .I5(x_assign_175_reg_30072[2]),
        .O(q1_reg_i_296_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_297
       (.I0(or_ln134_135_fu_21255_p3[1]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [1]),
        .I2(x_assign_186_reg_30254[7]),
        .I3(\xor_ln124_285_reg_30391_reg[7] [1]),
        .I4(x_assign_187_reg_30260[1]),
        .I5(x_assign_189_reg_30276[7]),
        .O(q1_reg_i_297_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q1_reg_i_298
       (.I0(or_ln134_127_fu_20123_p3[1]),
        .I1(\xor_ln124_269_reg_30203_reg[7] [0]),
        .I2(x_assign_174_reg_30066[0]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_1 [0]),
        .I4(x_assign_174_reg_30066[6]),
        .I5(x_assign_175_reg_30072[0]),
        .O(q1_reg_i_298_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_3
       (.I0(q1_reg_i_28_n_0),
        .I1(q1_reg_i_29_n_0),
        .I2(q1_reg_i_30_n_0),
        .I3(q1_reg_i_31_n_0),
        .I4(q1_reg_i_32_n_0),
        .I5(q1_reg_i_33_n_0),
        .O(q1_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_30
       (.I0(q1_reg_i_101_n_0),
        .I1(clefia_s1_address116_out),
        .I2(q1_reg_i_102_n_0),
        .I3(\xor_ln124_31_reg_27628_reg[7] [2]),
        .I4(clefia_s1_address11),
        .I5(q1_reg_i_103_n_0),
        .O(q1_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_31
       (.I0(\reg_2155_reg[7] [3]),
        .I1(xor_ln124_164_fu_14012_p2[7]),
        .I2(q1_reg_i_105_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address0111_out),
        .I5(clefia_s1_address117_out),
        .O(q1_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFEFF00)) 
    q1_reg_i_32
       (.I0(\reg_2116_reg[0] [5]),
        .I1(\reg_2116_reg[0] [4]),
        .I2(\reg_2116_reg[0] [8]),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\reg_2116_reg[0] [9]),
        .O(q1_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q1_reg_i_33
       (.I0(q1_reg_i_106_n_0),
        .I1(q1_reg_i_107_n_0),
        .I2(q1_reg_i_108_n_0),
        .I3(\reg_2116_reg[0] [9]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q1_reg_11[7]),
        .O(q1_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_34
       (.I0(q1_reg_i_109_n_0),
        .I1(q1_reg_i_110_n_0),
        .I2(\reg_2110_reg[6] [3]),
        .I3(clefia_s1_address0110_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q1_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_35
       (.I0(\xor_ln124_63_reg_27841_reg[6] [3]),
        .I1(clefia_s1_address116_out),
        .I2(q1_reg_i_111_n_0),
        .I3(\xor_ln124_31_reg_27628_reg[7] [1]),
        .I4(clefia_s1_address11),
        .I5(q1_reg_i_103_n_0),
        .O(q1_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_36
       (.I0(q1_reg_i_112_n_0),
        .I1(xor_ln124_164_fu_14012_p2[6]),
        .I2(\xor_ln124_159_reg_28985_reg[6] [1]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address0111_out),
        .I5(clefia_s1_address117_out),
        .O(q1_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q1_reg_i_37
       (.I0(q1_reg_i_114_n_0),
        .I1(q1_reg_i_107_n_0),
        .I2(q1_reg_i_115_n_0),
        .I3(\reg_2116_reg[0] [9]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q1_reg_11[6]),
        .O(q1_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_38
       (.I0(q1_reg_i_116_n_0),
        .I1(\trunc_ln134_166_reg_28741_reg[5] [4]),
        .I2(\reg_2110_reg[6] [2]),
        .I3(clefia_s1_address0110_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q1_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_39
       (.I0(q1_reg_i_117_n_0),
        .I1(clefia_s1_address116_out),
        .I2(q1_reg_i_118_n_0),
        .I3(q1_reg_i_119_n_0),
        .I4(clefia_s1_address11),
        .I5(q1_reg_i_103_n_0),
        .O(q1_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_4
       (.I0(q1_reg_i_34_n_0),
        .I1(q1_reg_i_29_n_0),
        .I2(q1_reg_i_35_n_0),
        .I3(q1_reg_i_36_n_0),
        .I4(q1_reg_i_32_n_0),
        .I5(q1_reg_i_37_n_0),
        .O(q1_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_40
       (.I0(q1_reg_i_120_n_0),
        .I1(xor_ln124_164_fu_14012_p2[5]),
        .I2(q1_reg_i_122_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address0111_out),
        .I5(clefia_s1_address117_out),
        .O(q1_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q1_reg_i_41
       (.I0(q1_reg_i_123_n_0),
        .I1(q1_reg_i_107_n_0),
        .I2(q1_reg_i_124_n_0),
        .I3(\reg_2116_reg[0] [9]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q1_reg_11[5]),
        .O(q1_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_42
       (.I0(xor_ln124_148_fu_13108_p2[4]),
        .I1(\trunc_ln134_166_reg_28741_reg[5] [3]),
        .I2(q1_reg_i_126_n_0),
        .I3(clefia_s1_address0110_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q1_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_43
       (.I0(\xor_ln124_63_reg_27841_reg[6] [2]),
        .I1(clefia_s1_address116_out),
        .I2(q1_reg_i_127_n_0),
        .I3(\xor_ln124_31_reg_27628_reg[7] [0]),
        .I4(clefia_s1_address11),
        .I5(q1_reg_i_103_n_0),
        .O(q1_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q1_reg_i_44
       (.I0(\reg_2155_reg[7] [2]),
        .I1(q1_reg_i_128_n_0),
        .I2(q1_reg_i_129_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address0111_out),
        .I5(clefia_s1_address117_out),
        .O(q1_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q1_reg_i_45
       (.I0(q1_reg_i_130_n_0),
        .I1(q1_reg_i_107_n_0),
        .I2(q1_reg_i_131_n_0),
        .I3(\reg_2116_reg[0] [9]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q1_reg_11[4]),
        .O(q1_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_46
       (.I0(xor_ln124_148_fu_13108_p2[3]),
        .I1(\trunc_ln134_166_reg_28741_reg[5] [2]),
        .I2(q1_reg_i_133_n_0),
        .I3(clefia_s1_address0110_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q1_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_47
       (.I0(\xor_ln124_63_reg_27841_reg[6] [1]),
        .I1(clefia_s1_address116_out),
        .I2(\reg_2130_reg[3] [1]),
        .I3(q1_reg_i_134_n_0),
        .I4(clefia_s1_address11),
        .I5(q1_reg_i_103_n_0),
        .O(q1_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q1_reg_i_48
       (.I0(q1_reg_i_135_n_0),
        .I1(q1_reg_i_136_n_0),
        .I2(q1_reg_i_137_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address0111_out),
        .I5(clefia_s1_address117_out),
        .O(q1_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'h00BABABAFFBABABA)) 
    q1_reg_i_49
       (.I0(q1_reg_i_138_n_0),
        .I1(q1_reg_i_107_n_0),
        .I2(q1_reg_i_139_n_0),
        .I3(\reg_2116_reg[0] [9]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q1_reg_11[3]),
        .O(q1_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_5
       (.I0(q1_reg_i_38_n_0),
        .I1(q1_reg_i_29_n_0),
        .I2(q1_reg_i_39_n_0),
        .I3(q1_reg_i_40_n_0),
        .I4(q1_reg_i_32_n_0),
        .I5(q1_reg_i_41_n_0),
        .O(q1_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_50
       (.I0(xor_ln124_148_fu_13108_p2[2]),
        .I1(\trunc_ln134_166_reg_28741_reg[5] [1]),
        .I2(\reg_2110_reg[6] [1]),
        .I3(clefia_s1_address0110_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q1_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_51
       (.I0(q1_reg_i_141_n_0),
        .I1(clefia_s1_address116_out),
        .I2(q1_reg_i_142_n_0),
        .I3(q1_reg_i_143_n_0),
        .I4(clefia_s1_address11),
        .I5(q1_reg_i_103_n_0),
        .O(q1_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q1_reg_i_52
       (.I0(\reg_2155_reg[7] [1]),
        .I1(q1_reg_i_144_n_0),
        .I2(q1_reg_i_145_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address0111_out),
        .I5(clefia_s1_address117_out),
        .O(q1_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q1_reg_i_53
       (.I0(q1_reg_i_146_n_0),
        .I1(q1_reg_i_107_n_0),
        .I2(q1_reg_i_147_n_0),
        .I3(\reg_2116_reg[0] [9]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q1_reg_11[2]),
        .O(q1_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_54
       (.I0(xor_ln124_148_fu_13108_p2[1]),
        .I1(q1_reg_i_149_n_0),
        .I2(q1_reg_i_150_n_0),
        .I3(clefia_s1_address0110_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q1_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_55
       (.I0(q1_reg_i_151_n_0),
        .I1(clefia_s1_address116_out),
        .I2(\reg_2130_reg[3] [0]),
        .I3(q1_reg_i_152_n_0),
        .I4(clefia_s1_address11),
        .I5(q1_reg_i_103_n_0),
        .O(q1_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_56
       (.I0(q1_reg_i_153_n_0),
        .I1(xor_ln124_164_fu_14012_p2[1]),
        .I2(\xor_ln124_159_reg_28985_reg[6] [0]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address0111_out),
        .I5(clefia_s1_address117_out),
        .O(q1_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q1_reg_i_57
       (.I0(q1_reg_i_155_n_0),
        .I1(q1_reg_i_107_n_0),
        .I2(q1_reg_i_156_n_0),
        .I3(\reg_2116_reg[0] [9]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q1_reg_11[1]),
        .O(q1_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_58
       (.I0(q1_reg_i_157_n_0),
        .I1(\trunc_ln134_166_reg_28741_reg[5] [0]),
        .I2(\reg_2110_reg[6] [0]),
        .I3(clefia_s1_address0110_out),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q1_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q1_reg_i_59
       (.I0(\xor_ln124_63_reg_27841_reg[6] [0]),
        .I1(clefia_s1_address116_out),
        .I2(q1_reg_i_158_n_0),
        .I3(q1_reg_i_159_n_0),
        .I4(clefia_s1_address11),
        .I5(q1_reg_i_103_n_0),
        .O(q1_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_6
       (.I0(q1_reg_i_42_n_0),
        .I1(q1_reg_i_29_n_0),
        .I2(q1_reg_i_43_n_0),
        .I3(q1_reg_i_44_n_0),
        .I4(q1_reg_i_32_n_0),
        .I5(q1_reg_i_45_n_0),
        .O(q1_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q1_reg_i_60
       (.I0(\reg_2155_reg[7] [0]),
        .I1(q1_reg_i_160_n_0),
        .I2(q1_reg_i_161_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address0111_out),
        .I5(clefia_s1_address117_out),
        .O(q1_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    q1_reg_i_61
       (.I0(q1_reg_i_162_n_0),
        .I1(q1_reg_i_107_n_0),
        .I2(q1_reg_i_163_n_0),
        .I3(\reg_2116_reg[0] [9]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(q1_reg_11[0]),
        .O(q1_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q1_reg_i_63
       (.I0(xor_ln124_100_fu_9789_p2[7]),
        .I1(q1_reg_i_169_n_0),
        .I2(xor_ln124_86_fu_8711_p2[7]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(\reg_2104_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFFFAEA)) 
    q1_reg_i_64
       (.I0(clefia_s1_address214_out),
        .I1(\reg_2116_reg[0] [2]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2116_reg[0] [4]),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_65
       (.I0(q1_reg_i_171_n_0),
        .I1(q1_reg_14[7]),
        .I2(q1_reg_15[7]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address31),
        .I5(clefia_s1_address312_out),
        .O(\xor_ln124_173_reg_29148_reg[7] ));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_66
       (.I0(q1_reg_i_172_n_0),
        .I1(xor_ln124_196_fu_16596_p2[7]),
        .I2(xor_ln124_214_fu_17782_p2[7]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(\x_assign_162_reg_29878_reg[7] ));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q1_reg_i_68
       (.I0(q1_reg_i_178_n_0),
        .I1(q1_reg_i_179_n_0),
        .I2(q1_reg_i_180_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(\reg_2104_reg[6] ));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q1_reg_i_69
       (.I0(q1_reg_i_181_n_0),
        .I1(q1_reg_14[6]),
        .I2(q1_reg_15[6]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address31),
        .I5(clefia_s1_address312_out),
        .O(\xor_ln124_173_reg_29148_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_7
       (.I0(q1_reg_i_46_n_0),
        .I1(q1_reg_i_29_n_0),
        .I2(q1_reg_i_47_n_0),
        .I3(q1_reg_i_48_n_0),
        .I4(q1_reg_i_32_n_0),
        .I5(q1_reg_i_49_n_0),
        .O(q1_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q1_reg_i_70
       (.I0(xor_ln124_228_fu_18860_p2[6]),
        .I1(q1_reg_i_183_n_0),
        .I2(xor_ln124_214_fu_17782_p2[6]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(\tmp_549_reg_29895_reg[0] ));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q1_reg_i_72
       (.I0(q1_reg_i_188_n_0),
        .I1(q1_reg_i_189_n_0),
        .I2(q1_reg_i_190_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(\reg_2104_reg[5] ));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_73
       (.I0(q1_reg_i_191_n_0),
        .I1(q1_reg_14[5]),
        .I2(q1_reg_15[5]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address31),
        .I5(clefia_s1_address312_out),
        .O(\xor_ln124_173_reg_29148_reg[5] ));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q1_reg_i_74
       (.I0(xor_ln124_228_fu_18860_p2[5]),
        .I1(q1_reg_i_193_n_0),
        .I2(q1_reg_i_194_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(\trunc_ln134_274_reg_29890_reg[6] ));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q1_reg_i_76
       (.I0(q1_reg_i_198_n_0),
        .I1(q1_reg_i_199_n_0),
        .I2(xor_ln124_86_fu_8711_p2[4]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(\reg_2104_reg[4] ));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_77
       (.I0(q1_reg_i_201_n_0),
        .I1(q1_reg_14[4]),
        .I2(q1_reg_15[4]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address31),
        .I5(clefia_s1_address312_out),
        .O(\xor_ln124_173_reg_29148_reg[4] ));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q1_reg_i_78
       (.I0(q1_reg_i_202_n_0),
        .I1(q1_reg_i_203_n_0),
        .I2(q1_reg_i_204_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(\trunc_ln134_279_reg_29916_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_8
       (.I0(q1_reg_i_50_n_0),
        .I1(q1_reg_i_29_n_0),
        .I2(q1_reg_i_51_n_0),
        .I3(q1_reg_i_52_n_0),
        .I4(q1_reg_i_32_n_0),
        .I5(q1_reg_i_53_n_0),
        .O(q1_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q1_reg_i_80
       (.I0(xor_ln124_100_fu_9789_p2[3]),
        .I1(q1_reg_i_209_n_0),
        .I2(xor_ln124_86_fu_8711_p2[3]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(\reg_2104_reg[3] ));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q1_reg_i_81
       (.I0(q1_reg_i_211_n_0),
        .I1(q1_reg_14[3]),
        .I2(q1_reg_15[3]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address31),
        .I5(clefia_s1_address312_out),
        .O(\xor_ln124_173_reg_29148_reg[3] ));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_82
       (.I0(q1_reg_i_212_n_0),
        .I1(xor_ln124_196_fu_16596_p2[3]),
        .I2(q1_reg_i_214_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(\x_assign_162_reg_29878_reg[3] ));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q1_reg_i_84
       (.I0(q1_reg_i_218_n_0),
        .I1(q1_reg_i_219_n_0),
        .I2(xor_ln124_86_fu_8711_p2[2]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(\reg_2104_reg[2] ));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_85
       (.I0(q1_reg_i_221_n_0),
        .I1(q1_reg_14[2]),
        .I2(q1_reg_15[2]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address31),
        .I5(clefia_s1_address312_out),
        .O(\xor_ln124_173_reg_29148_reg[2] ));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q1_reg_i_86
       (.I0(q1_reg_i_222_n_0),
        .I1(q1_reg_i_223_n_0),
        .I2(xor_ln124_214_fu_17782_p2[2]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(\x_assign_162_reg_29878_reg[2] ));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_88
       (.I0(xor_ln124_100_fu_9789_p2[1]),
        .I1(xor_ln124_68_fu_7525_p2[1]),
        .I2(q1_reg_i_230_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(\reg_2104_reg[1] ));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q1_reg_i_89
       (.I0(xor_ln124_182_fu_15633_p2),
        .I1(q1_reg_14[1]),
        .I2(q1_reg_15[1]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address31),
        .I5(clefia_s1_address312_out),
        .O(\xor_ln124_173_reg_29148_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q1_reg_i_9
       (.I0(q1_reg_i_54_n_0),
        .I1(q1_reg_i_29_n_0),
        .I2(q1_reg_i_55_n_0),
        .I3(q1_reg_i_56_n_0),
        .I4(q1_reg_i_32_n_0),
        .I5(q1_reg_i_57_n_0),
        .O(q1_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q1_reg_i_90
       (.I0(xor_ln124_228_fu_18860_p2[1]),
        .I1(xor_ln124_196_fu_16596_p2[1]),
        .I2(q1_reg_i_234_n_0),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(\x_assign_163_reg_29884_reg[1] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_92
       (.I0(xor_ln124_100_fu_9789_p2[0]),
        .I1(xor_ln124_68_fu_7525_p2[0]),
        .I2(xor_ln124_86_fu_8711_p2[0]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(\reg_2104_reg[0] ));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q1_reg_i_93
       (.I0(q1_reg_i_241_n_0),
        .I1(q1_reg_14[0]),
        .I2(q1_reg_15[0]),
        .I3(clefia_s1_address214_out),
        .I4(clefia_s1_address31),
        .I5(clefia_s1_address312_out),
        .O(\xor_ln124_173_reg_29148_reg[0] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q1_reg_i_94
       (.I0(xor_ln124_228_fu_18860_p2[0]),
        .I1(xor_ln124_196_fu_16596_p2[0]),
        .I2(xor_ln124_214_fu_17782_p2[0]),
        .I3(clefia_s1_address118_out),
        .I4(clefia_s1_address117_out),
        .I5(clefia_s1_address215_out),
        .O(\x_assign_163_reg_29884_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q1_reg_i_95
       (.I0(\reg_2116_reg[0] [9]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(ct_ce07));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_98
       (.I0(\xor_ln124_292_reg_30722_reg[7] [7]),
        .I1(q1_reg_i_28_0[7]),
        .I2(x_assign_103_reg_29027[5]),
        .I3(x_assign_100_reg_29005[5]),
        .I4(x_assign_102_reg_29021[5]),
        .I5(x_assign_103_reg_29027[7]),
        .O(q1_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_99
       (.I0(x_assign_79_reg_28655[5]),
        .I1(or_ln134_64_fu_11058_p3[6]),
        .I2(or_ln134_63_fu_11052_p3[0]),
        .I3(q1_reg_i_245_n_0),
        .I4(x_assign_78_reg_28649[5]),
        .I5(x_assign_81_reg_28671[5]),
        .O(q1_reg_i_99_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q2_reg_i_19
       (.I0(clefia_s1_address0113_out),
        .I1(clefia_s1_address118_out),
        .I2(clefia_s1_address213_out),
        .I3(clefia_s1_address21),
        .I4(clefia_s1_address019_out),
        .I5(\ap_CS_fsm_reg[4] ),
        .O(ap_enable_reg_pp0_iter3_reg_2));
  LUT2 #(
    .INIT(4'h8)) 
    q2_reg_i_22
       (.I0(\reg_2116_reg[0] [10]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_address116_out));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q3_reg
       (.ADDRARDADDR({1'b0,1'b0,q3_reg_i_3__0_n_0,q3_reg_i_4__0_n_0,q3_reg_i_5__0_n_0,q3_reg_i_6__0_n_0,q3_reg_i_7__0_n_0,q3_reg_i_8__0_n_0,q3_reg_i_9__0_n_0,q3_reg_i_10__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q3_reg_25,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q3_reg_DOADO_UNCONNECTED[15:8],q3_reg_0}),
        .DOBDO({NLW_q3_reg_DOBDO_UNCONNECTED[15:8],q3_reg_1}),
        .DOPADOP(NLW_q3_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q3_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce3),
        .ENBWREN(clefia_s1_ce5),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_100__0
       (.I0(q3_reg_i_24__0_0[6]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [6]),
        .I2(or_ln134_19_reg_27903[6]),
        .I3(or_ln134_20_reg_27921[4]),
        .I4(x_assign_31_reg_27915[4]),
        .I5(x_assign_30_reg_27909[6]),
        .O(q3_reg_i_100__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_101__0
       (.I0(q3_reg_i_25_1[6]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [6]),
        .I2(x_assign_78_reg_28649[6]),
        .I3(x_assign_79_reg_28655[4]),
        .I4(or_ln134_52_fu_10882_p3[4]),
        .I5(or_ln134_51_fu_10876_p3[6]),
        .O(xor_ln124_116_fu_10921_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_102__0
       (.I0(\xor_ln124_29_reg_27616_reg[7] [6]),
        .I1(q3_reg_i_25_0[6]),
        .I2(x_assign_88_reg_28821[4]),
        .I3(or_ln134_60_fu_12014_p3[4]),
        .I4(x_assign_91_reg_28843[4]),
        .I5(or_ln134_62_fu_12026_p3[0]),
        .O(q3_reg_i_102__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_103
       (.I0(xor_ln124_244_fu_19992_p2[6]),
        .I1(\xor_ln124_173_reg_29148_reg[6]_0 [2]),
        .I2(q3_reg_i_196_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address215_out),
        .I5(clefia_s1_address118_out),
        .O(q3_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_104
       (.I0(xor_ln124_198_fu_16650_p2[6]),
        .I1(\xor_ln124_255_reg_30025_reg[7] [6]),
        .I2(\xor_ln124_269_reg_30203_reg[7] [6]),
        .I3(clefia_s1_address117_out),
        .I4(clefia_s1_address312_out),
        .I5(clefia_s1_address214_out),
        .O(q3_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_105
       (.I0(\xor_ln124_292_reg_30722_reg[7] [6]),
        .I1(q3_reg_i_27_0[6]),
        .I2(x_assign_187_reg_30260[4]),
        .I3(x_assign_186_reg_30254[6]),
        .I4(or_ln134_123_fu_21079_p3[6]),
        .I5(or_ln134_124_fu_21085_p3[4]),
        .O(xor_ln124_260_fu_21124_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_106__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I1(q3_reg_i_22_0[5]),
        .I2(x_assign_64_reg_28445[5]),
        .I3(or_ln134_45_fu_9756_p3[7]),
        .I4(q3_reg_i_32__0_0[3]),
        .I5(q3_reg_i_32__0_1[3]),
        .O(q3_reg_i_106__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_107__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I1(q3_reg_i_22_1[5]),
        .I2(x_assign_40_reg_28069[5]),
        .I3(or_ln134_29_fu_7492_p3[7]),
        .I4(q1_reg_i_72_0[3]),
        .I5(q1_reg_i_72_1[3]),
        .O(q3_reg_i_107__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_108__0
       (.I0(or_ln134_38_fu_8630_p3[5]),
        .I1(x_assign_73_reg_28327[4]),
        .I2(or_ln134_49_fu_8800_p3[5]),
        .I3(q3_reg_i_198__0_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [5]),
        .I5(x_assign_73_reg_28327[5]),
        .O(q3_reg_i_108__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_109__0
       (.I0(q3_reg_i_24__0_0[5]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [5]),
        .I2(or_ln134_19_reg_27903[5]),
        .I3(or_ln134_20_reg_27921[3]),
        .I4(or_ln134_20_reg_27921[5]),
        .I5(x_assign_30_reg_27909[5]),
        .O(xor_ln124_52_fu_6399_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_10__0
       (.I0(q3_reg_i_52__0_n_0),
        .I1(q3_reg_i_23_n_0),
        .I2(q3_reg_i_53__0_n_0),
        .I3(q3_reg_i_54_n_0),
        .I4(q3_reg_i_26_n_0),
        .I5(q3_reg_i_55__0_n_0),
        .O(q3_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_110
       (.I0(q3_reg_i_25_1[5]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [5]),
        .I2(x_assign_78_reg_28649[5]),
        .I3(or_ln134_52_fu_10882_p3[5]),
        .I4(or_ln134_52_fu_10882_p3[3]),
        .I5(or_ln134_51_fu_10876_p3[5]),
        .O(xor_ln124_116_fu_10921_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_111
       (.I0(\xor_ln124_29_reg_27616_reg[7] [5]),
        .I1(q3_reg_i_25_0[5]),
        .I2(q3_reg_i_34_0[3]),
        .I3(or_ln134_60_fu_12014_p3[3]),
        .I4(or_ln134_60_fu_12014_p3[5]),
        .I5(or_ln134_62_fu_12026_p3[7]),
        .O(xor_ln124_132_fu_12053_p2[5]));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_112
       (.I0(q3_reg_i_199__0_n_0),
        .I1(\xor_ln124_173_reg_29148_reg[6]_0 [1]),
        .I2(q3_reg_i_200__0_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address215_out),
        .I5(clefia_s1_address118_out),
        .O(q3_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_113
       (.I0(q3_reg_i_201_n_0),
        .I1(\xor_ln124_255_reg_30025_reg[7] [5]),
        .I2(\xor_ln124_269_reg_30203_reg[7] [5]),
        .I3(clefia_s1_address117_out),
        .I4(clefia_s1_address312_out),
        .I5(clefia_s1_address214_out),
        .O(q3_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_114
       (.I0(\xor_ln124_292_reg_30722_reg[7] [5]),
        .I1(q3_reg_i_27_0[5]),
        .I2(or_ln134_124_fu_21085_p3[5]),
        .I3(x_assign_186_reg_30254[5]),
        .I4(or_ln134_123_fu_21079_p3[5]),
        .I5(or_ln134_124_fu_21085_p3[3]),
        .O(q3_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_115
       (.I0(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I1(q3_reg_i_22_0[4]),
        .I2(x_assign_64_reg_28445[4]),
        .I3(or_ln134_45_fu_9756_p3[6]),
        .I4(q3_reg_i_32__0_0[2]),
        .I5(q3_reg_i_32__0_1[2]),
        .O(xor_ln124_102_fu_9843_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_116
       (.I0(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I1(q3_reg_i_22_1[4]),
        .I2(x_assign_40_reg_28069[4]),
        .I3(or_ln134_29_fu_7492_p3[6]),
        .I4(q1_reg_i_72_0[2]),
        .I5(q1_reg_i_72_1[2]),
        .O(xor_ln124_70_fu_7579_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_117__0
       (.I0(or_ln134_38_fu_8630_p3[4]),
        .I1(q3_reg_i_36__0_0[2]),
        .I2(or_ln134_49_fu_8800_p3[4]),
        .I3(q3_reg_i_202__0_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [4]),
        .I5(x_assign_73_reg_28327[4]),
        .O(q3_reg_i_117__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_118
       (.I0(q3_reg_i_24__0_0[4]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [4]),
        .I2(or_ln134_19_reg_27903[4]),
        .I3(or_ln134_20_reg_27921[2]),
        .I4(or_ln134_20_reg_27921[4]),
        .I5(x_assign_30_reg_27909[4]),
        .O(xor_ln124_52_fu_6399_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_119__0
       (.I0(q3_reg_i_25_1[4]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [4]),
        .I2(x_assign_78_reg_28649[4]),
        .I3(or_ln134_52_fu_10882_p3[4]),
        .I4(or_ln134_52_fu_10882_p3[2]),
        .I5(or_ln134_51_fu_10876_p3[4]),
        .O(q3_reg_i_119__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_120__0
       (.I0(\xor_ln124_29_reg_27616_reg[7] [4]),
        .I1(q3_reg_i_25_0[4]),
        .I2(q3_reg_i_34_0[2]),
        .I3(or_ln134_60_fu_12014_p3[2]),
        .I4(or_ln134_60_fu_12014_p3[4]),
        .I5(or_ln134_62_fu_12026_p3[6]),
        .O(xor_ln124_132_fu_12053_p2[4]));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_121__0
       (.I0(xor_ln124_244_fu_19992_p2[4]),
        .I1(q3_reg_i_204_n_0),
        .I2(q3_reg_i_205_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address215_out),
        .I5(clefia_s1_address118_out),
        .O(q3_reg_i_121__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_122
       (.I0(q3_reg_i_206__0_n_0),
        .I1(\xor_ln124_255_reg_30025_reg[7] [4]),
        .I2(\xor_ln124_269_reg_30203_reg[7] [4]),
        .I3(clefia_s1_address117_out),
        .I4(clefia_s1_address312_out),
        .I5(clefia_s1_address214_out),
        .O(q3_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_123
       (.I0(\xor_ln124_292_reg_30722_reg[7] [4]),
        .I1(q3_reg_i_27_0[4]),
        .I2(or_ln134_124_fu_21085_p3[4]),
        .I3(x_assign_186_reg_30254[4]),
        .I4(or_ln134_123_fu_21079_p3[4]),
        .I5(or_ln134_124_fu_21085_p3[2]),
        .O(q3_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_124
       (.I0(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I1(q3_reg_i_22_0[3]),
        .I2(x_assign_64_reg_28445[3]),
        .I3(\xor_ln124_127_reg_28608_reg[3] [3]),
        .I4(q3_reg_i_32__0_0[1]),
        .I5(q3_reg_i_32__0_1[1]),
        .O(q3_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_125
       (.I0(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I1(q3_reg_i_22_1[3]),
        .I2(x_assign_40_reg_28069[3]),
        .I3(q1_reg_i_47_0[3]),
        .I4(q1_reg_i_72_0[1]),
        .I5(q1_reg_i_72_1[1]),
        .O(xor_ln124_70_fu_7579_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_126__0
       (.I0(or_ln134_38_fu_8630_p3[3]),
        .I1(q3_reg_i_36__0_0[1]),
        .I2(x_assign_75_reg_28359[2]),
        .I3(q3_reg_i_207__0_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [3]),
        .I5(x_assign_73_reg_28327[3]),
        .O(q3_reg_i_126__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_127__0
       (.I0(q3_reg_i_24__0_0[3]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [3]),
        .I2(or_ln134_19_reg_27903[3]),
        .I3(or_ln134_20_reg_27921[1]),
        .I4(x_assign_31_reg_27915[3]),
        .I5(x_assign_30_reg_27909[3]),
        .O(q3_reg_i_127__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_128__0
       (.I0(q3_reg_i_25_1[3]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [3]),
        .I2(x_assign_78_reg_28649[3]),
        .I3(x_assign_79_reg_28655[3]),
        .I4(or_ln134_52_fu_10882_p3[1]),
        .I5(or_ln134_51_fu_10876_p3[3]),
        .O(xor_ln124_116_fu_10921_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_129
       (.I0(\xor_ln124_29_reg_27616_reg[7] [3]),
        .I1(q3_reg_i_25_0[3]),
        .I2(q3_reg_i_34_0[1]),
        .I3(or_ln134_60_fu_12014_p3[1]),
        .I4(x_assign_91_reg_28843[3]),
        .I5(q1_reg_i_133_0[3]),
        .O(q3_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_130
       (.I0(q3_reg_i_208__0_n_0),
        .I1(\xor_ln124_173_reg_29148_reg[6]_0 [0]),
        .I2(q3_reg_i_209_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address215_out),
        .I5(clefia_s1_address118_out),
        .O(q3_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_131
       (.I0(q3_reg_i_210_n_0),
        .I1(\xor_ln124_255_reg_30025_reg[7] [3]),
        .I2(\xor_ln124_269_reg_30203_reg[7] [3]),
        .I3(clefia_s1_address117_out),
        .I4(clefia_s1_address312_out),
        .I5(clefia_s1_address214_out),
        .O(q3_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_132__0
       (.I0(\xor_ln124_292_reg_30722_reg[7] [3]),
        .I1(q3_reg_i_27_0[3]),
        .I2(x_assign_187_reg_30260[3]),
        .I3(x_assign_186_reg_30254[3]),
        .I4(or_ln134_123_fu_21079_p3[3]),
        .I5(or_ln134_124_fu_21085_p3[1]),
        .O(xor_ln124_260_fu_21124_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_133__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I1(q3_reg_i_22_0[2]),
        .I2(x_assign_64_reg_28445[2]),
        .I3(\xor_ln124_127_reg_28608_reg[3] [2]),
        .I4(q3_reg_i_32__0_0[0]),
        .I5(q3_reg_i_32__0_1[0]),
        .O(q3_reg_i_133__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_134
       (.I0(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I1(q3_reg_i_22_1[2]),
        .I2(x_assign_40_reg_28069[2]),
        .I3(q1_reg_i_47_0[2]),
        .I4(q1_reg_i_72_0[0]),
        .I5(q1_reg_i_72_1[0]),
        .O(q3_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_135__0
       (.I0(or_ln134_38_fu_8630_p3[2]),
        .I1(q3_reg_i_36__0_0[0]),
        .I2(x_assign_75_reg_28359[1]),
        .I3(q3_reg_i_211__0_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [2]),
        .I5(x_assign_73_reg_28327[2]),
        .O(q3_reg_i_135__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_136__0
       (.I0(q3_reg_i_24__0_0[2]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [2]),
        .I2(or_ln134_19_reg_27903[2]),
        .I3(or_ln134_20_reg_27921[0]),
        .I4(x_assign_31_reg_27915[2]),
        .I5(x_assign_30_reg_27909[2]),
        .O(xor_ln124_52_fu_6399_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_137
       (.I0(q3_reg_i_25_1[2]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [2]),
        .I2(x_assign_78_reg_28649[2]),
        .I3(x_assign_79_reg_28655[2]),
        .I4(or_ln134_52_fu_10882_p3[0]),
        .I5(or_ln134_51_fu_10876_p3[2]),
        .O(xor_ln124_116_fu_10921_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_138__0
       (.I0(\xor_ln124_29_reg_27616_reg[7] [2]),
        .I1(q3_reg_i_25_0[2]),
        .I2(q3_reg_i_34_0[0]),
        .I3(or_ln134_60_fu_12014_p3[0]),
        .I4(x_assign_91_reg_28843[2]),
        .I5(q1_reg_i_133_0[2]),
        .O(q3_reg_i_138__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_139__0
       (.I0(q3_reg_i_212_n_0),
        .I1(q3_reg_i_213_n_0),
        .I2(q3_reg_i_214__0_n_0),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address215_out),
        .I5(clefia_s1_address118_out),
        .O(q3_reg_i_139__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_140
       (.I0(q3_reg_i_215_n_0),
        .I1(\xor_ln124_255_reg_30025_reg[7] [2]),
        .I2(\xor_ln124_269_reg_30203_reg[7] [2]),
        .I3(clefia_s1_address117_out),
        .I4(clefia_s1_address312_out),
        .I5(clefia_s1_address214_out),
        .O(q3_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_141
       (.I0(\xor_ln124_292_reg_30722_reg[7] [2]),
        .I1(q3_reg_i_27_0[2]),
        .I2(x_assign_187_reg_30260[2]),
        .I3(x_assign_186_reg_30254[2]),
        .I4(or_ln134_123_fu_21079_p3[2]),
        .I5(or_ln134_124_fu_21085_p3[0]),
        .O(xor_ln124_260_fu_21124_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_142__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I1(q3_reg_i_22_0[1]),
        .I2(x_assign_64_reg_28445[1]),
        .I3(\xor_ln124_127_reg_28608_reg[3] [1]),
        .I4(x_assign_67_reg_28467[7]),
        .I5(x_assign_64_reg_28445[7]),
        .O(q3_reg_i_142__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_143
       (.I0(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I1(q3_reg_i_22_1[1]),
        .I2(x_assign_40_reg_28069[1]),
        .I3(q1_reg_i_47_0[1]),
        .I4(x_assign_40_reg_28069[7]),
        .I5(x_assign_43_reg_28091[7]),
        .O(xor_ln124_70_fu_7579_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_144__0
       (.I0(q3_reg_i_24__0_0[1]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [1]),
        .I2(or_ln134_19_reg_27903[1]),
        .I3(x_assign_31_reg_27915[5]),
        .I4(x_assign_31_reg_27915[1]),
        .I5(x_assign_30_reg_27909[1]),
        .O(xor_ln124_52_fu_6399_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_145__0
       (.I0(q3_reg_i_25_1[1]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [1]),
        .I2(x_assign_78_reg_28649[1]),
        .I3(x_assign_79_reg_28655[1]),
        .I4(x_assign_79_reg_28655[5]),
        .I5(or_ln134_51_fu_10876_p3[1]),
        .O(q3_reg_i_145__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_146
       (.I0(\xor_ln124_29_reg_27616_reg[7] [1]),
        .I1(q3_reg_i_25_0[1]),
        .I2(x_assign_88_reg_28821[7]),
        .I3(x_assign_91_reg_28843[5]),
        .I4(x_assign_91_reg_28843[1]),
        .I5(q1_reg_i_133_0[1]),
        .O(xor_ln124_132_fu_12053_p2[1]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_147
       (.I0(q3_reg_i_216__0_n_0),
        .I1(q3_reg_i_217_n_0),
        .I2(xor_ln124_230_fu_18914_p2[1]),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address215_out),
        .I5(clefia_s1_address118_out),
        .O(q3_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_148
       (.I0(q3_reg_i_219_n_0),
        .I1(\xor_ln124_255_reg_30025_reg[7] [1]),
        .I2(\xor_ln124_269_reg_30203_reg[7] [1]),
        .I3(clefia_s1_address117_out),
        .I4(clefia_s1_address312_out),
        .I5(clefia_s1_address214_out),
        .O(q3_reg_i_148_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_149
       (.I0(\xor_ln124_292_reg_30722_reg[7] [1]),
        .I1(q3_reg_i_27_0[1]),
        .I2(x_assign_187_reg_30260[1]),
        .I3(x_assign_186_reg_30254[1]),
        .I4(or_ln134_123_fu_21079_p3[1]),
        .I5(x_assign_187_reg_30260[5]),
        .O(xor_ln124_260_fu_21124_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_150__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I1(q3_reg_i_22_0[0]),
        .I2(x_assign_64_reg_28445[0]),
        .I3(\xor_ln124_127_reg_28608_reg[3] [0]),
        .I4(x_assign_67_reg_28467[6]),
        .I5(x_assign_64_reg_28445[6]),
        .O(xor_ln124_102_fu_9843_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_151
       (.I0(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I1(q3_reg_i_22_1[0]),
        .I2(x_assign_40_reg_28069[0]),
        .I3(q1_reg_i_47_0[0]),
        .I4(x_assign_40_reg_28069[6]),
        .I5(x_assign_43_reg_28091[6]),
        .O(xor_ln124_70_fu_7579_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_152__0
       (.I0(q3_reg_i_24__0_0[0]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [0]),
        .I2(or_ln134_19_reg_27903[0]),
        .I3(x_assign_31_reg_27915[4]),
        .I4(x_assign_31_reg_27915[0]),
        .I5(x_assign_30_reg_27909[0]),
        .O(q3_reg_i_152__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_153
       (.I0(q3_reg_i_25_1[0]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [0]),
        .I2(x_assign_78_reg_28649[0]),
        .I3(x_assign_79_reg_28655[0]),
        .I4(x_assign_79_reg_28655[4]),
        .I5(or_ln134_51_fu_10876_p3[0]),
        .O(xor_ln124_116_fu_10921_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_154__0
       (.I0(\xor_ln124_29_reg_27616_reg[7] [0]),
        .I1(q3_reg_i_25_0[0]),
        .I2(x_assign_88_reg_28821[6]),
        .I3(x_assign_91_reg_28843[4]),
        .I4(x_assign_91_reg_28843[0]),
        .I5(q1_reg_i_133_0[0]),
        .O(xor_ln124_132_fu_12053_p2[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_155
       (.I0(xor_ln124_244_fu_19992_p2[0]),
        .I1(q3_reg_i_221_n_0),
        .I2(xor_ln124_230_fu_18914_p2[0]),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address215_out),
        .I5(clefia_s1_address118_out),
        .O(q3_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_156
       (.I0(q3_reg_i_223_n_0),
        .I1(\xor_ln124_255_reg_30025_reg[7] [0]),
        .I2(\xor_ln124_269_reg_30203_reg[7] [0]),
        .I3(clefia_s1_address117_out),
        .I4(clefia_s1_address312_out),
        .I5(clefia_s1_address214_out),
        .O(q3_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_157__0
       (.I0(\xor_ln124_292_reg_30722_reg[7] [0]),
        .I1(q3_reg_i_27_0[0]),
        .I2(x_assign_187_reg_30260[0]),
        .I3(x_assign_186_reg_30254[0]),
        .I4(or_ln134_123_fu_21079_p3[0]),
        .I5(x_assign_187_reg_30260[4]),
        .O(q3_reg_i_157__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_158
       (.I0(or_ln134_12_reg_27787[1]),
        .I1(x_assign_18_reg_27746[5]),
        .I2(or_ln134_11_fu_5378_p3[5]),
        .I3(or_ln134_12_reg_27787[7]),
        .I4(\xor_ln124_29_reg_27616_reg[7] [7]),
        .I5(q3_reg_i_56[7]),
        .O(\or_ln134_12_reg_27787_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_159
       (.I0(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I1(q3_reg_i_59__0_1[7]),
        .I2(or_ln134_100_fu_17689_p3[1]),
        .I3(or_ln134_102_fu_17701_p3[1]),
        .I4(or_ln134_100_fu_17689_p3[7]),
        .I5(or_ln134_99_fu_17683_p3[5]),
        .O(q3_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_160__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I1(q3_reg_i_59__0_2[7]),
        .I2(x_assign_55_reg_28279[7]),
        .I3(or_ln134_38_fu_8630_p3[1]),
        .I4(x_assign_55_reg_28279[5]),
        .I5(x_assign_52_reg_28257[5]),
        .O(q3_reg_i_160__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_161
       (.I0(\xor_ln124_93_reg_28222_reg[7] [7]),
        .I1(x_assign_126_reg_29315[7]),
        .I2(or_ln134_83_fu_15573_p3[5]),
        .I3(or_ln134_84_fu_15579_p3[7]),
        .I4(or_ln134_84_fu_15579_p3[1]),
        .I5(q3_reg_i_59__0_0[7]),
        .O(q3_reg_i_161_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_163__0
       (.I0(or_ln134_83_fu_15573_p3[4]),
        .I1(or_ln134_84_fu_15579_p3[6]),
        .O(q3_reg_i_163__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_164__0
       (.I0(x_assign_55_reg_28279[6]),
        .I1(or_ln134_38_fu_8630_p3[0]),
        .O(q3_reg_i_164__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_165__0
       (.I0(x_assign_55_reg_28279[4]),
        .I1(x_assign_52_reg_28257[4]),
        .O(q3_reg_i_165__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_167
       (.I0(or_ln134_83_fu_15573_p3[3]),
        .I1(or_ln134_84_fu_15579_p3[5]),
        .O(q3_reg_i_167_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_168__0
       (.I0(x_assign_55_reg_28279[5]),
        .I1(or_ln134_38_fu_8630_p3[7]),
        .O(q3_reg_i_168__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_169__0
       (.I0(q3_reg_i_66__0_0[3]),
        .I1(q3_reg_i_66__0_1[3]),
        .O(q3_reg_i_169__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_171__0
       (.I0(or_ln134_83_fu_15573_p3[2]),
        .I1(or_ln134_84_fu_15579_p3[4]),
        .O(q3_reg_i_171__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_172__0
       (.I0(x_assign_55_reg_28279[4]),
        .I1(or_ln134_38_fu_8630_p3[6]),
        .O(q3_reg_i_172__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_173__0
       (.I0(q3_reg_i_66__0_0[2]),
        .I1(q3_reg_i_66__0_1[2]),
        .O(q3_reg_i_173__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_175__0
       (.I0(or_ln134_83_fu_15573_p3[1]),
        .I1(or_ln134_84_fu_15579_p3[3]),
        .O(q3_reg_i_175__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_176__0
       (.I0(x_assign_55_reg_28279[3]),
        .I1(q3_reg_i_126__0_0[3]),
        .O(q3_reg_i_176__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_177__0
       (.I0(q3_reg_i_66__0_0[1]),
        .I1(q3_reg_i_66__0_1[1]),
        .O(q3_reg_i_177__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_179__0
       (.I0(or_ln134_83_fu_15573_p3[0]),
        .I1(or_ln134_84_fu_15579_p3[2]),
        .O(q3_reg_i_179__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_180__0
       (.I0(x_assign_55_reg_28279[2]),
        .I1(q3_reg_i_126__0_0[2]),
        .O(q3_reg_i_180__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_181__0
       (.I0(q3_reg_i_66__0_0[0]),
        .I1(q3_reg_i_66__0_1[0]),
        .O(q3_reg_i_181__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_183__0
       (.I0(x_assign_124_reg_29299[5]),
        .I1(or_ln134_84_fu_15579_p3[1]),
        .O(q3_reg_i_183__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_184__0
       (.I0(x_assign_55_reg_28279[1]),
        .I1(q3_reg_i_126__0_0[1]),
        .O(q3_reg_i_184__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_185__0
       (.I0(x_assign_55_reg_28279[7]),
        .I1(x_assign_52_reg_28257[7]),
        .O(q3_reg_i_185__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_187__0
       (.I0(x_assign_124_reg_29299[4]),
        .I1(or_ln134_84_fu_15579_p3[0]),
        .O(q3_reg_i_187__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_188__0
       (.I0(x_assign_55_reg_28279[0]),
        .I1(q3_reg_i_126__0_0[0]),
        .O(q3_reg_i_188__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_189__0
       (.I0(x_assign_55_reg_28279[6]),
        .I1(x_assign_52_reg_28257[6]),
        .O(q3_reg_i_189__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_190__0
       (.I0(q3_reg_i_94__0_1[7]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [7]),
        .I2(or_ln134_115_fu_19947_p3[7]),
        .I3(or_ln134_116_fu_19953_p3[5]),
        .I4(x_assign_174_reg_30066[7]),
        .I5(x_assign_175_reg_30072[5]),
        .O(xor_ln124_244_fu_19992_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_191
       (.I0(or_ln134_102_fu_17701_p3[7]),
        .I1(x_assign_169_reg_29744[6]),
        .I2(or_ln134_113_fu_17871_p3[0]),
        .I3(q3_reg_i_231_n_0),
        .I4(x_assign_153_reg_29712[5]),
        .I5(x_assign_169_reg_29744[7]),
        .O(q3_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_192__0
       (.I0(q3_reg_i_94__0_0[7]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I2(or_ln134_107_fu_18815_p3[5]),
        .I3(or_ln134_108_fu_18821_p3[7]),
        .I4(x_assign_160_reg_29862[5]),
        .I5(x_assign_165_reg_29900[7]),
        .O(xor_ln124_230_fu_18914_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_193
       (.I0(q3_reg_i_95_0[7]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I2(or_ln134_92_fu_16557_p3[7]),
        .I3(or_ln134_91_fu_16551_p3[5]),
        .I4(x_assign_141_reg_29524[7]),
        .I5(x_assign_136_reg_29486[5]),
        .O(xor_ln124_198_fu_16650_p2[7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_194__0
       (.I0(or_ln134_48_fu_8794_p3[6]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [6]),
        .I2(x_assign_55_reg_28279[6]),
        .I3(\xor_ln124_109_reg_28410_reg[7] [6]),
        .I4(or_ln134_37_fu_8624_p3[4]),
        .I5(or_ln134_38_fu_8630_p3[0]),
        .O(q3_reg_i_194__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_195__0
       (.I0(q3_reg_i_94__0_1[6]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [6]),
        .I2(or_ln134_115_fu_19947_p3[6]),
        .I3(or_ln134_116_fu_19953_p3[4]),
        .I4(x_assign_174_reg_30066[6]),
        .I5(x_assign_175_reg_30072[4]),
        .O(xor_ln124_244_fu_19992_p2[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_196
       (.I0(q3_reg_i_94__0_0[6]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I2(or_ln134_107_fu_18815_p3[4]),
        .I3(or_ln134_108_fu_18821_p3[6]),
        .I4(x_assign_160_reg_29862[4]),
        .I5(x_assign_165_reg_29900[6]),
        .O(q3_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_197__0
       (.I0(q3_reg_i_95_0[6]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I2(or_ln134_92_fu_16557_p3[6]),
        .I3(or_ln134_91_fu_16551_p3[4]),
        .I4(x_assign_141_reg_29524[6]),
        .I5(x_assign_136_reg_29486[4]),
        .O(xor_ln124_198_fu_16650_p2[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_198__0
       (.I0(or_ln134_48_fu_8794_p3[5]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [5]),
        .I2(x_assign_55_reg_28279[5]),
        .I3(\xor_ln124_109_reg_28410_reg[7] [5]),
        .I4(or_ln134_37_fu_8624_p3[3]),
        .I5(or_ln134_38_fu_8630_p3[7]),
        .O(q3_reg_i_198__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_199__0
       (.I0(q3_reg_i_94__0_1[5]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [5]),
        .I2(or_ln134_115_fu_19947_p3[5]),
        .I3(or_ln134_116_fu_19953_p3[3]),
        .I4(x_assign_174_reg_30066[5]),
        .I5(or_ln134_116_fu_19953_p3[5]),
        .O(q3_reg_i_199__0_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    q3_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter3_reg_2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\reg_2116_reg[0] [2]),
        .O(clefia_s1_ce3));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_200__0
       (.I0(q3_reg_i_94__0_0[5]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I2(or_ln134_107_fu_18815_p3[3]),
        .I3(or_ln134_108_fu_18821_p3[5]),
        .I4(or_ln134_107_fu_18815_p3[5]),
        .I5(x_assign_165_reg_29900[5]),
        .O(q3_reg_i_200__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_201
       (.I0(q3_reg_i_95_0[5]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I2(or_ln134_92_fu_16557_p3[5]),
        .I3(or_ln134_91_fu_16551_p3[3]),
        .I4(x_assign_141_reg_29524[5]),
        .I5(or_ln134_91_fu_16551_p3[5]),
        .O(q3_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_202__0
       (.I0(or_ln134_48_fu_8794_p3[4]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [4]),
        .I2(x_assign_55_reg_28279[4]),
        .I3(\xor_ln124_109_reg_28410_reg[7] [4]),
        .I4(or_ln134_37_fu_8624_p3[2]),
        .I5(or_ln134_38_fu_8630_p3[6]),
        .O(q3_reg_i_202__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_203__0
       (.I0(q3_reg_i_94__0_1[4]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [4]),
        .I2(or_ln134_115_fu_19947_p3[4]),
        .I3(or_ln134_116_fu_19953_p3[2]),
        .I4(x_assign_174_reg_30066[4]),
        .I5(or_ln134_116_fu_19953_p3[4]),
        .O(xor_ln124_244_fu_19992_p2[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_204
       (.I0(or_ln134_102_fu_17701_p3[4]),
        .I1(q3_reg_i_121__0_0[2]),
        .I2(or_ln134_113_fu_17871_p3[5]),
        .I3(q3_reg_i_232_n_0),
        .I4(\xor_ln124_237_reg_29827_reg[5] [2]),
        .I5(x_assign_169_reg_29744[4]),
        .O(q3_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_205
       (.I0(q3_reg_i_94__0_0[4]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I2(or_ln134_107_fu_18815_p3[2]),
        .I3(or_ln134_108_fu_18821_p3[4]),
        .I4(or_ln134_107_fu_18815_p3[4]),
        .I5(x_assign_165_reg_29900[4]),
        .O(q3_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_206__0
       (.I0(q3_reg_i_95_0[4]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I2(or_ln134_92_fu_16557_p3[4]),
        .I3(or_ln134_91_fu_16551_p3[2]),
        .I4(x_assign_141_reg_29524[4]),
        .I5(or_ln134_91_fu_16551_p3[4]),
        .O(q3_reg_i_206__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_207__0
       (.I0(or_ln134_48_fu_8794_p3[3]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [3]),
        .I2(x_assign_55_reg_28279[3]),
        .I3(\xor_ln124_109_reg_28410_reg[7] [3]),
        .I4(or_ln134_37_fu_8624_p3[1]),
        .I5(q3_reg_i_126__0_0[3]),
        .O(q3_reg_i_207__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_208__0
       (.I0(q3_reg_i_94__0_1[3]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [3]),
        .I2(or_ln134_115_fu_19947_p3[3]),
        .I3(or_ln134_116_fu_19953_p3[1]),
        .I4(x_assign_174_reg_30066[3]),
        .I5(x_assign_175_reg_30072[3]),
        .O(q3_reg_i_208__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_209
       (.I0(q3_reg_i_94__0_0[3]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I2(or_ln134_107_fu_18815_p3[1]),
        .I3(or_ln134_108_fu_18821_p3[3]),
        .I4(x_assign_160_reg_29862[3]),
        .I5(x_assign_165_reg_29900[3]),
        .O(q3_reg_i_209_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q3_reg_i_20__0
       (.I0(\reg_2116_reg[0] [3]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_address21));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    q3_reg_i_21
       (.I0(clefia_s1_address215_out),
        .I1(clefia_s1_address0112_out),
        .I2(clefia_s1_address116_out),
        .I3(\reg_2116_reg[0] [4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(q0_reg_i_19__0_n_0),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_210
       (.I0(q3_reg_i_95_0[3]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I2(or_ln134_92_fu_16557_p3[3]),
        .I3(or_ln134_91_fu_16551_p3[1]),
        .I4(x_assign_141_reg_29524[3]),
        .I5(x_assign_136_reg_29486[3]),
        .O(q3_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_211__0
       (.I0(or_ln134_48_fu_8794_p3[2]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [2]),
        .I2(x_assign_55_reg_28279[2]),
        .I3(\xor_ln124_109_reg_28410_reg[7] [2]),
        .I4(or_ln134_37_fu_8624_p3[0]),
        .I5(q3_reg_i_126__0_0[2]),
        .O(q3_reg_i_211__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_212
       (.I0(q3_reg_i_94__0_1[2]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [2]),
        .I2(or_ln134_115_fu_19947_p3[2]),
        .I3(or_ln134_116_fu_19953_p3[0]),
        .I4(x_assign_174_reg_30066[2]),
        .I5(x_assign_175_reg_30072[2]),
        .O(q3_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_213
       (.I0(or_ln134_102_fu_17701_p3[2]),
        .I1(q3_reg_i_121__0_0[0]),
        .I2(\xor_ln124_237_reg_29827_reg[3]_1 [1]),
        .I3(q3_reg_i_233_n_0),
        .I4(\xor_ln124_237_reg_29827_reg[5] [0]),
        .I5(x_assign_169_reg_29744[2]),
        .O(q3_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_214__0
       (.I0(q3_reg_i_94__0_0[2]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I2(or_ln134_107_fu_18815_p3[0]),
        .I3(or_ln134_108_fu_18821_p3[2]),
        .I4(x_assign_160_reg_29862[2]),
        .I5(x_assign_165_reg_29900[2]),
        .O(q3_reg_i_214__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_215
       (.I0(q3_reg_i_95_0[2]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I2(or_ln134_92_fu_16557_p3[2]),
        .I3(or_ln134_91_fu_16551_p3[0]),
        .I4(x_assign_141_reg_29524[2]),
        .I5(x_assign_136_reg_29486[2]),
        .O(q3_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_216__0
       (.I0(q3_reg_i_94__0_1[1]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [1]),
        .I2(or_ln134_115_fu_19947_p3[1]),
        .I3(x_assign_175_reg_30072[5]),
        .I4(x_assign_174_reg_30066[1]),
        .I5(x_assign_175_reg_30072[1]),
        .O(q3_reg_i_216__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_217
       (.I0(or_ln134_102_fu_17701_p3[1]),
        .I1(x_assign_169_reg_29744[0]),
        .I2(\xor_ln124_237_reg_29827_reg[3]_1 [0]),
        .I3(q3_reg_i_234_n_0),
        .I4(x_assign_153_reg_29712[7]),
        .I5(x_assign_169_reg_29744[1]),
        .O(q3_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_218
       (.I0(q3_reg_i_94__0_0[1]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I2(x_assign_160_reg_29862[5]),
        .I3(or_ln134_108_fu_18821_p3[1]),
        .I4(x_assign_160_reg_29862[1]),
        .I5(x_assign_165_reg_29900[1]),
        .O(xor_ln124_230_fu_18914_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_219
       (.I0(q3_reg_i_95_0[1]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I2(or_ln134_92_fu_16557_p3[1]),
        .I3(x_assign_136_reg_29486[5]),
        .I4(x_assign_141_reg_29524[1]),
        .I5(x_assign_136_reg_29486[1]),
        .O(q3_reg_i_219_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    q3_reg_i_21__0
       (.I0(clefia_s1_address213_out),
        .I1(clefia_s1_address21),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_22
       (.I0(xor_ln124_102_fu_9843_p2[7]),
        .I1(q3_reg_i_89_n_0),
        .I2(\reg_2146_reg[7]_0 [2]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_220__0
       (.I0(q3_reg_i_94__0_1[0]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [0]),
        .I2(or_ln134_115_fu_19947_p3[0]),
        .I3(x_assign_175_reg_30072[4]),
        .I4(x_assign_174_reg_30066[0]),
        .I5(x_assign_175_reg_30072[0]),
        .O(xor_ln124_244_fu_19992_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_221
       (.I0(or_ln134_102_fu_17701_p3[0]),
        .I1(x_assign_169_reg_29744[7]),
        .I2(or_ln134_113_fu_17871_p3[1]),
        .I3(q3_reg_i_235_n_0),
        .I4(x_assign_153_reg_29712[6]),
        .I5(x_assign_169_reg_29744[0]),
        .O(q3_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_222
       (.I0(q3_reg_i_94__0_0[0]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I2(x_assign_160_reg_29862[4]),
        .I3(or_ln134_108_fu_18821_p3[0]),
        .I4(x_assign_160_reg_29862[0]),
        .I5(x_assign_165_reg_29900[0]),
        .O(xor_ln124_230_fu_18914_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_223
       (.I0(q3_reg_i_95_0[0]),
        .I1(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I2(or_ln134_92_fu_16557_p3[0]),
        .I3(x_assign_136_reg_29486[4]),
        .I4(x_assign_141_reg_29524[0]),
        .I5(x_assign_136_reg_29486[0]),
        .O(q3_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_224
       (.I0(or_ln134_12_reg_27787[0]),
        .I1(x_assign_18_reg_27746[4]),
        .I2(or_ln134_11_fu_5378_p3[4]),
        .I3(or_ln134_12_reg_27787[6]),
        .I4(\xor_ln124_29_reg_27616_reg[7] [6]),
        .I5(q3_reg_i_56[6]),
        .O(\or_ln134_12_reg_27787_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_225__0
       (.I0(or_ln134_14_fu_4921_p3[4]),
        .I1(q3_reg_i_56[5]),
        .I2(or_ln134_12_reg_27787[5]),
        .I3(or_ln134_11_fu_5378_p3[3]),
        .I4(or_ln134_12_reg_27787[7]),
        .I5(\xor_ln124_29_reg_27616_reg[7] [5]),
        .O(xor_ln124_36_fu_5404_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_226__0
       (.I0(or_ln134_12_reg_27787[6]),
        .I1(or_ln134_14_fu_4921_p3[3]),
        .I2(or_ln134_11_fu_5378_p3[2]),
        .I3(or_ln134_12_reg_27787[4]),
        .I4(\xor_ln124_29_reg_27616_reg[7] [4]),
        .I5(q3_reg_i_56[4]),
        .O(\or_ln134_12_reg_27787_reg[6] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_227__0
       (.I0(q3_reg_i_174[3]),
        .I1(x_assign_18_reg_27746[3]),
        .I2(or_ln134_11_fu_5378_p3[1]),
        .I3(or_ln134_12_reg_27787[3]),
        .I4(\xor_ln124_29_reg_27616_reg[7] [3]),
        .I5(q3_reg_i_56[3]),
        .O(\x_assign_19_reg_27782_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_228
       (.I0(q3_reg_i_174[2]),
        .I1(x_assign_18_reg_27746[2]),
        .I2(or_ln134_11_fu_5378_p3[0]),
        .I3(or_ln134_12_reg_27787[2]),
        .I4(\xor_ln124_29_reg_27616_reg[7] [2]),
        .I5(q3_reg_i_56[2]),
        .O(\x_assign_19_reg_27782_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_229__0
       (.I0(x_assign_18_reg_27746[1]),
        .I1(q3_reg_i_56[1]),
        .I2(or_ln134_12_reg_27787[1]),
        .I3(x_assign_16_reg_27701[5]),
        .I4(q3_reg_i_174[1]),
        .I5(\xor_ln124_29_reg_27616_reg[7] [1]),
        .O(xor_ln124_36_fu_5404_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    q3_reg_i_22__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\reg_2116_reg[0] [8]),
        .O(clefia_s1_address213_out));
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    q3_reg_i_23
       (.I0(\reg_2116_reg[0] [14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\reg_2116_reg[0] [12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2116_reg[0] [2]),
        .O(q3_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_230
       (.I0(q3_reg_i_174[0]),
        .I1(x_assign_18_reg_27746[0]),
        .I2(x_assign_16_reg_27701[4]),
        .I3(or_ln134_12_reg_27787[0]),
        .I4(\xor_ln124_29_reg_27616_reg[7] [0]),
        .I5(q3_reg_i_56[0]),
        .O(\x_assign_19_reg_27782_reg[0] ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_231
       (.I0(x_assign_170_reg_29760[3]),
        .I1(q1_reg_14[7]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [7]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [7]),
        .I4(or_ln134_102_fu_17701_p3[1]),
        .I5(or_ln134_100_fu_17689_p3[1]),
        .O(q3_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_232
       (.I0(q3_reg_i_204_0[2]),
        .I1(q1_reg_14[4]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [4]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [4]),
        .I4(or_ln134_102_fu_17701_p3[6]),
        .I5(or_ln134_100_fu_17689_p3[6]),
        .O(q3_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_233
       (.I0(q3_reg_i_204_0[0]),
        .I1(q1_reg_14[2]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [2]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [2]),
        .I4(\xor_ln124_237_reg_29827_reg[3] [2]),
        .I5(\xor_ln124_237_reg_29827_reg[3]_0 [2]),
        .O(q3_reg_i_233_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_234
       (.I0(x_assign_170_reg_29760[0]),
        .I1(q1_reg_14[1]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [1]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [1]),
        .I4(\xor_ln124_237_reg_29827_reg[3] [1]),
        .I5(\xor_ln124_237_reg_29827_reg[3]_0 [1]),
        .O(q3_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    q3_reg_i_235
       (.I0(x_assign_170_reg_29760[4]),
        .I1(q1_reg_14[0]),
        .I2(\xor_ln124_30_reg_27622_reg[7] [0]),
        .I3(\xor_ln124_255_reg_30025_reg[7]_0 [0]),
        .I4(\xor_ln124_237_reg_29827_reg[3] [0]),
        .I5(\xor_ln124_237_reg_29827_reg[3]_0 [0]),
        .O(q3_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'h0000000022727772)) 
    q3_reg_i_24__0
       (.I0(ce012),
        .I1(q3_reg_i_90__0_n_0),
        .I2(\xor_ln124_109_reg_28410_reg[7] [7]),
        .I3(clefia_s1_address21),
        .I4(q3_reg_28[7]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_25
       (.I0(q3_reg_26[7]),
        .I1(q3_reg_i_91__0_n_0),
        .I2(xor_ln124_132_fu_12053_p2[7]),
        .I3(clefia_s1_address31),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q3_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    q3_reg_i_26
       (.I0(q3_reg_i_93_n_0),
        .I1(clefia_s1_address214_out),
        .I2(\reg_2116_reg[0] [4]),
        .I3(\reg_2116_reg[0] [7]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(clefia_s1_address0113_out),
        .O(q3_reg_i_26_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_27
       (.I0(q3_reg_i_94__0_n_0),
        .I1(q3_reg_i_93_n_0),
        .I2(q3_reg_i_95_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(xor_ln124_260_fu_21124_p2[7]),
        .O(q3_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_28
       (.I0(q3_reg_i_97__0_n_0),
        .I1(q3_reg_i_98_n_0),
        .I2(q3_reg_i_99__0_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h0000000022727772)) 
    q3_reg_i_29__0
       (.I0(ce012),
        .I1(q3_reg_i_100__0_n_0),
        .I2(\xor_ln124_109_reg_28410_reg[7] [6]),
        .I3(clefia_s1_address21),
        .I4(q3_reg_28[6]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_30__0
       (.I0(q3_reg_26[6]),
        .I1(xor_ln124_116_fu_10921_p2[6]),
        .I2(q3_reg_i_102__0_n_0),
        .I3(clefia_s1_address31),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q3_reg_i_30__0_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_31__0
       (.I0(q3_reg_i_103_n_0),
        .I1(q3_reg_i_93_n_0),
        .I2(q3_reg_i_104_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(xor_ln124_260_fu_21124_p2[6]),
        .O(q3_reg_i_31__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_32__0
       (.I0(q3_reg_i_106__0_n_0),
        .I1(q3_reg_i_107__0_n_0),
        .I2(q3_reg_i_108__0_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_32__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB888B8B)) 
    q3_reg_i_33__0
       (.I0(xor_ln124_52_fu_6399_p2[5]),
        .I1(ce012),
        .I2(\xor_ln124_109_reg_28410_reg[7] [5]),
        .I3(q3_reg_28[5]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_34
       (.I0(q3_reg_26[5]),
        .I1(xor_ln124_116_fu_10921_p2[5]),
        .I2(xor_ln124_132_fu_12053_p2[5]),
        .I3(clefia_s1_address31),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q3_reg_i_34_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_35__0
       (.I0(q3_reg_i_112_n_0),
        .I1(q3_reg_i_93_n_0),
        .I2(q3_reg_i_113_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(q3_reg_i_114_n_0),
        .O(q3_reg_i_35__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_36__0
       (.I0(xor_ln124_102_fu_9843_p2[4]),
        .I1(xor_ln124_70_fu_7579_p2[4]),
        .I2(q3_reg_i_117__0_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_37__0
       (.I0(xor_ln124_52_fu_6399_p2[4]),
        .I1(ce012),
        .I2(\xor_ln124_109_reg_28410_reg[7] [4]),
        .I3(q3_reg_28[4]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_38
       (.I0(q3_reg_26[4]),
        .I1(q3_reg_i_119__0_n_0),
        .I2(xor_ln124_132_fu_12053_p2[4]),
        .I3(clefia_s1_address31),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q3_reg_i_38_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_39__0
       (.I0(q3_reg_i_121__0_n_0),
        .I1(q3_reg_i_93_n_0),
        .I2(q3_reg_i_122_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(q3_reg_i_123_n_0),
        .O(q3_reg_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_3__0
       (.I0(q3_reg_i_22_n_0),
        .I1(q3_reg_i_23_n_0),
        .I2(q3_reg_i_24__0_n_0),
        .I3(q3_reg_i_25_n_0),
        .I4(q3_reg_i_26_n_0),
        .I5(q3_reg_i_27_n_0),
        .O(q3_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_40__0
       (.I0(q3_reg_i_124_n_0),
        .I1(xor_ln124_70_fu_7579_p2[3]),
        .I2(q3_reg_i_126__0_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q3_reg_i_41__0
       (.I0(ce012),
        .I1(q3_reg_i_127__0_n_0),
        .I2(\xor_ln124_109_reg_28410_reg[7] [3]),
        .I3(q3_reg_28[3]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_42
       (.I0(q3_reg_26[3]),
        .I1(xor_ln124_116_fu_10921_p2[3]),
        .I2(q3_reg_i_129_n_0),
        .I3(clefia_s1_address31),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q3_reg_i_42_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_43__0
       (.I0(q3_reg_i_130_n_0),
        .I1(q3_reg_i_93_n_0),
        .I2(q3_reg_i_131_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(xor_ln124_260_fu_21124_p2[3]),
        .O(q3_reg_i_43__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_44__0
       (.I0(q3_reg_i_133__0_n_0),
        .I1(q3_reg_i_134_n_0),
        .I2(q3_reg_i_135__0_n_0),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    q3_reg_i_45__0
       (.I0(xor_ln124_52_fu_6399_p2[2]),
        .I1(ce012),
        .I2(\xor_ln124_109_reg_28410_reg[7] [2]),
        .I3(clefia_s1_address21),
        .I4(q3_reg_28[2]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q3_reg_i_46
       (.I0(q3_reg_26[2]),
        .I1(xor_ln124_116_fu_10921_p2[2]),
        .I2(q3_reg_i_138__0_n_0),
        .I3(clefia_s1_address31),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q3_reg_i_46_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_47__0
       (.I0(q3_reg_i_139__0_n_0),
        .I1(q3_reg_i_93_n_0),
        .I2(q3_reg_i_140_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(xor_ln124_260_fu_21124_p2[2]),
        .O(q3_reg_i_47__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_48__0
       (.I0(q3_reg_i_142__0_n_0),
        .I1(xor_ln124_70_fu_7579_p2[1]),
        .I2(\reg_2146_reg[7]_0 [1]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    q3_reg_i_49__0
       (.I0(xor_ln124_52_fu_6399_p2[1]),
        .I1(ce012),
        .I2(\xor_ln124_109_reg_28410_reg[7] [1]),
        .I3(q3_reg_28[1]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_4__0
       (.I0(q3_reg_i_28_n_0),
        .I1(q3_reg_i_23_n_0),
        .I2(q3_reg_i_29__0_n_0),
        .I3(q3_reg_i_30__0_n_0),
        .I4(q3_reg_i_26_n_0),
        .I5(q3_reg_i_31__0_n_0),
        .O(q3_reg_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_50
       (.I0(q3_reg_26[1]),
        .I1(q3_reg_i_145__0_n_0),
        .I2(xor_ln124_132_fu_12053_p2[1]),
        .I3(clefia_s1_address31),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q3_reg_i_50_n_0));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    q3_reg_i_51__0
       (.I0(q3_reg_i_147_n_0),
        .I1(q3_reg_i_93_n_0),
        .I2(q3_reg_i_148_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(xor_ln124_260_fu_21124_p2[1]),
        .O(q3_reg_i_51__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_52__0
       (.I0(xor_ln124_102_fu_9843_p2[0]),
        .I1(xor_ln124_70_fu_7579_p2[0]),
        .I2(\reg_2146_reg[7]_0 [0]),
        .I3(clefia_s1_address116_out),
        .I4(clefia_s1_address11),
        .I5(clefia_s1_address213_out),
        .O(q3_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'h0000000077227272)) 
    q3_reg_i_53__0
       (.I0(ce012),
        .I1(q3_reg_i_152__0_n_0),
        .I2(\xor_ln124_109_reg_28410_reg[7] [0]),
        .I3(q3_reg_28[0]),
        .I4(clefia_s1_address21),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(q3_reg_i_53__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_54
       (.I0(q3_reg_26[0]),
        .I1(xor_ln124_116_fu_10921_p2[0]),
        .I2(xor_ln124_132_fu_12053_p2[0]),
        .I3(clefia_s1_address31),
        .I4(clefia_s1_address01),
        .I5(clefia_s1_address019_out),
        .O(q3_reg_i_54_n_0));
  LUT5 #(
    .INIT(32'h00BAFFBA)) 
    q3_reg_i_55__0
       (.I0(q3_reg_i_155_n_0),
        .I1(q3_reg_i_93_n_0),
        .I2(q3_reg_i_156_n_0),
        .I3(clefia_s1_address0113_out),
        .I4(q3_reg_i_157__0_n_0),
        .O(q3_reg_i_55__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    q3_reg_i_57
       (.I0(clefia_s1_address214_out),
        .I1(clefia_s1_address213_out),
        .I2(clefia_s1_address215_out),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_59__0
       (.I0(q3_reg_i_159_n_0),
        .I1(q3_reg_i_160__0_n_0),
        .I2(q3_reg_i_161_n_0),
        .I3(clefia_s1_address215_out),
        .I4(clefia_s1_address213_out),
        .I5(clefia_s1_address214_out),
        .O(\reg_2170_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_5__0
       (.I0(q3_reg_i_32__0_n_0),
        .I1(q3_reg_i_23_n_0),
        .I2(q3_reg_i_33__0_n_0),
        .I3(q3_reg_i_34_n_0),
        .I4(q3_reg_i_26_n_0),
        .I5(q3_reg_i_35__0_n_0),
        .O(q3_reg_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    q3_reg_i_61__0
       (.I0(or_ln134_84_fu_15579_p3[0]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [6]),
        .I2(q3_reg_i_163__0_n_0),
        .I3(q3_reg_i_59__0_0[6]),
        .I4(x_assign_126_reg_29315[6]),
        .I5(clefia_s1_address214_out),
        .O(\tmp_429_reg_29377_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000028828228)) 
    q3_reg_i_62__0
       (.I0(clefia_s1_address213_out),
        .I1(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I2(q3_reg_i_59__0_2[6]),
        .I3(q3_reg_i_164__0_n_0),
        .I4(q3_reg_i_165__0_n_0),
        .I5(clefia_s1_address214_out),
        .O(\reg_2170_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_63__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I1(q3_reg_i_59__0_1[6]),
        .I2(or_ln134_100_fu_17689_p3[0]),
        .I3(or_ln134_102_fu_17701_p3[0]),
        .I4(or_ln134_100_fu_17689_p3[6]),
        .I5(or_ln134_99_fu_17683_p3[4]),
        .O(\reg_2170_reg[6] ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    q3_reg_i_65__0
       (.I0(or_ln134_84_fu_15579_p3[7]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [5]),
        .I2(q3_reg_i_167_n_0),
        .I3(q3_reg_i_59__0_0[5]),
        .I4(x_assign_126_reg_29315[5]),
        .I5(clefia_s1_address214_out),
        .O(\trunc_ln134_214_reg_29372_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000096690000)) 
    q3_reg_i_66__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I1(q3_reg_i_59__0_2[5]),
        .I2(q3_reg_i_168__0_n_0),
        .I3(q3_reg_i_169__0_n_0),
        .I4(clefia_s1_address213_out),
        .I5(clefia_s1_address214_out),
        .O(\reg_2170_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_67__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I1(q3_reg_i_59__0_1[5]),
        .I2(or_ln134_100_fu_17689_p3[7]),
        .I3(or_ln134_102_fu_17701_p3[7]),
        .I4(or_ln134_100_fu_17689_p3[5]),
        .I5(or_ln134_99_fu_17683_p3[3]),
        .O(xor_ln124_212_fu_17728_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    q3_reg_i_69
       (.I0(\reg_2116_reg[0] [11]),
        .I1(ap_enable_reg_pp0_iter2),
        .O(clefia_s1_address118_out));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q3_reg_i_69__0
       (.I0(clefia_s1_address214_out),
        .I1(q3_reg_i_59__0_0[4]),
        .I2(or_ln134_84_fu_15579_p3[6]),
        .I3(q3_reg_i_171__0_n_0),
        .I4(x_assign_126_reg_29315[4]),
        .I5(\xor_ln124_93_reg_28222_reg[7] [4]),
        .O(\xor_ln124_140_reg_28781_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_6__0
       (.I0(q3_reg_i_36__0_n_0),
        .I1(q3_reg_i_23_n_0),
        .I2(q3_reg_i_37__0_n_0),
        .I3(q3_reg_i_38_n_0),
        .I4(q3_reg_i_26_n_0),
        .I5(q3_reg_i_39__0_n_0),
        .O(q3_reg_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h0000000096690000)) 
    q3_reg_i_70__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I1(q3_reg_i_59__0_2[4]),
        .I2(q3_reg_i_172__0_n_0),
        .I3(q3_reg_i_173__0_n_0),
        .I4(clefia_s1_address213_out),
        .I5(clefia_s1_address214_out),
        .O(\reg_2170_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_71
       (.I0(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I1(q3_reg_i_59__0_1[4]),
        .I2(or_ln134_100_fu_17689_p3[6]),
        .I3(or_ln134_102_fu_17701_p3[6]),
        .I4(or_ln134_100_fu_17689_p3[4]),
        .I5(or_ln134_99_fu_17683_p3[2]),
        .O(xor_ln124_212_fu_17728_p2[2]));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q3_reg_i_73__0
       (.I0(clefia_s1_address214_out),
        .I1(q3_reg_i_59__0_0[3]),
        .I2(q3_reg_27[3]),
        .I3(q3_reg_i_175__0_n_0),
        .I4(x_assign_126_reg_29315[3]),
        .I5(\xor_ln124_93_reg_28222_reg[7] [3]),
        .O(\xor_ln124_140_reg_28781_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000028828228)) 
    q3_reg_i_74__0
       (.I0(clefia_s1_address213_out),
        .I1(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I2(q3_reg_i_59__0_2[3]),
        .I3(q3_reg_i_176__0_n_0),
        .I4(q3_reg_i_177__0_n_0),
        .I5(clefia_s1_address214_out),
        .O(\reg_2170_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_75__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I1(q3_reg_i_59__0_1[3]),
        .I2(\xor_ln124_237_reg_29827_reg[3]_0 [3]),
        .I3(\xor_ln124_237_reg_29827_reg[3] [3]),
        .I4(or_ln134_100_fu_17689_p3[3]),
        .I5(or_ln134_99_fu_17683_p3[1]),
        .O(\reg_2170_reg[3] ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q3_reg_i_77__0
       (.I0(clefia_s1_address214_out),
        .I1(q3_reg_i_59__0_0[2]),
        .I2(q3_reg_27[2]),
        .I3(q3_reg_i_179__0_n_0),
        .I4(x_assign_126_reg_29315[2]),
        .I5(\xor_ln124_93_reg_28222_reg[7] [2]),
        .O(\xor_ln124_140_reg_28781_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000028828228)) 
    q3_reg_i_78__0
       (.I0(clefia_s1_address213_out),
        .I1(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I2(q3_reg_i_59__0_2[2]),
        .I3(q3_reg_i_180__0_n_0),
        .I4(q3_reg_i_181__0_n_0),
        .I5(clefia_s1_address214_out),
        .O(\reg_2170_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_79__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I1(q3_reg_i_59__0_1[2]),
        .I2(\xor_ln124_237_reg_29827_reg[3]_0 [2]),
        .I3(\xor_ln124_237_reg_29827_reg[3] [2]),
        .I4(or_ln134_100_fu_17689_p3[2]),
        .I5(or_ln134_99_fu_17683_p3[0]),
        .O(\reg_2170_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_7__0
       (.I0(q3_reg_i_40__0_n_0),
        .I1(q3_reg_i_23_n_0),
        .I2(q3_reg_i_41__0_n_0),
        .I3(q3_reg_i_42_n_0),
        .I4(q3_reg_i_26_n_0),
        .I5(q3_reg_i_43__0_n_0),
        .O(q3_reg_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    q3_reg_i_81
       (.I0(q3_reg_27[1]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [1]),
        .I2(q3_reg_i_183__0_n_0),
        .I3(q3_reg_i_59__0_0[1]),
        .I4(x_assign_126_reg_29315[1]),
        .I5(clefia_s1_address214_out),
        .O(\x_assign_127_reg_29367_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000028828228)) 
    q3_reg_i_82__0
       (.I0(clefia_s1_address213_out),
        .I1(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I2(q3_reg_i_59__0_2[1]),
        .I3(q3_reg_i_184__0_n_0),
        .I4(q3_reg_i_185__0_n_0),
        .I5(clefia_s1_address214_out),
        .O(\reg_2170_reg[1] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_83__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I1(q3_reg_i_59__0_1[1]),
        .I2(\xor_ln124_237_reg_29827_reg[3]_0 [1]),
        .I3(\xor_ln124_237_reg_29827_reg[3] [1]),
        .I4(or_ln134_100_fu_17689_p3[1]),
        .I5(x_assign_148_reg_29674[5]),
        .O(xor_ln124_212_fu_17728_p2[1]));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    q3_reg_i_85__0
       (.I0(clefia_s1_address214_out),
        .I1(q3_reg_i_59__0_0[0]),
        .I2(q3_reg_27[0]),
        .I3(q3_reg_i_187__0_n_0),
        .I4(x_assign_126_reg_29315[0]),
        .I5(\xor_ln124_93_reg_28222_reg[7] [0]),
        .O(\xor_ln124_140_reg_28781_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000028828228)) 
    q3_reg_i_86__0
       (.I0(clefia_s1_address213_out),
        .I1(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I2(q3_reg_i_59__0_2[0]),
        .I3(q3_reg_i_188__0_n_0),
        .I4(q3_reg_i_189__0_n_0),
        .I5(clefia_s1_address214_out),
        .O(\reg_2170_reg[0] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_87__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I1(q3_reg_i_59__0_1[0]),
        .I2(\xor_ln124_237_reg_29827_reg[3]_0 [0]),
        .I3(\xor_ln124_237_reg_29827_reg[3] [0]),
        .I4(or_ln134_100_fu_17689_p3[0]),
        .I5(x_assign_148_reg_29674[4]),
        .O(xor_ln124_212_fu_17728_p2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_88__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I1(q3_reg_i_22_0[7]),
        .I2(x_assign_64_reg_28445[7]),
        .I3(or_ln134_45_fu_9756_p3[1]),
        .I4(x_assign_67_reg_28467[5]),
        .I5(x_assign_64_reg_28445[5]),
        .O(xor_ln124_102_fu_9843_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_89
       (.I0(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I1(q3_reg_i_22_1[7]),
        .I2(x_assign_40_reg_28069[7]),
        .I3(or_ln134_29_fu_7492_p3[1]),
        .I4(x_assign_40_reg_28069[5]),
        .I5(x_assign_43_reg_28091[5]),
        .O(q3_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_8__0
       (.I0(q3_reg_i_44__0_n_0),
        .I1(q3_reg_i_23_n_0),
        .I2(q3_reg_i_45__0_n_0),
        .I3(q3_reg_i_46_n_0),
        .I4(q3_reg_i_26_n_0),
        .I5(q3_reg_i_47__0_n_0),
        .O(q3_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_90__0
       (.I0(q3_reg_i_24__0_0[7]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [7]),
        .I2(or_ln134_19_reg_27903[7]),
        .I3(or_ln134_20_reg_27921[5]),
        .I4(x_assign_31_reg_27915[5]),
        .I5(x_assign_30_reg_27909[7]),
        .O(q3_reg_i_90__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_91__0
       (.I0(q3_reg_i_25_1[7]),
        .I1(\xor_ln124_292_reg_30722_reg[7] [7]),
        .I2(x_assign_78_reg_28649[7]),
        .I3(x_assign_79_reg_28655[5]),
        .I4(or_ln134_52_fu_10882_p3[5]),
        .I5(or_ln134_51_fu_10876_p3[7]),
        .O(q3_reg_i_91__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_92__0
       (.I0(\xor_ln124_29_reg_27616_reg[7] [7]),
        .I1(q3_reg_i_25_0[7]),
        .I2(x_assign_88_reg_28821[5]),
        .I3(or_ln134_60_fu_12014_p3[5]),
        .I4(x_assign_91_reg_28843[5]),
        .I5(or_ln134_62_fu_12026_p3[1]),
        .O(xor_ln124_132_fu_12053_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    q3_reg_i_93
       (.I0(clefia_s1_address118_out),
        .I1(clefia_s1_address215_out),
        .I2(clefia_s1_address0112_out),
        .O(q3_reg_i_93_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_94__0
       (.I0(xor_ln124_244_fu_19992_p2[7]),
        .I1(q3_reg_i_191_n_0),
        .I2(xor_ln124_230_fu_18914_p2[7]),
        .I3(clefia_s1_address0112_out),
        .I4(clefia_s1_address215_out),
        .I5(clefia_s1_address118_out),
        .O(q3_reg_i_94__0_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    q3_reg_i_95
       (.I0(xor_ln124_198_fu_16650_p2[7]),
        .I1(\xor_ln124_255_reg_30025_reg[7] [7]),
        .I2(\xor_ln124_269_reg_30203_reg[7] [7]),
        .I3(clefia_s1_address117_out),
        .I4(clefia_s1_address312_out),
        .I5(clefia_s1_address214_out),
        .O(q3_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_96
       (.I0(\xor_ln124_292_reg_30722_reg[7] [7]),
        .I1(q3_reg_i_27_0[7]),
        .I2(x_assign_187_reg_30260[5]),
        .I3(x_assign_186_reg_30254[7]),
        .I4(or_ln134_123_fu_21079_p3[7]),
        .I5(or_ln134_124_fu_21085_p3[5]),
        .O(xor_ln124_260_fu_21124_p2[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_97__0
       (.I0(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I1(q3_reg_i_22_0[6]),
        .I2(x_assign_64_reg_28445[6]),
        .I3(or_ln134_45_fu_9756_p3[0]),
        .I4(x_assign_67_reg_28467[4]),
        .I5(x_assign_64_reg_28445[4]),
        .O(q3_reg_i_97__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_98
       (.I0(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I1(q3_reg_i_22_1[6]),
        .I2(x_assign_40_reg_28069[6]),
        .I3(or_ln134_29_fu_7492_p3[0]),
        .I4(x_assign_40_reg_28069[4]),
        .I5(x_assign_43_reg_28091[4]),
        .O(q3_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q3_reg_i_99__0
       (.I0(or_ln134_38_fu_8630_p3[6]),
        .I1(x_assign_73_reg_28327[5]),
        .I2(or_ln134_49_fu_8800_p3[6]),
        .I3(q3_reg_i_194__0_n_0),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [6]),
        .I5(x_assign_73_reg_28327[6]),
        .O(q3_reg_i_99__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    q3_reg_i_9__0
       (.I0(q3_reg_i_48__0_n_0),
        .I1(q3_reg_i_23_n_0),
        .I2(q3_reg_i_49__0_n_0),
        .I3(q3_reg_i_50_n_0),
        .I4(q3_reg_i_26_n_0),
        .I5(q3_reg_i_51__0_n_0),
        .O(q3_reg_i_9__0_n_0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2104[0]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(\reg_2116_reg[0] [13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_0[0]),
        .I4(ap_ready),
        .I5(q3_reg_1[0]),
        .O(q3_reg_3[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2104[1]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(\reg_2116_reg[0] [13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_0[1]),
        .I4(ap_ready),
        .I5(q3_reg_1[1]),
        .O(q3_reg_3[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2104[2]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(\reg_2116_reg[0] [13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_0[2]),
        .I4(ap_ready),
        .I5(q3_reg_1[2]),
        .O(q3_reg_3[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2104[3]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(\reg_2116_reg[0] [13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_0[3]),
        .I4(ap_ready),
        .I5(q3_reg_1[3]),
        .O(q3_reg_3[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2104[4]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(\reg_2116_reg[0] [13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_0[4]),
        .I4(ap_ready),
        .I5(q3_reg_1[4]),
        .O(q3_reg_3[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2104[5]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(\reg_2116_reg[0] [13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_0[5]),
        .I4(ap_ready),
        .I5(q3_reg_1[5]),
        .O(q3_reg_3[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2104[6]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(\reg_2116_reg[0] [13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_0[6]),
        .I4(ap_ready),
        .I5(q3_reg_1[6]),
        .O(q3_reg_3[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2104[7]_i_2 
       (.I0(q3_reg_0[7]),
        .I1(\reg_2116_reg[0] [13]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q1_reg_0[7]),
        .I4(ap_ready),
        .I5(q3_reg_1[7]),
        .O(q3_reg_3[7]));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_2116[0]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(\reg_2116_reg[0] [0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2116_reg[0] [14]),
        .I4(\reg_2116[0]_i_2_n_0 ),
        .O(q3_reg_4[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2116[0]_i_2 
       (.I0(q0_reg_1[0]),
        .I1(reg_2116118_out),
        .I2(q1_reg_0[0]),
        .I3(reg_2116117_out),
        .I4(q3_reg_1[0]),
        .O(\reg_2116[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_2116[1]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(\reg_2116_reg[0] [0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2116_reg[0] [14]),
        .I4(\reg_2116[1]_i_2_n_0 ),
        .O(q3_reg_4[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2116[1]_i_2 
       (.I0(q0_reg_1[1]),
        .I1(reg_2116118_out),
        .I2(q1_reg_0[1]),
        .I3(reg_2116117_out),
        .I4(q3_reg_1[1]),
        .O(\reg_2116[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_2116[2]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(\reg_2116_reg[0] [0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2116_reg[0] [14]),
        .I4(\reg_2116[2]_i_2_n_0 ),
        .O(q3_reg_4[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2116[2]_i_2 
       (.I0(q0_reg_1[2]),
        .I1(reg_2116118_out),
        .I2(q1_reg_0[2]),
        .I3(reg_2116117_out),
        .I4(q3_reg_1[2]),
        .O(\reg_2116[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_2116[3]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(\reg_2116_reg[0] [0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2116_reg[0] [14]),
        .I4(\reg_2116[3]_i_2_n_0 ),
        .O(q3_reg_4[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2116[3]_i_2 
       (.I0(q0_reg_1[3]),
        .I1(reg_2116118_out),
        .I2(q1_reg_0[3]),
        .I3(reg_2116117_out),
        .I4(q3_reg_1[3]),
        .O(\reg_2116[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_2116[4]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(\reg_2116_reg[0] [0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2116_reg[0] [14]),
        .I4(\reg_2116[4]_i_2_n_0 ),
        .O(q3_reg_4[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2116[4]_i_2 
       (.I0(q0_reg_1[4]),
        .I1(reg_2116118_out),
        .I2(q1_reg_0[4]),
        .I3(reg_2116117_out),
        .I4(q3_reg_1[4]),
        .O(\reg_2116[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_2116[5]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(\reg_2116_reg[0] [0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2116_reg[0] [14]),
        .I4(\reg_2116[5]_i_2_n_0 ),
        .O(q3_reg_4[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2116[5]_i_2 
       (.I0(q0_reg_1[5]),
        .I1(reg_2116118_out),
        .I2(q1_reg_0[5]),
        .I3(reg_2116117_out),
        .I4(q3_reg_1[5]),
        .O(\reg_2116[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_2116[6]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(\reg_2116_reg[0] [0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2116_reg[0] [14]),
        .I4(\reg_2116[6]_i_2_n_0 ),
        .O(q3_reg_4[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2116[6]_i_2 
       (.I0(q0_reg_1[6]),
        .I1(reg_2116118_out),
        .I2(q1_reg_0[6]),
        .I3(reg_2116117_out),
        .I4(q3_reg_1[6]),
        .O(\reg_2116[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFBFA080)) 
    \reg_2116[7]_i_2 
       (.I0(q3_reg_0[7]),
        .I1(\reg_2116_reg[0] [0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\reg_2116_reg[0] [14]),
        .I4(\reg_2116[7]_i_6_n_0 ),
        .O(q3_reg_4[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2116[7]_i_6 
       (.I0(q0_reg_1[7]),
        .I1(reg_2116118_out),
        .I2(q1_reg_0[7]),
        .I3(reg_2116117_out),
        .I4(q3_reg_1[7]),
        .O(\reg_2116[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2123[0]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2116_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2116_reg[0] [12]),
        .I5(\reg_2123[0]_i_2_n_0 ),
        .O(q3_reg_5[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2123[0]_i_2 
       (.I0(q0_reg_1[0]),
        .I1(reg_2123115_out),
        .I2(DOADO[0]),
        .I3(reg_21231),
        .I4(q1_reg_0[0]),
        .O(\reg_2123[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2123[1]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2116_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2116_reg[0] [12]),
        .I5(\reg_2123[1]_i_2_n_0 ),
        .O(q3_reg_5[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2123[1]_i_2 
       (.I0(q0_reg_1[1]),
        .I1(reg_2123115_out),
        .I2(\^q1_reg [1]),
        .I3(reg_21231),
        .I4(q1_reg_0[1]),
        .O(\reg_2123[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2123[2]_i_1 
       (.I0(q3_reg_0[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2116_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2116_reg[0] [12]),
        .I5(\reg_2123[2]_i_2_n_0 ),
        .O(q3_reg_5[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2123[2]_i_2 
       (.I0(q0_reg_1[2]),
        .I1(reg_2123115_out),
        .I2(\^q1_reg [2]),
        .I3(reg_21231),
        .I4(q1_reg_0[2]),
        .O(\reg_2123[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2123[3]_i_1 
       (.I0(q3_reg_0[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2116_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2116_reg[0] [12]),
        .I5(\reg_2123[3]_i_2_n_0 ),
        .O(q3_reg_5[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2123[3]_i_2 
       (.I0(q0_reg_1[3]),
        .I1(reg_2123115_out),
        .I2(\^q1_reg [3]),
        .I3(reg_21231),
        .I4(q1_reg_0[3]),
        .O(\reg_2123[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2123[4]_i_1 
       (.I0(q3_reg_0[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2116_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2116_reg[0] [12]),
        .I5(\reg_2123[4]_i_2_n_0 ),
        .O(q3_reg_5[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2123[4]_i_2 
       (.I0(q0_reg_1[4]),
        .I1(reg_2123115_out),
        .I2(DOADO[1]),
        .I3(reg_21231),
        .I4(q1_reg_0[4]),
        .O(\reg_2123[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2123[5]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2116_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2116_reg[0] [12]),
        .I5(\reg_2123[5]_i_2_n_0 ),
        .O(q3_reg_5[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2123[5]_i_2 
       (.I0(q0_reg_1[5]),
        .I1(reg_2123115_out),
        .I2(DOADO[2]),
        .I3(reg_21231),
        .I4(q1_reg_0[5]),
        .O(\reg_2123[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2123[6]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2116_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2116_reg[0] [12]),
        .I5(\reg_2123[6]_i_2_n_0 ),
        .O(q3_reg_5[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2123[6]_i_2 
       (.I0(q0_reg_1[6]),
        .I1(reg_2123115_out),
        .I2(DOADO[3]),
        .I3(reg_21231),
        .I4(q1_reg_0[6]),
        .O(\reg_2123[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAA808080)) 
    \reg_2123[7]_i_2 
       (.I0(q3_reg_0[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\reg_2116_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\reg_2116_reg[0] [12]),
        .I5(\reg_2123[7]_i_5_n_0 ),
        .O(q3_reg_5[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_2123[7]_i_5 
       (.I0(q0_reg_1[7]),
        .I1(reg_2123115_out),
        .I2(DOADO[4]),
        .I3(reg_21231),
        .I4(q1_reg_0[7]),
        .O(\reg_2123[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2138[0]_i_1 
       (.I0(\reg_2138[0]_i_2_n_0 ),
        .I1(clefia_s1_address31),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[0]),
        .I5(q0_reg_1[0]),
        .O(ap_enable_reg_pp0_iter3_reg_1[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2138[0]_i_2 
       (.I0(reg_2138112_out),
        .I1(q3_reg_0[0]),
        .I2(q3_reg_1[0]),
        .I3(reg_2123115_out),
        .I4(DOADO[0]),
        .O(\reg_2138[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2138[1]_i_1 
       (.I0(\reg_2138[1]_i_2_n_0 ),
        .I1(clefia_s1_address31),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[1]),
        .I5(q0_reg_1[1]),
        .O(ap_enable_reg_pp0_iter3_reg_1[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2138[1]_i_2 
       (.I0(reg_2138112_out),
        .I1(q3_reg_0[1]),
        .I2(q3_reg_1[1]),
        .I3(reg_2123115_out),
        .I4(\^q1_reg [1]),
        .O(\reg_2138[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2138[2]_i_1 
       (.I0(\reg_2138[2]_i_2_n_0 ),
        .I1(clefia_s1_address31),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[2]),
        .I5(q0_reg_1[2]),
        .O(ap_enable_reg_pp0_iter3_reg_1[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2138[2]_i_2 
       (.I0(reg_2138112_out),
        .I1(q3_reg_0[2]),
        .I2(q3_reg_1[2]),
        .I3(reg_2123115_out),
        .I4(\^q1_reg [2]),
        .O(\reg_2138[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2138[3]_i_1 
       (.I0(\reg_2138[3]_i_2_n_0 ),
        .I1(clefia_s1_address31),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_1[3]),
        .O(ap_enable_reg_pp0_iter3_reg_1[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2138[3]_i_2 
       (.I0(reg_2138112_out),
        .I1(q3_reg_0[3]),
        .I2(q3_reg_1[3]),
        .I3(reg_2123115_out),
        .I4(\^q1_reg [3]),
        .O(\reg_2138[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2138[4]_i_1 
       (.I0(\reg_2138[4]_i_2_n_0 ),
        .I1(clefia_s1_address31),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[4]),
        .I5(q0_reg_1[4]),
        .O(ap_enable_reg_pp0_iter3_reg_1[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2138[4]_i_2 
       (.I0(reg_2138112_out),
        .I1(q3_reg_0[4]),
        .I2(q3_reg_1[4]),
        .I3(reg_2123115_out),
        .I4(DOADO[1]),
        .O(\reg_2138[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2138[5]_i_1 
       (.I0(\reg_2138[5]_i_2_n_0 ),
        .I1(clefia_s1_address31),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[5]),
        .I5(q0_reg_1[5]),
        .O(ap_enable_reg_pp0_iter3_reg_1[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2138[5]_i_2 
       (.I0(reg_2138112_out),
        .I1(q3_reg_0[5]),
        .I2(q3_reg_1[5]),
        .I3(reg_2123115_out),
        .I4(DOADO[2]),
        .O(\reg_2138[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2138[6]_i_1 
       (.I0(\reg_2138[6]_i_2_n_0 ),
        .I1(clefia_s1_address31),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[6]),
        .I5(q0_reg_1[6]),
        .O(ap_enable_reg_pp0_iter3_reg_1[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2138[6]_i_2 
       (.I0(reg_2138112_out),
        .I1(q3_reg_0[6]),
        .I2(q3_reg_1[6]),
        .I3(reg_2123115_out),
        .I4(DOADO[3]),
        .O(\reg_2138[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2138[7]_i_2 
       (.I0(\reg_2138[7]_i_6_n_0 ),
        .I1(clefia_s1_address31),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[7]),
        .I5(q0_reg_1[7]),
        .O(ap_enable_reg_pp0_iter3_reg_1[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_2138[7]_i_6 
       (.I0(reg_2138112_out),
        .I1(q3_reg_0[7]),
        .I2(q3_reg_1[7]),
        .I3(reg_2123115_out),
        .I4(DOADO[4]),
        .O(\reg_2138[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2170[0]_i_1 
       (.I0(\reg_2170[0]_i_2_n_0 ),
        .I1(reg_217017_out),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[0]),
        .I5(DOADO[0]),
        .O(ap_enable_reg_pp0_iter3_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2170[0]_i_2 
       (.I0(reg_217016_out),
        .I1(q1_reg_0[0]),
        .I2(q0_reg_1[0]),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_0[0]),
        .O(\reg_2170[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2170[1]_i_1 
       (.I0(\reg_2170[1]_i_2_n_0 ),
        .I1(reg_217017_out),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[1]),
        .I5(\^q1_reg [1]),
        .O(ap_enable_reg_pp0_iter3_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2170[1]_i_2 
       (.I0(reg_217016_out),
        .I1(q1_reg_0[1]),
        .I2(q0_reg_1[1]),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_0[1]),
        .O(\reg_2170[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2170[2]_i_1 
       (.I0(\reg_2170[2]_i_2_n_0 ),
        .I1(reg_217017_out),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[2]),
        .I5(\^q1_reg [2]),
        .O(ap_enable_reg_pp0_iter3_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2170[2]_i_2 
       (.I0(reg_217016_out),
        .I1(q1_reg_0[2]),
        .I2(q0_reg_1[2]),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_0[2]),
        .O(\reg_2170[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2170[3]_i_1 
       (.I0(\reg_2170[3]_i_2_n_0 ),
        .I1(reg_217017_out),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[3]),
        .I5(\^q1_reg [3]),
        .O(ap_enable_reg_pp0_iter3_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2170[3]_i_2 
       (.I0(reg_217016_out),
        .I1(q1_reg_0[3]),
        .I2(q0_reg_1[3]),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_0[3]),
        .O(\reg_2170[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2170[4]_i_1 
       (.I0(\reg_2170[4]_i_2_n_0 ),
        .I1(reg_217017_out),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[4]),
        .I5(DOADO[1]),
        .O(ap_enable_reg_pp0_iter3_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2170[4]_i_2 
       (.I0(reg_217016_out),
        .I1(q1_reg_0[4]),
        .I2(q0_reg_1[4]),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_0[4]),
        .O(\reg_2170[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2170[5]_i_1 
       (.I0(\reg_2170[5]_i_2_n_0 ),
        .I1(reg_217017_out),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[5]),
        .I5(DOADO[2]),
        .O(ap_enable_reg_pp0_iter3_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2170[5]_i_2 
       (.I0(reg_217016_out),
        .I1(q1_reg_0[5]),
        .I2(q0_reg_1[5]),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_0[5]),
        .O(\reg_2170[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2170[6]_i_1 
       (.I0(\reg_2170[6]_i_2_n_0 ),
        .I1(reg_217017_out),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[6]),
        .I5(DOADO[3]),
        .O(ap_enable_reg_pp0_iter3_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2170[6]_i_2 
       (.I0(reg_217016_out),
        .I1(q1_reg_0[6]),
        .I2(q0_reg_1[6]),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_0[6]),
        .O(\reg_2170[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEF2220EEE0222)) 
    \reg_2170[7]_i_2 
       (.I0(\reg_2170[7]_i_8_n_0 ),
        .I1(reg_217017_out),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2116_reg[0] [1]),
        .I4(q0_reg_0[7]),
        .I5(DOADO[4]),
        .O(ap_enable_reg_pp0_iter3_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    \reg_2170[7]_i_8 
       (.I0(reg_217016_out),
        .I1(q1_reg_0[7]),
        .I2(q0_reg_1[7]),
        .I3(\reg_2116_reg[0] [11]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q3_reg_0[7]),
        .O(\reg_2170[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_2178[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(\reg_2116_reg[0] [1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2178[0]_i_2_n_0 ),
        .O(q0_reg_3[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2178[0]_i_2 
       (.I0(q0_reg_1[0]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q3_reg_0[0]),
        .I4(reg_217016_out),
        .I5(DOADO[0]),
        .O(\reg_2178[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_2178[1]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(\reg_2116_reg[0] [1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2178[1]_i_2_n_0 ),
        .O(q0_reg_3[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2178[1]_i_2 
       (.I0(q0_reg_1[1]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q3_reg_0[1]),
        .I4(reg_217016_out),
        .I5(\^q1_reg [1]),
        .O(\reg_2178[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_2178[2]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(\reg_2116_reg[0] [1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2178[2]_i_2_n_0 ),
        .O(q0_reg_3[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2178[2]_i_2 
       (.I0(q0_reg_1[2]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q3_reg_0[2]),
        .I4(reg_217016_out),
        .I5(\^q1_reg [2]),
        .O(\reg_2178[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_2178[3]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(\reg_2116_reg[0] [1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2178[3]_i_2_n_0 ),
        .O(q0_reg_3[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2178[3]_i_2 
       (.I0(q0_reg_1[3]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q3_reg_0[3]),
        .I4(reg_217016_out),
        .I5(\^q1_reg [3]),
        .O(\reg_2178[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_2178[4]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(\reg_2116_reg[0] [1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2178[4]_i_2_n_0 ),
        .O(q0_reg_3[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2178[4]_i_2 
       (.I0(q0_reg_1[4]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q3_reg_0[4]),
        .I4(reg_217016_out),
        .I5(DOADO[1]),
        .O(\reg_2178[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_2178[5]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(\reg_2116_reg[0] [1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2178[5]_i_2_n_0 ),
        .O(q0_reg_3[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2178[5]_i_2 
       (.I0(q0_reg_1[5]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q3_reg_0[5]),
        .I4(reg_217016_out),
        .I5(DOADO[2]),
        .O(\reg_2178[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_2178[6]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(\reg_2116_reg[0] [1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2178[6]_i_2_n_0 ),
        .O(q0_reg_3[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2178[6]_i_2 
       (.I0(q0_reg_1[6]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q3_reg_0[6]),
        .I4(reg_217016_out),
        .I5(DOADO[3]),
        .O(\reg_2178[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \reg_2178[7]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(\reg_2116_reg[0] [1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\reg_2178[7]_i_5_n_0 ),
        .O(q0_reg_3[7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2178[7]_i_5 
       (.I0(q0_reg_1[7]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q3_reg_0[7]),
        .I4(reg_217016_out),
        .I5(DOADO[4]),
        .O(\reg_2178[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2185[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_1[0]),
        .I4(reg_217016_out),
        .I5(q0_reg_0[0]),
        .O(q1_reg_1[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2185[1]_i_1 
       (.I0(\^q1_reg [1]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_1[1]),
        .I4(reg_217016_out),
        .I5(q0_reg_0[1]),
        .O(q1_reg_1[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2185[2]_i_1 
       (.I0(\^q1_reg [2]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_1[2]),
        .I4(reg_217016_out),
        .I5(q0_reg_0[2]),
        .O(q1_reg_1[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2185[3]_i_1 
       (.I0(\^q1_reg [3]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_1[3]),
        .I4(reg_217016_out),
        .I5(q0_reg_0[3]),
        .O(q1_reg_1[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2185[4]_i_1 
       (.I0(DOADO[1]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_1[4]),
        .I4(reg_217016_out),
        .I5(q0_reg_0[4]),
        .O(q1_reg_1[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2185[5]_i_1 
       (.I0(DOADO[2]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_1[5]),
        .I4(reg_217016_out),
        .I5(q0_reg_0[5]),
        .O(q1_reg_1[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2185[6]_i_1 
       (.I0(DOADO[3]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_1[6]),
        .I4(reg_217016_out),
        .I5(q0_reg_0[6]),
        .O(q1_reg_1[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \reg_2185[7]_i_2 
       (.I0(DOADO[4]),
        .I1(\reg_2116_reg[0] [11]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_1[7]),
        .I4(reg_217016_out),
        .I5(q0_reg_0[7]),
        .O(q1_reg_1[7]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2197[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(DOADO[0]),
        .I2(\reg_2116_reg[0] [3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2116_reg[0] [11]),
        .O(q0_reg_2[0]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2197[1]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(\^q1_reg [1]),
        .I2(\reg_2116_reg[0] [3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2116_reg[0] [11]),
        .O(q0_reg_2[1]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2197[2]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(\^q1_reg [2]),
        .I2(\reg_2116_reg[0] [3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2116_reg[0] [11]),
        .O(q0_reg_2[2]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2197[3]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(\^q1_reg [3]),
        .I2(\reg_2116_reg[0] [3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2116_reg[0] [11]),
        .O(q0_reg_2[3]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2197[4]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(DOADO[1]),
        .I2(\reg_2116_reg[0] [3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2116_reg[0] [11]),
        .O(q0_reg_2[4]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2197[5]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(DOADO[2]),
        .I2(\reg_2116_reg[0] [3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2116_reg[0] [11]),
        .O(q0_reg_2[5]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2197[6]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(DOADO[3]),
        .I2(\reg_2116_reg[0] [3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2116_reg[0] [11]),
        .O(q0_reg_2[6]));
  LUT5 #(
    .INIT(32'hAACCACCC)) 
    \reg_2197[7]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(DOADO[4]),
        .I2(\reg_2116_reg[0] [3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\reg_2116_reg[0] [11]),
        .O(q0_reg_2[7]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \reg_2211[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(DOADO[0]),
        .I2(\reg_2116_reg[0] [10]),
        .I3(\reg_2116_reg[0] [9]),
        .O(q0_reg_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \reg_2211[1]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(\^q1_reg [1]),
        .I2(\reg_2116_reg[0] [10]),
        .I3(\reg_2116_reg[0] [9]),
        .O(q0_reg_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \reg_2211[2]_i_1 
       (.I0(q0_reg_0[2]),
        .I1(\^q1_reg [2]),
        .I2(\reg_2116_reg[0] [10]),
        .I3(\reg_2116_reg[0] [9]),
        .O(q0_reg_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \reg_2211[3]_i_1 
       (.I0(q0_reg_0[3]),
        .I1(\^q1_reg [3]),
        .I2(\reg_2116_reg[0] [10]),
        .I3(\reg_2116_reg[0] [9]),
        .O(q0_reg_10[3]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \reg_2211[4]_i_1 
       (.I0(q0_reg_0[4]),
        .I1(DOADO[1]),
        .I2(\reg_2116_reg[0] [10]),
        .I3(\reg_2116_reg[0] [9]),
        .O(q0_reg_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \reg_2211[5]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(DOADO[2]),
        .I2(\reg_2116_reg[0] [10]),
        .I3(\reg_2116_reg[0] [9]),
        .O(q0_reg_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \reg_2211[6]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(DOADO[3]),
        .I2(\reg_2116_reg[0] [10]),
        .I3(\reg_2116_reg[0] [9]),
        .O(q0_reg_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \reg_2211[7]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(DOADO[4]),
        .I2(\reg_2116_reg[0] [10]),
        .I3(\reg_2116_reg[0] [9]),
        .O(q0_reg_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_117_reg_28489[1]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[7]),
        .O(q3_reg_22[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_117_reg_28489[2]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[0]),
        .I2(q3_reg_1[6]),
        .O(q3_reg_22[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_117_reg_28489[3]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(q3_reg_1[7]),
        .I2(q3_reg_1[1]),
        .I3(q3_reg_1[6]),
        .O(q3_reg_22[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_117_reg_28489[4]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[2]),
        .I2(q3_reg_1[7]),
        .O(q3_reg_22[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_124_reg_28349[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\^q1_reg [3]),
        .O(x_assign_60_fu_7210_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_144_reg_28537[1]_i_1 
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[0]),
        .O(q0_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_144_reg_28537[2]_i_1 
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[1]),
        .I2(q0_reg_1[7]),
        .O(q0_reg_8[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_147_reg_28563[1]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[0]),
        .O(q3_reg_16[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_147_reg_28563[2]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[1]),
        .I2(q3_reg_0[7]),
        .O(q3_reg_16[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_147_reg_28563[3]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[2]),
        .I2(q3_reg_0[7]),
        .O(q3_reg_15[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_147_reg_28563[4]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[3]),
        .O(q3_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_17_reg_27349[5]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[3]),
        .O(q1_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_197_reg_29210[1]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[4]),
        .O(q1_reg_9[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_197_reg_29210[2]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[0]),
        .I2(DOADO[3]),
        .O(q1_reg_9[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_197_reg_29210[3]_i_1 
       (.I0(DOADO[2]),
        .I1(DOADO[4]),
        .I2(\^q1_reg [1]),
        .I3(DOADO[3]),
        .O(q1_reg_9[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_197_reg_29210[4]_i_1 
       (.I0(DOADO[3]),
        .I1(\^q1_reg [2]),
        .I2(DOADO[4]),
        .O(q1_reg_9[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_199_reg_29220[1]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[7]),
        .O(q0_reg_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_199_reg_29220[2]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_0[6]),
        .O(q0_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_199_reg_29220[3]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[7]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[6]),
        .O(q0_reg_5[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_199_reg_29220[4]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_0[7]),
        .O(q0_reg_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_19_reg_27410[5]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[3]),
        .O(q3_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_27_reg_27537[1]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[0]),
        .O(q3_reg_23[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_27_reg_27537[2]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(q3_reg_1[1]),
        .I2(q3_reg_1[7]),
        .O(q3_reg_23[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_357_reg_30654[1]_i_1 
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_1[7]),
        .O(q0_reg_9[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_357_reg_30654[2]_i_1 
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_1[0]),
        .I2(q0_reg_1[6]),
        .O(q0_reg_9[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_357_reg_30654[3]_i_1 
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_1[7]),
        .I2(q0_reg_1[1]),
        .I3(q0_reg_1[6]),
        .O(q0_reg_9[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_357_reg_30654[4]_i_1 
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[2]),
        .I2(q0_reg_1[7]),
        .O(q0_reg_8[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_387_reg_30712[1]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[0]),
        .O(q0_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_387_reg_30712[2]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[7]),
        .O(q0_reg_7[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_39_reg_27752[1]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_0[7]),
        .O(q1_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_39_reg_27752[2]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_0[0]),
        .I2(q1_reg_0[6]),
        .O(q1_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_39_reg_27752[3]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_0[7]),
        .I2(q1_reg_0[1]),
        .I3(q1_reg_0[6]),
        .O(q1_reg_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_39_reg_27752[4]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(q1_reg_0[2]),
        .I2(q1_reg_0[7]),
        .O(q1_reg_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_427_reg_31231[1]_i_1 
       (.I0(DOADO[3]),
        .I1(DOADO[0]),
        .O(q1_reg_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_427_reg_31231[2]_i_1 
       (.I0(DOADO[3]),
        .I1(\^q1_reg [1]),
        .I2(DOADO[4]),
        .O(q1_reg_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_437_reg_31271[5]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[3]),
        .O(q0_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_77_reg_28113[1]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[7]),
        .O(q3_reg_15[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_77_reg_28113[2]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[0]),
        .I2(q3_reg_0[6]),
        .O(q3_reg_15[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_77_reg_28113[3]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[7]),
        .I2(q3_reg_0[1]),
        .I3(q3_reg_0[6]),
        .O(q3_reg_15[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_117_reg_29204[2]_i_1 
       (.I0(DOADO[4]),
        .I1(\^q1_reg [1]),
        .O(x_assign_60_fu_7210_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_117_reg_29204[3]_i_1 
       (.I0(DOADO[4]),
        .I1(\^q1_reg [2]),
        .O(x_assign_60_fu_7210_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_213_reg_30648[2]_i_1 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[1]),
        .O(x_assign_38_fu_5142_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_213_reg_30648[3]_i_1 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[2]),
        .O(x_assign_38_fu_5142_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_21_reg_27655[2]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[1]),
        .O(q1_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_21_reg_27655[3]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[2]),
        .O(q1_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_228_reg_30674[2]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[1]),
        .O(q0_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_228_reg_30674[3]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[2]),
        .O(q0_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_36_reg_27803[2]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[1]),
        .O(q3_reg_17[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_36_reg_27803[3]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[2]),
        .O(q3_reg_17[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_38_reg_27814[4]_i_1 
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[3]),
        .O(x_assign_38_fu_5142_p3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_69_reg_28483[2]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[1]),
        .O(q3_reg_24[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_69_reg_28483[3]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(q3_reg_1[2]),
        .O(q3_reg_24[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[0]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [0]),
        .I1(\xor_ln124_109_reg_28410_reg[7] [0]),
        .I2(x_assign_57_reg_28295[4]),
        .I3(\xor_ln124_109_reg_28410[0]_i_2_n_0 ),
        .I4(x_assign_55_reg_28279[0]),
        .I5(q3_reg_i_126__0_0[0]),
        .O(\reg_2146_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[0]_i_2 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [0]),
        .I1(or_ln134_38_fu_8630_p3[0]),
        .I2(x_assign_73_reg_28327[7]),
        .I3(or_ln134_48_fu_8794_p3[0]),
        .I4(x_assign_73_reg_28327[0]),
        .I5(or_ln134_49_fu_8800_p3[0]),
        .O(\xor_ln124_109_reg_28410[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[1]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [1]),
        .I1(\xor_ln124_109_reg_28410_reg[7] [1]),
        .I2(x_assign_57_reg_28295[5]),
        .I3(\xor_ln124_109_reg_28410[1]_i_2_n_0 ),
        .I4(x_assign_55_reg_28279[1]),
        .I5(q3_reg_i_126__0_0[1]),
        .O(\reg_2146_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[1]_i_2 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [1]),
        .I1(or_ln134_38_fu_8630_p3[1]),
        .I2(x_assign_73_reg_28327[0]),
        .I3(or_ln134_48_fu_8794_p3[1]),
        .I4(x_assign_73_reg_28327[1]),
        .I5(x_assign_75_reg_28359[0]),
        .O(\xor_ln124_109_reg_28410[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[7]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [7]),
        .I1(\xor_ln124_109_reg_28410_reg[7] [7]),
        .I2(or_ln134_37_fu_8624_p3[5]),
        .I3(\xor_ln124_109_reg_28410[7]_i_2_n_0 ),
        .I4(x_assign_55_reg_28279[7]),
        .I5(or_ln134_38_fu_8630_p3[1]),
        .O(\reg_2146_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_109_reg_28410[7]_i_2 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [7]),
        .I1(or_ln134_38_fu_8630_p3[7]),
        .I2(x_assign_73_reg_28327[6]),
        .I3(or_ln134_48_fu_8794_p3[7]),
        .I4(x_assign_73_reg_28327[7]),
        .I5(x_assign_75_reg_28359[3]),
        .O(\xor_ln124_109_reg_28410[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[0]_i_1 
       (.I0(q0_reg_18[0]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [0]),
        .I2(x_assign_57_reg_28295[4]),
        .I3(\xor_ln124_111_reg_28420[0]_i_2_n_0 ),
        .I4(x_assign_52_reg_28257[0]),
        .I5(x_assign_57_reg_28295[0]),
        .O(\xor_ln124_47_reg_27735_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[0]_i_2 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [0]),
        .I1(or_ln134_38_fu_8630_p3[0]),
        .I2(or_ln134_50_fu_8806_p3[0]),
        .I3(x_assign_75_reg_28359[3]),
        .I4(x_assign_73_reg_28327[0]),
        .I5(or_ln134_49_fu_8800_p3[0]),
        .O(\xor_ln124_111_reg_28420[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[4]_i_1 
       (.I0(q0_reg_18[4]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [4]),
        .I2(or_ln134_37_fu_8624_p3[2]),
        .I3(\xor_ln124_111_reg_28420[4]_i_2_n_0 ),
        .I4(x_assign_52_reg_28257[4]),
        .I5(or_ln134_37_fu_8624_p3[4]),
        .O(\xor_ln124_47_reg_27735_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[4]_i_2 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [4]),
        .I1(or_ln134_38_fu_8630_p3[4]),
        .I2(or_ln134_50_fu_8806_p3[4]),
        .I3(or_ln134_49_fu_8800_p3[3]),
        .I4(x_assign_73_reg_28327[4]),
        .I5(or_ln134_49_fu_8800_p3[4]),
        .O(\xor_ln124_111_reg_28420[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[5]_i_1 
       (.I0(q0_reg_18[5]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [5]),
        .I2(or_ln134_37_fu_8624_p3[3]),
        .I3(\xor_ln124_111_reg_28420[5]_i_2_n_0 ),
        .I4(x_assign_52_reg_28257[5]),
        .I5(or_ln134_37_fu_8624_p3[5]),
        .O(\xor_ln124_47_reg_27735_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_111_reg_28420[5]_i_2 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [5]),
        .I1(or_ln134_38_fu_8630_p3[5]),
        .I2(or_ln134_50_fu_8806_p3[5]),
        .I3(or_ln134_49_fu_8800_p3[4]),
        .I4(x_assign_73_reg_28327[5]),
        .I5(or_ln134_49_fu_8800_p3[5]),
        .O(\xor_ln124_111_reg_28420[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[2]_i_1 
       (.I0(q3_reg_28[2]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [2]),
        .I2(x_assign_66_reg_28461[2]),
        .I3(\xor_ln124_125_reg_28598[2]_i_2_n_0 ),
        .I4(\xor_ln124_30_reg_27622_reg[7] [2]),
        .I5(x_assign_67_reg_28467[2]),
        .O(\xor_ln124_61_reg_27835_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[2]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[0]),
        .I1(or_ln134_45_fu_9756_p3[2]),
        .I2(or_ln134_56_fu_9926_p3[2]),
        .I3(or_ln134_55_fu_9920_p3[1]),
        .I4(x_assign_87_reg_28547[2]),
        .I5(x_assign_85_reg_28515[1]),
        .O(\xor_ln124_125_reg_28598[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[5]_i_1 
       (.I0(q3_reg_28[5]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [5]),
        .I2(or_ln134_46_fu_9762_p3[5]),
        .I3(\xor_ln124_125_reg_28598[5]_i_2_n_0 ),
        .I4(\xor_ln124_30_reg_27622_reg[7] [5]),
        .I5(x_assign_67_reg_28467[5]),
        .O(\xor_ln124_61_reg_27835_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[5]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[3]),
        .I1(or_ln134_45_fu_9756_p3[5]),
        .I2(or_ln134_56_fu_9926_p3[5]),
        .I3(or_ln134_55_fu_9920_p3[4]),
        .I4(x_assign_87_reg_28547[5]),
        .I5(or_ln134_55_fu_9920_p3[5]),
        .O(\xor_ln124_125_reg_28598[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[6]_i_1 
       (.I0(q3_reg_28[6]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [6]),
        .I2(x_assign_66_reg_28461[4]),
        .I3(\xor_ln124_125_reg_28598[6]_i_2_n_0 ),
        .I4(\xor_ln124_30_reg_27622_reg[7] [6]),
        .I5(x_assign_67_reg_28467[6]),
        .O(\xor_ln124_61_reg_27835_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_125_reg_28598[6]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[4]),
        .I1(or_ln134_45_fu_9756_p3[6]),
        .I2(or_ln134_56_fu_9926_p3[6]),
        .I3(or_ln134_55_fu_9920_p3[5]),
        .I4(x_assign_87_reg_28547[6]),
        .I5(or_ln134_55_fu_9920_p3[6]),
        .O(\xor_ln124_125_reg_28598[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[0]_i_1 
       (.I0(q0_reg_17[0]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_0 [0]),
        .I2(\xor_ln124_127_reg_28608_reg[3] [0]),
        .I3(\xor_ln124_127_reg_28608[0]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7]_1 [0]),
        .I5(x_assign_64_reg_28445[0]),
        .O(\xor_ln124_63_reg_27841_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[0]_i_2 
       (.I0(x_assign_66_reg_28461[4]),
        .I1(or_ln134_45_fu_9756_p3[0]),
        .I2(x_assign_87_reg_28547[7]),
        .I3(or_ln134_58_fu_9938_p3[0]),
        .I4(x_assign_87_reg_28547[0]),
        .I5(or_ln134_55_fu_9920_p3[0]),
        .O(\xor_ln124_127_reg_28608[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[3]_i_1 
       (.I0(q0_reg_17[3]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_0 [3]),
        .I2(\xor_ln124_127_reg_28608_reg[3] [3]),
        .I3(\xor_ln124_127_reg_28608[3]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7]_1 [3]),
        .I5(x_assign_64_reg_28445[3]),
        .O(\xor_ln124_63_reg_27841_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[3]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[1]),
        .I1(or_ln134_45_fu_9756_p3[3]),
        .I2(\xor_ln124_127_reg_28608_reg[4] [1]),
        .I3(or_ln134_58_fu_9938_p3[3]),
        .I4(x_assign_87_reg_28547[3]),
        .I5(x_assign_85_reg_28515[2]),
        .O(\xor_ln124_127_reg_28608[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[4]_i_1 
       (.I0(q0_reg_17[4]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_0 [4]),
        .I2(or_ln134_45_fu_9756_p3[6]),
        .I3(\xor_ln124_127_reg_28608[4]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7]_1 [4]),
        .I5(x_assign_64_reg_28445[4]),
        .O(\xor_ln124_63_reg_27841_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[4]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[2]),
        .I1(or_ln134_45_fu_9756_p3[4]),
        .I2(\xor_ln124_127_reg_28608_reg[4] [2]),
        .I3(or_ln134_58_fu_9938_p3[4]),
        .I4(x_assign_87_reg_28547[4]),
        .I5(or_ln134_55_fu_9920_p3[4]),
        .O(\xor_ln124_127_reg_28608[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[6]_i_1 
       (.I0(q0_reg_17[6]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_0 [6]),
        .I2(or_ln134_45_fu_9756_p3[0]),
        .I3(\xor_ln124_127_reg_28608[6]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7]_1 [6]),
        .I5(x_assign_64_reg_28445[6]),
        .O(\xor_ln124_63_reg_27841_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_127_reg_28608[6]_i_2 
       (.I0(or_ln134_46_fu_9762_p3[4]),
        .I1(or_ln134_45_fu_9756_p3[6]),
        .I2(x_assign_87_reg_28547[5]),
        .I3(or_ln134_58_fu_9938_p3[6]),
        .I4(x_assign_87_reg_28547[6]),
        .I5(or_ln134_55_fu_9920_p3[6]),
        .O(\xor_ln124_127_reg_28608[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[0]_i_1 
       (.I0(or_ln134_65_fu_11064_p3[1]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [0]),
        .I2(x_assign_78_reg_28649[0]),
        .I3(\xor_ln124_141_reg_28786[0]_i_2_n_0 ),
        .I4(q1_reg_i_99_0[0]),
        .I5(\xor_ln124_30_reg_27622_reg[7] [0]),
        .O(\trunc_ln134_166_reg_28741_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[0]_i_2 
       (.I0(x_assign_78_reg_28649[6]),
        .I1(x_assign_79_reg_28655[0]),
        .I2(x_assign_98_reg_28719),
        .I3(or_ln134_63_fu_11052_p3[0]),
        .I4(x_assign_81_reg_28671[6]),
        .I5(or_ln134_63_fu_11052_p3[1]),
        .O(\xor_ln124_141_reg_28786[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[2]_i_1 
       (.I0(\xor_ln124_143_reg_28796_reg[3]_0 [1]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [2]),
        .I2(x_assign_78_reg_28649[2]),
        .I3(\xor_ln124_141_reg_28786[2]_i_2_n_0 ),
        .I4(q1_reg_i_99_0[2]),
        .I5(\xor_ln124_30_reg_27622_reg[7] [2]),
        .O(\trunc_ln134_166_reg_28741_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[2]_i_2 
       (.I0(\xor_ln124_141_reg_28786_reg[5]_0 [0]),
        .I1(x_assign_79_reg_28655[2]),
        .I2(or_ln134_64_fu_11058_p3[1]),
        .I3(or_ln134_63_fu_11052_p3[2]),
        .I4(\xor_ln124_141_reg_28786_reg[5] [0]),
        .I5(\xor_ln124_143_reg_28796_reg[3] [1]),
        .O(\xor_ln124_141_reg_28786[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[3]_i_1 
       (.I0(\xor_ln124_143_reg_28796_reg[3]_0 [2]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [3]),
        .I2(x_assign_78_reg_28649[3]),
        .I3(\xor_ln124_141_reg_28786[3]_i_2_n_0 ),
        .I4(q1_reg_i_99_0[3]),
        .I5(\xor_ln124_30_reg_27622_reg[7] [3]),
        .O(\trunc_ln134_166_reg_28741_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[3]_i_2 
       (.I0(\xor_ln124_141_reg_28786_reg[5]_0 [1]),
        .I1(x_assign_79_reg_28655[3]),
        .I2(or_ln134_64_fu_11058_p3[2]),
        .I3(or_ln134_63_fu_11052_p3[3]),
        .I4(\xor_ln124_141_reg_28786_reg[5] [1]),
        .I5(\xor_ln124_143_reg_28796_reg[3] [2]),
        .O(\xor_ln124_141_reg_28786[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[4]_i_1 
       (.I0(or_ln134_65_fu_11064_p3[5]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [4]),
        .I2(x_assign_78_reg_28649[4]),
        .I3(\xor_ln124_141_reg_28786[4]_i_2_n_0 ),
        .I4(q1_reg_i_99_0[4]),
        .I5(\xor_ln124_30_reg_27622_reg[7] [4]),
        .O(\trunc_ln134_166_reg_28741_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[4]_i_2 
       (.I0(\xor_ln124_141_reg_28786_reg[5]_0 [2]),
        .I1(or_ln134_52_fu_10882_p3[4]),
        .I2(or_ln134_64_fu_11058_p3[3]),
        .I3(or_ln134_63_fu_11052_p3[4]),
        .I4(\xor_ln124_141_reg_28786_reg[5] [2]),
        .I5(or_ln134_63_fu_11052_p3[5]),
        .O(\xor_ln124_141_reg_28786[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[5]_i_1 
       (.I0(or_ln134_65_fu_11064_p3[6]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [5]),
        .I2(x_assign_78_reg_28649[5]),
        .I3(\xor_ln124_141_reg_28786[5]_i_2_n_0 ),
        .I4(q1_reg_i_99_0[5]),
        .I5(\xor_ln124_30_reg_27622_reg[7] [5]),
        .O(\trunc_ln134_166_reg_28741_reg[5] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_141_reg_28786[5]_i_2 
       (.I0(\xor_ln124_141_reg_28786_reg[5]_0 [3]),
        .I1(or_ln134_52_fu_10882_p3[5]),
        .I2(or_ln134_64_fu_11058_p3[4]),
        .I3(or_ln134_63_fu_11052_p3[5]),
        .I4(\xor_ln124_141_reg_28786_reg[5] [3]),
        .I5(or_ln134_63_fu_11052_p3[6]),
        .O(\xor_ln124_141_reg_28786[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[2]_i_1 
       (.I0(\xor_ln124_143_reg_28796_reg[3] [1]),
        .I1(\xor_ln124_143_reg_28796_reg[3]_0 [1]),
        .I2(\xor_ln124_143_reg_28796_reg[7] [2]),
        .I3(\xor_ln124_143_reg_28796[2]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [2]),
        .I5(\xor_ln124_255_reg_30025_reg[7]_1 [2]),
        .O(\tmp_325_reg_28714_reg[0] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[2]_i_2 
       (.I0(\xor_ln124_141_reg_28786_reg[5] [0]),
        .I1(\xor_ln124_141_reg_28786_reg[5]_0 [0]),
        .I2(q0_reg_i_34__0_1[0]),
        .I3(or_ln134_65_fu_11064_p3[2]),
        .I4(x_assign_81_reg_28671[2]),
        .I5(\xor_ln124_143_reg_28796_reg[3]_1 [2]),
        .O(\xor_ln124_143_reg_28796[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[3]_i_1 
       (.I0(\xor_ln124_143_reg_28796_reg[3] [2]),
        .I1(\xor_ln124_143_reg_28796_reg[3]_0 [2]),
        .I2(\xor_ln124_143_reg_28796_reg[7] [3]),
        .I3(\xor_ln124_143_reg_28796[3]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [3]),
        .I5(\xor_ln124_255_reg_30025_reg[7]_1 [3]),
        .O(\tmp_325_reg_28714_reg[0] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[3]_i_2 
       (.I0(\xor_ln124_141_reg_28786_reg[5] [1]),
        .I1(\xor_ln124_141_reg_28786_reg[5]_0 [1]),
        .I2(q0_reg_i_34__0_1[1]),
        .I3(or_ln134_65_fu_11064_p3[3]),
        .I4(x_assign_81_reg_28671[3]),
        .I5(\xor_ln124_143_reg_28796_reg[3]_1 [3]),
        .O(\xor_ln124_143_reg_28796[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[6]_i_1 
       (.I0(or_ln134_63_fu_11052_p3[7]),
        .I1(or_ln134_65_fu_11064_p3[7]),
        .I2(\xor_ln124_143_reg_28796_reg[7] [6]),
        .I3(\xor_ln124_143_reg_28796[6]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [6]),
        .I5(\xor_ln124_255_reg_30025_reg[7]_1 [6]),
        .O(\tmp_325_reg_28714_reg[0] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[6]_i_2 
       (.I0(x_assign_81_reg_28671[4]),
        .I1(x_assign_78_reg_28649[4]),
        .I2(x_assign_96_reg_28697[2]),
        .I3(or_ln134_65_fu_11064_p3[6]),
        .I4(x_assign_81_reg_28671[6]),
        .I5(or_ln134_51_fu_10876_p3[0]),
        .O(\xor_ln124_143_reg_28796[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[7]_i_1 
       (.I0(or_ln134_63_fu_11052_p3[0]),
        .I1(or_ln134_65_fu_11064_p3[0]),
        .I2(\xor_ln124_143_reg_28796_reg[7] [7]),
        .I3(\xor_ln124_143_reg_28796[7]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7]_0 [7]),
        .I5(\xor_ln124_255_reg_30025_reg[7]_1 [7]),
        .O(\tmp_325_reg_28714_reg[0] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_143_reg_28796[7]_i_2 
       (.I0(x_assign_81_reg_28671[5]),
        .I1(x_assign_78_reg_28649[5]),
        .I2(x_assign_96_reg_28697[3]),
        .I3(or_ln134_65_fu_11064_p3[7]),
        .I4(x_assign_81_reg_28671[7]),
        .I5(or_ln134_51_fu_10876_p3[1]),
        .O(\xor_ln124_143_reg_28796[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[0]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [0]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [0]),
        .I2(q1_reg_i_133_0[0]),
        .I3(\xor_ln124_157_reg_28974[0]_i_2_n_0 ),
        .I4(q1_reg_i_100_0[0]),
        .I5(x_assign_91_reg_28843[0]),
        .O(\reg_2110_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[0]_i_2 
       (.I0(or_ln134_62_fu_12026_p3[0]),
        .I1(x_assign_93_reg_28859[4]),
        .I2(x_assign_110_reg_28907),
        .I3(or_ln134_71_fu_12184_p3[0]),
        .I4(or_ln134_73_fu_12196_p3[0]),
        .I5(or_ln134_71_fu_12184_p3[1]),
        .O(\xor_ln124_157_reg_28974[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[2]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [2]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [2]),
        .I2(q1_reg_i_133_0[2]),
        .I3(\xor_ln124_157_reg_28974[2]_i_2_n_0 ),
        .I4(q1_reg_i_100_0[2]),
        .I5(x_assign_91_reg_28843[2]),
        .O(\reg_2110_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[2]_i_2 
       (.I0(or_ln134_62_fu_12026_p3[2]),
        .I1(or_ln134_61_fu_12020_p3[0]),
        .I2(or_ln134_72_fu_12190_p3[1]),
        .I3(or_ln134_71_fu_12184_p3[2]),
        .I4(x_assign_111_reg_28923[1]),
        .I5(q1_reg_i_46_0[1]),
        .O(\xor_ln124_157_reg_28974[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[5]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [5]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [5]),
        .I2(or_ln134_62_fu_12026_p3[7]),
        .I3(\xor_ln124_157_reg_28974[5]_i_2_n_0 ),
        .I4(q1_reg_i_100_0[5]),
        .I5(or_ln134_60_fu_12014_p3[5]),
        .O(\reg_2110_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[5]_i_2 
       (.I0(or_ln134_62_fu_12026_p3[5]),
        .I1(or_ln134_61_fu_12020_p3[3]),
        .I2(or_ln134_72_fu_12190_p3[4]),
        .I3(or_ln134_71_fu_12184_p3[5]),
        .I4(or_ln134_73_fu_12196_p3[5]),
        .I5(or_ln134_71_fu_12184_p3[6]),
        .O(\xor_ln124_157_reg_28974[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[6]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [6]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [6]),
        .I2(or_ln134_62_fu_12026_p3[0]),
        .I3(\xor_ln124_157_reg_28974[6]_i_2_n_0 ),
        .I4(q1_reg_i_100_0[6]),
        .I5(x_assign_91_reg_28843[4]),
        .O(\reg_2110_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_157_reg_28974[6]_i_2 
       (.I0(or_ln134_62_fu_12026_p3[6]),
        .I1(or_ln134_61_fu_12020_p3[4]),
        .I2(or_ln134_72_fu_12190_p3[5]),
        .I3(or_ln134_71_fu_12184_p3[6]),
        .I4(or_ln134_73_fu_12196_p3[6]),
        .I5(or_ln134_71_fu_12184_p3[7]),
        .O(\xor_ln124_157_reg_28974[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[1]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [1]),
        .I1(q0_reg_i_90__0_0[1]),
        .I2(x_assign_93_reg_28859[5]),
        .I3(\xor_ln124_159_reg_28985[1]_i_2_n_0 ),
        .I4(x_assign_93_reg_28859[1]),
        .I5(x_assign_88_reg_28821[1]),
        .O(\reg_2130_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[1]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I1(or_ln134_62_fu_12026_p3[1]),
        .I2(or_ln134_73_fu_12196_p3[0]),
        .I3(x_assign_108_reg_28885[0]),
        .I4(x_assign_111_reg_28923[0]),
        .I5(q1_reg_i_46_0[0]),
        .O(\xor_ln124_159_reg_28985[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[2]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [2]),
        .I1(q0_reg_i_90__0_0[2]),
        .I2(or_ln134_61_fu_12020_p3[0]),
        .I3(\xor_ln124_159_reg_28985[2]_i_2_n_0 ),
        .I4(x_assign_93_reg_28859[2]),
        .I5(x_assign_88_reg_28821[2]),
        .O(\reg_2130_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[2]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I1(or_ln134_62_fu_12026_p3[2]),
        .I2(or_ln134_73_fu_12196_p3[1]),
        .I3(q0_reg_i_113__0_0[0]),
        .I4(x_assign_111_reg_28923[1]),
        .I5(q1_reg_i_46_0[1]),
        .O(\xor_ln124_159_reg_28985[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[6]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [6]),
        .I1(q0_reg_i_90__0_0[6]),
        .I2(or_ln134_61_fu_12020_p3[4]),
        .I3(\xor_ln124_159_reg_28985[6]_i_2_n_0 ),
        .I4(x_assign_93_reg_28859[4]),
        .I5(x_assign_88_reg_28821[6]),
        .O(\reg_2130_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_159_reg_28985[6]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I1(or_ln134_62_fu_12026_p3[6]),
        .I2(or_ln134_73_fu_12196_p3[5]),
        .I3(x_assign_108_reg_28885[2]),
        .I4(or_ln134_73_fu_12196_p3[6]),
        .I5(or_ln134_71_fu_12184_p3[7]),
        .O(\xor_ln124_159_reg_28985[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[0]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q3_reg_0[6]),
        .I2(x_assign_112_reg_29166[4]),
        .I3(\xor_ln124_188_reg_29270_reg[0] ),
        .I4(\xor_ln124_294_reg_30732_reg[7] [0]),
        .I5(\xor_ln124_188_reg_29270_reg[7] [0]),
        .O(q3_reg_12[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[1]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(q3_reg_0[7]),
        .I2(x_assign_112_reg_29166[5]),
        .I3(\xor_ln124_188_reg_29270_reg[1] ),
        .I4(\xor_ln124_294_reg_30732_reg[7] [1]),
        .I5(\xor_ln124_188_reg_29270_reg[7] [1]),
        .O(q3_reg_12[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_188_reg_29270[2]_i_1 
       (.I0(\xor_ln124_188_reg_29270[2]_i_2_n_0 ),
        .I1(\xor_ln124_188_reg_29270[2]_i_3_n_0 ),
        .I2(\xor_ln124_190_reg_29282_reg[2] [1]),
        .I3(q3_reg_0[7]),
        .I4(x_assign_115_reg_29188[2]),
        .O(q3_reg_12[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[2]_i_2 
       (.I0(or_ln134_75_fu_13967_p3[0]),
        .I1(\xor_ln124_188_reg_29270_reg[7] [2]),
        .I2(q3_reg_0[0]),
        .I3(q3_reg_0[6]),
        .I4(\xor_ln124_188_reg_29270_reg[5] [0]),
        .I5(x_assign_114_reg_29182[2]),
        .O(\xor_ln124_188_reg_29270[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[2]_i_3 
       (.I0(\xor_ln124_44_reg_27717_reg[7] [0]),
        .I1(\xor_ln124_44_reg_27717_reg[7] [6]),
        .I2(q3_reg_0[1]),
        .I3(\xor_ln124_294_reg_30732_reg[7] [2]),
        .I4(q1_reg_0[7]),
        .I5(q1_reg_0[1]),
        .O(\xor_ln124_188_reg_29270[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[3]_i_2 
       (.I0(\xor_ln124_188_reg_29270_reg[5] [1]),
        .I1(or_ln134_75_fu_13967_p3[1]),
        .I2(q3_reg_0[1]),
        .I3(q3_reg_0[6]),
        .I4(x_assign_114_reg_29182[3]),
        .I5(x_assign_115_reg_29188[3]),
        .O(\trunc_ln134_194_reg_29194_reg[2] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[4]_i_2 
       (.I0(\xor_ln124_188_reg_29270_reg[5] [2]),
        .I1(or_ln134_75_fu_13967_p3[2]),
        .I2(q3_reg_0[2]),
        .I3(q3_reg_0[6]),
        .I4(or_ln134_78_fu_13985_p3[3]),
        .I5(x_assign_115_reg_29188[4]),
        .O(\trunc_ln134_194_reg_29194_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_188_reg_29270[5]_i_1 
       (.I0(\xor_ln124_188_reg_29270[5]_i_2_n_0 ),
        .I1(q3_reg_0[7]),
        .I2(\xor_ln124_188_reg_29270_reg[5]_0 ),
        .O(q3_reg_12[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[5]_i_2 
       (.I0(q3_reg_0[4]),
        .I1(q3_reg_0[3]),
        .I2(or_ln134_75_fu_13967_p3[3]),
        .I3(\xor_ln124_188_reg_29270_reg[5] [3]),
        .I4(\xor_ln124_294_reg_30732_reg[7] [5]),
        .I5(\xor_ln124_188_reg_29270_reg[7] [5]),
        .O(\xor_ln124_188_reg_29270[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[6]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q3_reg_0[4]),
        .I2(or_ln134_75_fu_13967_p3[4]),
        .I3(\xor_ln124_188_reg_29270_reg[6] ),
        .I4(\xor_ln124_294_reg_30732_reg[7] [6]),
        .I5(\xor_ln124_188_reg_29270_reg[7] [6]),
        .O(q3_reg_12[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_188_reg_29270[7]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q3_reg_0[5]),
        .I2(or_ln134_75_fu_13967_p3[5]),
        .I3(\xor_ln124_188_reg_29270_reg[7]_0 ),
        .I4(\xor_ln124_294_reg_30732_reg[7] [7]),
        .I5(\xor_ln124_188_reg_29270_reg[7] [7]),
        .O(q3_reg_12[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_189_reg_29276[5]_i_3 
       (.I0(q3_reg_0[7]),
        .I1(q1_reg_0[5]),
        .I2(\xor_ln124_44_reg_27717_reg[7] [3]),
        .I3(\xor_ln124_44_reg_27717_reg[7] [4]),
        .I4(q3_reg_0[3]),
        .I5(\xor_ln124_44_reg_27717_reg[7] [7]),
        .O(q3_reg_20));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[0]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q1_reg_0[6]),
        .I2(x_assign_112_reg_29166[4]),
        .I3(\xor_ln124_190_reg_29282_reg[0] ),
        .I4(\xor_ln124_190_reg_29282_reg[7] [0]),
        .I5(\xor_ln124_190_reg_29282_reg[7]_0 [0]),
        .O(q3_reg_13[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[1]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(q1_reg_0[7]),
        .I2(x_assign_112_reg_29166[5]),
        .I3(\xor_ln124_190_reg_29282_reg[1] ),
        .I4(\xor_ln124_190_reg_29282_reg[7] [1]),
        .I5(\xor_ln124_190_reg_29282_reg[7]_0 [1]),
        .O(q3_reg_13[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_190_reg_29282[2]_i_1 
       (.I0(\xor_ln124_190_reg_29282[2]_i_2_n_0 ),
        .I1(\xor_ln124_190_reg_29282[2]_i_3_n_0 ),
        .I2(\xor_ln124_190_reg_29282_reg[2] [2]),
        .I3(q3_reg_0[7]),
        .I4(x_assign_112_reg_29166[2]),
        .O(q3_reg_13[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[2]_i_2 
       (.I0(or_ln134_75_fu_13967_p3[0]),
        .I1(\xor_ln124_190_reg_29282_reg[7]_0 [2]),
        .I2(q1_reg_0[0]),
        .I3(q1_reg_0[6]),
        .I4(\xor_ln124_188_reg_29270_reg[5] [0]),
        .I5(\xor_ln124_191_reg_29288_reg[3]_0 [2]),
        .O(\xor_ln124_190_reg_29282[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[2]_i_3 
       (.I0(\xor_ln124_44_reg_27717_reg[7] [2]),
        .I1(\xor_ln124_190_reg_29282_reg[2] [0]),
        .I2(q3_reg_0[1]),
        .I3(\xor_ln124_190_reg_29282_reg[7] [2]),
        .I4(q1_reg_0[7]),
        .I5(q1_reg_0[1]),
        .O(\xor_ln124_190_reg_29282[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_190_reg_29282[3]_i_1 
       (.I0(\xor_ln124_190_reg_29282[3]_i_2_n_0 ),
        .I1(\xor_ln124_190_reg_29282_reg[3] ),
        .I2(\xor_ln124_190_reg_29282_reg[2] [2]),
        .I3(q3_reg_0[7]),
        .I4(x_assign_112_reg_29166[3]),
        .O(q3_reg_13[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[3]_i_2 
       (.I0(or_ln134_75_fu_13967_p3[1]),
        .I1(\xor_ln124_190_reg_29282_reg[7]_0 [3]),
        .I2(q1_reg_0[1]),
        .I3(q1_reg_0[6]),
        .I4(\xor_ln124_188_reg_29270_reg[5] [1]),
        .I5(\xor_ln124_191_reg_29288_reg[3]_0 [3]),
        .O(\xor_ln124_190_reg_29282[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_190_reg_29282[4]_i_1 
       (.I0(\xor_ln124_190_reg_29282[4]_i_2_n_0 ),
        .I1(\xor_ln124_190_reg_29282_reg[4] ),
        .I2(\xor_ln124_190_reg_29282_reg[2] [2]),
        .I3(q3_reg_0[7]),
        .I4(or_ln134_75_fu_13967_p3[4]),
        .O(q3_reg_13[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[4]_i_2 
       (.I0(or_ln134_75_fu_13967_p3[2]),
        .I1(\xor_ln124_190_reg_29282_reg[7]_0 [4]),
        .I2(q1_reg_0[2]),
        .I3(q1_reg_0[6]),
        .I4(\xor_ln124_188_reg_29270_reg[5] [2]),
        .I5(or_ln134_77_fu_13979_p3[6]),
        .O(\xor_ln124_190_reg_29282[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_190_reg_29282[5]_i_1 
       (.I0(\xor_ln124_190_reg_29282[5]_i_2_n_0 ),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_190_reg_29282_reg[5] ),
        .O(q3_reg_13[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[5]_i_2 
       (.I0(q3_reg_0[4]),
        .I1(q1_reg_0[3]),
        .I2(or_ln134_75_fu_13967_p3[3]),
        .I3(\xor_ln124_188_reg_29270_reg[5] [3]),
        .I4(\xor_ln124_190_reg_29282_reg[7] [5]),
        .I5(\xor_ln124_190_reg_29282_reg[7]_0 [5]),
        .O(\xor_ln124_190_reg_29282[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[6]_i_1 
       (.I0(q3_reg_0[5]),
        .I1(q1_reg_0[4]),
        .I2(or_ln134_75_fu_13967_p3[4]),
        .I3(\xor_ln124_190_reg_29282_reg[6] ),
        .I4(\xor_ln124_190_reg_29282_reg[7] [6]),
        .I5(\xor_ln124_190_reg_29282_reg[7]_0 [6]),
        .O(q3_reg_13[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_190_reg_29282[7]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q1_reg_0[5]),
        .I2(or_ln134_75_fu_13967_p3[5]),
        .I3(\xor_ln124_190_reg_29282_reg[7]_1 ),
        .I4(\xor_ln124_190_reg_29282_reg[7] [7]),
        .I5(\xor_ln124_190_reg_29282_reg[7]_0 [7]),
        .O(q3_reg_13[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[2]_i_2 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_1 [2]),
        .I1(\xor_ln124_191_reg_29288_reg[5]_0 [0]),
        .I2(q1_reg_0[0]),
        .I3(q1_reg_0[6]),
        .I4(or_ln134_77_fu_13979_p3[2]),
        .I5(or_ln134_78_fu_13985_p3[0]),
        .O(\reg_2155_reg[2] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_191_reg_29288[3]_i_1 
       (.I0(\xor_ln124_191_reg_29288[3]_i_2_n_0 ),
        .I1(\xor_ln124_191_reg_29288_reg[3] ),
        .I2(\xor_ln124_191_reg_29288_reg[3]_0 [3]),
        .I3(q1_reg_0[1]),
        .I4(or_ln134_78_fu_13985_p3[1]),
        .O(q1_reg_2[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[3]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[5]_0 [1]),
        .I1(q3_reg_0[3]),
        .I2(q1_reg_0[7]),
        .I3(q1_reg_0[6]),
        .I4(\xor_ln124_255_reg_30025_reg[7]_1 [3]),
        .I5(or_ln134_77_fu_13979_p3[3]),
        .O(\xor_ln124_191_reg_29288[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_191_reg_29288[4]_i_1 
       (.I0(\xor_ln124_191_reg_29288[4]_i_2_n_0 ),
        .I1(\xor_ln124_191_reg_29288_reg[4] ),
        .I2(or_ln134_77_fu_13979_p3[6]),
        .I3(q1_reg_0[2]),
        .I4(or_ln134_78_fu_13985_p3[2]),
        .O(q1_reg_2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[4]_i_2 
       (.I0(\xor_ln124_191_reg_29288_reg[5]_0 [2]),
        .I1(q3_reg_0[4]),
        .I2(q1_reg_0[7]),
        .I3(q1_reg_0[6]),
        .I4(\xor_ln124_255_reg_30025_reg[7]_1 [4]),
        .I5(or_ln134_77_fu_13979_p3[4]),
        .O(\xor_ln124_191_reg_29288[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_191_reg_29288[5]_i_1 
       (.I0(\xor_ln124_191_reg_29288[5]_i_2_n_0 ),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_191_reg_29288_reg[5] ),
        .O(q1_reg_2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_191_reg_29288[5]_i_2 
       (.I0(\xor_ln124_44_reg_27717_reg[7] [4]),
        .I1(q1_reg_0[3]),
        .I2(\xor_ln124_255_reg_30025_reg[7]_1 [5]),
        .I3(or_ln134_77_fu_13979_p3[5]),
        .I4(q3_reg_0[5]),
        .I5(\xor_ln124_191_reg_29288_reg[5]_0 [3]),
        .O(\xor_ln124_191_reg_29288[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[3]_i_2 
       (.I0(\xor_ln124_205_reg_29424_reg[4]_0 [0]),
        .I1(\xor_ln124_44_reg_27717_reg[7] [2]),
        .I2(q1_reg_0[3]),
        .I3(q3_reg_0[6]),
        .I4(\xor_ln124_205_reg_29424_reg[4] [1]),
        .I5(\xor_ln124_207_reg_29430_reg[4]_0 [1]),
        .O(\xor_ln124_141_reg_28786_reg[3] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[4]_i_2 
       (.I0(\xor_ln124_205_reg_29424_reg[4]_0 [1]),
        .I1(\xor_ln124_44_reg_27717_reg[7] [3]),
        .I2(q1_reg_0[4]),
        .I3(q3_reg_0[6]),
        .I4(\xor_ln124_205_reg_29424_reg[4] [2]),
        .I5(\xor_ln124_207_reg_29430_reg[4]_0 [2]),
        .O(\xor_ln124_141_reg_28786_reg[4] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_205_reg_29424[5]_i_3 
       (.I0(q3_reg_0[7]),
        .I1(q1_reg_0[5]),
        .I2(\xor_ln124_205_reg_29424_reg[5] [1]),
        .I3(\xor_ln124_205_reg_29424_reg[5] [0]),
        .I4(q3_reg_0[3]),
        .I5(\xor_ln124_44_reg_27717_reg[1] [4]),
        .O(q3_reg_6));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[0]_i_1 
       (.I0(q3_reg_0[0]),
        .I1(q1_reg_0[6]),
        .I2(x_assign_129_reg_29321[0]),
        .I3(\xor_ln124_207_reg_29430_reg[0] ),
        .I4(\xor_ln124_44_reg_27717_reg[7] [0]),
        .I5(\xor_ln124_207_reg_29430_reg[7]_0 [0]),
        .O(q3_reg_7[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[1]_i_1 
       (.I0(q3_reg_0[1]),
        .I1(q1_reg_0[7]),
        .I2(x_assign_129_reg_29321[1]),
        .I3(\xor_ln124_207_reg_29430_reg[1] ),
        .I4(\xor_ln124_44_reg_27717_reg[7] [1]),
        .I5(\xor_ln124_207_reg_29430_reg[7]_0 [1]),
        .O(q3_reg_7[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[2]_i_2 
       (.I0(x_assign_124_reg_29299[2]),
        .I1(x_assign_129_reg_29321[2]),
        .I2(q1_reg_0[0]),
        .I3(q1_reg_0[6]),
        .I4(\xor_ln124_205_reg_29424_reg[4] [0]),
        .I5(\xor_ln124_207_reg_29430_reg[4]_0 [0]),
        .O(\x_assign_124_reg_29299_reg[2] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_207_reg_29430[3]_i_1 
       (.I0(\xor_ln124_207_reg_29430[3]_i_2_n_0 ),
        .I1(\xor_ln124_207_reg_29430_reg[3] ),
        .I2(\xor_ln124_44_reg_27717_reg[1] [2]),
        .I3(q1_reg_0[1]),
        .I4(\xor_ln124_207_reg_29430_reg[4]_0 [1]),
        .O(q3_reg_7[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[3]_i_2 
       (.I0(x_assign_129_reg_29321[3]),
        .I1(\xor_ln124_207_reg_29430_reg[7]_0 [2]),
        .I2(q1_reg_0[7]),
        .I3(q1_reg_0[6]),
        .I4(x_assign_124_reg_29299[3]),
        .I5(\xor_ln124_205_reg_29424_reg[4] [1]),
        .O(\xor_ln124_207_reg_29430[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_207_reg_29430[4]_i_1 
       (.I0(\xor_ln124_207_reg_29430[4]_i_2_n_0 ),
        .I1(\xor_ln124_207_reg_29430_reg[4] ),
        .I2(\xor_ln124_44_reg_27717_reg[1] [3]),
        .I3(q1_reg_0[2]),
        .I4(\xor_ln124_207_reg_29430_reg[4]_0 [2]),
        .O(q3_reg_7[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[4]_i_2 
       (.I0(x_assign_129_reg_29321[4]),
        .I1(\xor_ln124_207_reg_29430_reg[7]_0 [3]),
        .I2(q1_reg_0[7]),
        .I3(q1_reg_0[6]),
        .I4(or_ln134_83_fu_15573_p3[4]),
        .I5(\xor_ln124_205_reg_29424_reg[4] [2]),
        .O(\xor_ln124_207_reg_29430[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_207_reg_29430[5]_i_1 
       (.I0(\xor_ln124_207_reg_29430[5]_i_2_n_0 ),
        .I1(q1_reg_0[7]),
        .I2(\xor_ln124_207_reg_29430_reg[5] ),
        .O(q3_reg_7[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[5]_i_2 
       (.I0(q3_reg_0[5]),
        .I1(q1_reg_0[3]),
        .I2(x_assign_129_reg_29321[5]),
        .I3(or_ln134_83_fu_15573_p3[5]),
        .I4(\xor_ln124_44_reg_27717_reg[7] [5]),
        .I5(\xor_ln124_207_reg_29430_reg[7]_0 [4]),
        .O(\xor_ln124_207_reg_29430[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[6]_i_1 
       (.I0(q3_reg_0[6]),
        .I1(q1_reg_0[4]),
        .I2(x_assign_129_reg_29321[6]),
        .I3(\xor_ln124_207_reg_29430_reg[6] ),
        .I4(\xor_ln124_44_reg_27717_reg[7] [6]),
        .I5(\xor_ln124_207_reg_29430_reg[7]_0 [5]),
        .O(q3_reg_7[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_207_reg_29430[7]_i_1 
       (.I0(q3_reg_0[7]),
        .I1(q1_reg_0[5]),
        .I2(x_assign_129_reg_29321[7]),
        .I3(\xor_ln124_207_reg_29430_reg[7]_1 ),
        .I4(\xor_ln124_44_reg_27717_reg[7] [7]),
        .I5(\xor_ln124_207_reg_29430_reg[7]_0 [6]),
        .O(q3_reg_7[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[0]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [0]),
        .I1(\xor_ln124_221_reg_29639_reg[7] [0]),
        .I2(q0_reg_i_260__0_0[0]),
        .I3(\xor_ln124_221_reg_29639[0]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[6]),
        .I5(x_assign_138_reg_29502[4]),
        .O(\reg_2146_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[0]_i_2 
       (.I0(\xor_ln124_93_reg_28222_reg[7] [0]),
        .I1(x_assign_138_reg_29502[0]),
        .I2(x_assign_157_reg_29556[3]),
        .I3(x_assign_158_reg_29572[4]),
        .I4(or_ln134_103_fu_16727_p3[0]),
        .I5(or_ln134_105_fu_16739_p3[1]),
        .O(\xor_ln124_221_reg_29639[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[1]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [1]),
        .I1(\xor_ln124_221_reg_29639_reg[7] [1]),
        .I2(q0_reg_i_260__0_0[1]),
        .I3(\xor_ln124_221_reg_29639[1]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[7]),
        .I5(x_assign_138_reg_29502[5]),
        .O(\reg_2146_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[1]_i_2 
       (.I0(\xor_ln124_93_reg_28222_reg[7] [1]),
        .I1(x_assign_138_reg_29502[1]),
        .I2(or_ln134_103_fu_16727_p3[0]),
        .I3(x_assign_158_reg_29572[0]),
        .I4(x_assign_157_reg_29556[0]),
        .I5(q1_reg_i_48_1[0]),
        .O(\xor_ln124_221_reg_29639[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[2]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [2]),
        .I1(\xor_ln124_221_reg_29639_reg[7] [2]),
        .I2(q0_reg_i_260__0_0[2]),
        .I3(\xor_ln124_221_reg_29639[2]_i_2_n_0 ),
        .I4(q1_reg_i_122_0[0]),
        .I5(or_ln134_94_fu_16569_p3[0]),
        .O(\reg_2146_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[2]_i_2 
       (.I0(\xor_ln124_93_reg_28222_reg[7] [2]),
        .I1(x_assign_138_reg_29502[2]),
        .I2(or_ln134_103_fu_16727_p3[1]),
        .I3(q0_reg_i_253__0_0[0]),
        .I4(x_assign_157_reg_29556[1]),
        .I5(q1_reg_i_48_1[1]),
        .O(\xor_ln124_221_reg_29639[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[7]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [7]),
        .I1(\xor_ln124_221_reg_29639_reg[7] [7]),
        .I2(or_ln134_92_fu_16557_p3[1]),
        .I3(\xor_ln124_221_reg_29639[7]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[5]),
        .I5(or_ln134_94_fu_16569_p3[5]),
        .O(\reg_2146_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_221_reg_29639[7]_i_2 
       (.I0(\xor_ln124_93_reg_28222_reg[7] [7]),
        .I1(x_assign_138_reg_29502[5]),
        .I2(or_ln134_103_fu_16727_p3[6]),
        .I3(x_assign_158_reg_29572[3]),
        .I4(x_assign_157_reg_29556[3]),
        .I5(or_ln134_105_fu_16739_p3[0]),
        .O(\xor_ln124_221_reg_29639[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[1]_i_1 
       (.I0(q1_reg_i_105_0[1]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [1]),
        .I2(x_assign_141_reg_29524[7]),
        .I3(\xor_ln124_223_reg_29649[1]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[1]),
        .I5(x_assign_136_reg_29486[1]),
        .O(\xor_ln124_159_reg_28985_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[1]_i_2 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [1]),
        .I1(x_assign_138_reg_29502[5]),
        .I2(or_ln134_106_fu_16745_p3[0]),
        .I3(or_ln134_105_fu_16739_p3[1]),
        .I4(x_assign_157_reg_29556[0]),
        .I5(q1_reg_i_48_1[0]),
        .O(\xor_ln124_223_reg_29649[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[6]_i_1 
       (.I0(q1_reg_i_105_0[6]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [6]),
        .I2(x_assign_141_reg_29524[4]),
        .I3(\xor_ln124_223_reg_29649[6]_i_2_n_0 ),
        .I4(x_assign_141_reg_29524[6]),
        .I5(x_assign_136_reg_29486[4]),
        .O(\xor_ln124_159_reg_28985_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_223_reg_29649[6]_i_2 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [6]),
        .I1(or_ln134_94_fu_16569_p3[4]),
        .I2(or_ln134_106_fu_16745_p3[5]),
        .I3(or_ln134_105_fu_16739_p3[6]),
        .I4(or_ln134_103_fu_16727_p3[6]),
        .I5(or_ln134_105_fu_16739_p3[7]),
        .O(\xor_ln124_223_reg_29649[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[3]_i_1 
       (.I0(q1_reg_14[3]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_0 [3]),
        .I2(\xor_ln124_237_reg_29827_reg[3] [3]),
        .I3(\xor_ln124_237_reg_29827[3]_i_2_n_0 ),
        .I4(\xor_ln124_30_reg_27622_reg[7] [3]),
        .I5(\xor_ln124_237_reg_29827_reg[3]_0 [3]),
        .O(\xor_ln124_173_reg_29148_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[3]_i_2 
       (.I0(\xor_ln124_237_reg_29827_reg[5] [1]),
        .I1(or_ln134_102_fu_17701_p3[3]),
        .I2(q3_reg_i_121__0_0[1]),
        .I3(q3_reg_i_204_0[1]),
        .I4(x_assign_169_reg_29744[3]),
        .I5(\xor_ln124_237_reg_29827_reg[3]_1 [2]),
        .O(\xor_ln124_237_reg_29827[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[5]_i_1 
       (.I0(q1_reg_14[5]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_0 [5]),
        .I2(or_ln134_102_fu_17701_p3[7]),
        .I3(\xor_ln124_237_reg_29827[5]_i_2_n_0 ),
        .I4(\xor_ln124_30_reg_27622_reg[7] [5]),
        .I5(or_ln134_100_fu_17689_p3[7]),
        .O(\xor_ln124_173_reg_29148_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[5]_i_2 
       (.I0(\xor_ln124_237_reg_29827_reg[5] [3]),
        .I1(or_ln134_102_fu_17701_p3[5]),
        .I2(x_assign_169_reg_29744[4]),
        .I3(x_assign_170_reg_29760[1]),
        .I4(x_assign_169_reg_29744[5]),
        .I5(or_ln134_113_fu_17871_p3[6]),
        .O(\xor_ln124_237_reg_29827[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[6]_i_1 
       (.I0(q1_reg_14[6]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_0 [6]),
        .I2(or_ln134_102_fu_17701_p3[0]),
        .I3(\xor_ln124_237_reg_29827[6]_i_2_n_0 ),
        .I4(\xor_ln124_30_reg_27622_reg[7] [6]),
        .I5(or_ln134_100_fu_17689_p3[0]),
        .O(\xor_ln124_173_reg_29148_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_237_reg_29827[6]_i_2 
       (.I0(x_assign_153_reg_29712[4]),
        .I1(or_ln134_102_fu_17701_p3[6]),
        .I2(x_assign_169_reg_29744[5]),
        .I3(x_assign_170_reg_29760[2]),
        .I4(x_assign_169_reg_29744[6]),
        .I5(or_ln134_113_fu_17871_p3[7]),
        .O(\xor_ln124_237_reg_29827[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[2]_i_1 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_1 [2]),
        .I1(q3_reg_26[2]),
        .I2(or_ln134_102_fu_17701_p3[2]),
        .I3(\xor_ln124_239_reg_29837[2]_i_2_n_0 ),
        .I4(x_assign_153_reg_29712[2]),
        .I5(x_assign_148_reg_29674[2]),
        .O(\reg_2155_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[2]_i_2 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [2]),
        .I1(\xor_ln124_237_reg_29827_reg[5] [0]),
        .I2(or_ln134_114_fu_17877_p3[1]),
        .I3(or_ln134_113_fu_17871_p3[2]),
        .I4(x_assign_169_reg_29744[2]),
        .I5(\xor_ln124_237_reg_29827_reg[3]_1 [1]),
        .O(\xor_ln124_239_reg_29837[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[3]_i_1 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_1 [3]),
        .I1(q3_reg_26[3]),
        .I2(or_ln134_102_fu_17701_p3[3]),
        .I3(\xor_ln124_239_reg_29837[3]_i_2_n_0 ),
        .I4(x_assign_153_reg_29712[3]),
        .I5(x_assign_148_reg_29674[3]),
        .O(\reg_2155_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[3]_i_2 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [3]),
        .I1(\xor_ln124_237_reg_29827_reg[5] [1]),
        .I2(or_ln134_114_fu_17877_p3[2]),
        .I3(or_ln134_113_fu_17871_p3[3]),
        .I4(x_assign_169_reg_29744[3]),
        .I5(\xor_ln124_237_reg_29827_reg[3]_1 [2]),
        .O(\xor_ln124_239_reg_29837[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[4]_i_1 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_1 [4]),
        .I1(q3_reg_26[4]),
        .I2(or_ln134_102_fu_17701_p3[4]),
        .I3(\xor_ln124_239_reg_29837[4]_i_2_n_0 ),
        .I4(x_assign_153_reg_29712[4]),
        .I5(or_ln134_99_fu_17683_p3[4]),
        .O(\reg_2155_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[4]_i_2 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [4]),
        .I1(\xor_ln124_237_reg_29827_reg[5] [2]),
        .I2(or_ln134_114_fu_17877_p3[3]),
        .I3(or_ln134_113_fu_17871_p3[4]),
        .I4(x_assign_169_reg_29744[4]),
        .I5(or_ln134_113_fu_17871_p3[5]),
        .O(\xor_ln124_239_reg_29837[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[5]_i_1 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_1 [5]),
        .I1(q3_reg_26[5]),
        .I2(or_ln134_102_fu_17701_p3[5]),
        .I3(\xor_ln124_239_reg_29837[5]_i_2_n_0 ),
        .I4(x_assign_153_reg_29712[5]),
        .I5(or_ln134_99_fu_17683_p3[5]),
        .O(\reg_2155_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[5]_i_2 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [5]),
        .I1(\xor_ln124_237_reg_29827_reg[5] [3]),
        .I2(or_ln134_114_fu_17877_p3[4]),
        .I3(or_ln134_113_fu_17871_p3[5]),
        .I4(x_assign_169_reg_29744[5]),
        .I5(or_ln134_113_fu_17871_p3[6]),
        .O(\xor_ln124_239_reg_29837[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[6]_i_1 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_1 [6]),
        .I1(q3_reg_26[6]),
        .I2(or_ln134_102_fu_17701_p3[6]),
        .I3(\xor_ln124_239_reg_29837[6]_i_2_n_0 ),
        .I4(x_assign_153_reg_29712[6]),
        .I5(x_assign_148_reg_29674[4]),
        .O(\reg_2155_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_239_reg_29837[6]_i_2 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [6]),
        .I1(x_assign_153_reg_29712[4]),
        .I2(or_ln134_114_fu_17877_p3[5]),
        .I3(or_ln134_113_fu_17871_p3[6]),
        .I4(x_assign_169_reg_29744[6]),
        .I5(or_ln134_113_fu_17871_p3[7]),
        .O(\xor_ln124_239_reg_29837[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[1]_i_1 
       (.I0(q1_reg_15[1]),
        .I1(q0_reg_i_259__0_0[1]),
        .I2(x_assign_165_reg_29900[7]),
        .I3(\xor_ln124_253_reg_30015[1]_i_2_n_0 ),
        .I4(\xor_ln124_30_reg_27622_reg[7] [1]),
        .I5(x_assign_162_reg_29878[1]),
        .O(\xor_ln124_189_reg_29276_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[1]_i_2 
       (.I0(\xor_ln124_93_reg_28222_reg[7] [1]),
        .I1(x_assign_162_reg_29878[5]),
        .I2(q1_reg_i_48_0[0]),
        .I3(x_assign_181_reg_29932[0]),
        .I4(x_assign_182_reg_29948[0]),
        .I5(or_ln134_119_fu_18991_p3[0]),
        .O(\xor_ln124_253_reg_30015[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[6]_i_1 
       (.I0(q1_reg_15[6]),
        .I1(or_ln134_108_fu_18821_p3[0]),
        .I2(x_assign_165_reg_29900[4]),
        .I3(\xor_ln124_253_reg_30015[6]_i_2_n_0 ),
        .I4(\xor_ln124_30_reg_27622_reg[7] [6]),
        .I5(x_assign_162_reg_29878[4]),
        .O(\xor_ln124_189_reg_29276_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_253_reg_30015[6]_i_2 
       (.I0(\xor_ln124_93_reg_28222_reg[7] [6]),
        .I1(or_ln134_110_fu_18833_p3[4]),
        .I2(or_ln134_121_fu_19003_p3[7]),
        .I3(or_ln134_119_fu_18991_p3[6]),
        .I4(x_assign_182_reg_29948[2]),
        .I5(or_ln134_119_fu_18991_p3[5]),
        .O(\xor_ln124_253_reg_30015[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[0]_i_1 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_1 [0]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_0 [0]),
        .I2(x_assign_165_reg_29900[0]),
        .I3(\xor_ln124_255_reg_30025[0]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7] [0]),
        .I5(x_assign_160_reg_29862[0]),
        .O(\reg_2155_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[0]_i_2 
       (.I0(x_assign_162_reg_29878[4]),
        .I1(x_assign_165_reg_29900[6]),
        .I2(x_assign_180_reg_29926),
        .I3(or_ln134_121_fu_19003_p3[0]),
        .I4(or_ln134_121_fu_19003_p3[1]),
        .I5(or_ln134_119_fu_18991_p3[0]),
        .O(\xor_ln124_255_reg_30025[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[2]_i_1 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_1 [2]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_0 [2]),
        .I2(x_assign_165_reg_29900[2]),
        .I3(\xor_ln124_255_reg_30025[2]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7] [2]),
        .I5(x_assign_160_reg_29862[2]),
        .O(\reg_2155_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[2]_i_2 
       (.I0(or_ln134_110_fu_18833_p3[0]),
        .I1(q0_reg_i_245__0_0[0]),
        .I2(or_ln134_122_fu_19009_p3[1]),
        .I3(or_ln134_121_fu_19003_p3[2]),
        .I4(q1_reg_i_48_0[1]),
        .I5(x_assign_181_reg_29932[1]),
        .O(\xor_ln124_255_reg_30025[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[4]_i_1 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_1 [4]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_0 [4]),
        .I2(x_assign_165_reg_29900[4]),
        .I3(\xor_ln124_255_reg_30025[4]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7] [4]),
        .I5(or_ln134_107_fu_18815_p3[4]),
        .O(\reg_2155_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[4]_i_2 
       (.I0(or_ln134_110_fu_18833_p3[2]),
        .I1(q0_reg_i_245__0_0[2]),
        .I2(or_ln134_122_fu_19009_p3[3]),
        .I3(or_ln134_121_fu_19003_p3[4]),
        .I4(or_ln134_121_fu_19003_p3[5]),
        .I5(or_ln134_119_fu_18991_p3[4]),
        .O(\xor_ln124_255_reg_30025[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[7]_i_1 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_1 [7]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_0 [7]),
        .I2(x_assign_165_reg_29900[7]),
        .I3(\xor_ln124_255_reg_30025[7]_i_2_n_0 ),
        .I4(\xor_ln124_255_reg_30025_reg[7] [7]),
        .I5(x_assign_160_reg_29862[5]),
        .O(\reg_2155_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_255_reg_30025[7]_i_2 
       (.I0(or_ln134_110_fu_18833_p3[5]),
        .I1(x_assign_165_reg_29900[5]),
        .I2(or_ln134_122_fu_19009_p3[6]),
        .I3(or_ln134_121_fu_19003_p3[7]),
        .I4(or_ln134_121_fu_19003_p3[0]),
        .I5(x_assign_181_reg_29932[3]),
        .O(\xor_ln124_255_reg_30025[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[1]_i_1 
       (.I0(\xor_ln124_269_reg_30203_reg[7] [1]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [1]),
        .I2(x_assign_174_reg_30066[7]),
        .I3(\xor_ln124_269_reg_30203[1]_i_2_n_0 ),
        .I4(x_assign_174_reg_30066[1]),
        .I5(x_assign_175_reg_30072[1]),
        .O(\xor_ln124_205_reg_29424_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[1]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [1]),
        .I1(x_assign_177_reg_30088[7]),
        .I2(\xor_ln124_271_reg_30213_reg[3]_0 [0]),
        .I3(\xor_ln124_271_reg_30213_reg[3]_1 [0]),
        .I4(or_ln134_127_fu_20123_p3[1]),
        .I5(or_ln134_128_fu_20129_p3[0]),
        .O(\xor_ln124_269_reg_30203[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[4]_i_1 
       (.I0(\xor_ln124_269_reg_30203_reg[7] [4]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [4]),
        .I2(q1_reg_i_262_0[2]),
        .I3(\xor_ln124_269_reg_30203[4]_i_2_n_0 ),
        .I4(x_assign_174_reg_30066[4]),
        .I5(or_ln134_116_fu_19953_p3[4]),
        .O(\xor_ln124_205_reg_29424_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[4]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I1(q1_reg_i_124_0[2]),
        .I2(or_ln134_129_fu_20135_p3[5]),
        .I3(or_ln134_127_fu_20123_p3[5]),
        .I4(or_ln134_127_fu_20123_p3[4]),
        .I5(or_ln134_128_fu_20129_p3[3]),
        .O(\xor_ln124_269_reg_30203[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[7]_i_1 
       (.I0(\xor_ln124_269_reg_30203_reg[7] [7]),
        .I1(\xor_ln124_255_reg_30025_reg[7]_1 [7]),
        .I2(x_assign_174_reg_30066[5]),
        .I3(\xor_ln124_269_reg_30203[7]_i_2_n_0 ),
        .I4(x_assign_174_reg_30066[7]),
        .I5(x_assign_175_reg_30072[5]),
        .O(\xor_ln124_205_reg_29424_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_269_reg_30203[7]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I1(x_assign_177_reg_30088[5]),
        .I2(or_ln134_129_fu_20135_p3[0]),
        .I3(or_ln134_127_fu_20123_p3[0]),
        .I4(or_ln134_127_fu_20123_p3[7]),
        .I5(or_ln134_128_fu_20129_p3[6]),
        .O(\xor_ln124_269_reg_30203[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[0]_i_1 
       (.I0(\xor_ln124_271_reg_30213_reg[7] [0]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [0]),
        .I2(x_assign_177_reg_30088[6]),
        .I3(\xor_ln124_271_reg_30213[0]_i_2_n_0 ),
        .I4(\xor_ln124_271_reg_30213_reg[7]_0 [0]),
        .I5(x_assign_174_reg_30066[6]),
        .O(\xor_ln124_207_reg_29430_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[0]_i_2 
       (.I0(x_assign_177_reg_30088[0]),
        .I1(\xor_ln124_271_reg_30213_reg[3] [0]),
        .I2(or_ln134_129_fu_20135_p3[1]),
        .I3(or_ln134_127_fu_20123_p3[1]),
        .I4(or_ln134_129_fu_20135_p3[0]),
        .I5(x_assign_192_reg_30114[4]),
        .O(\xor_ln124_271_reg_30213[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[1]_i_1 
       (.I0(\xor_ln124_271_reg_30213_reg[7] [1]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [1]),
        .I2(x_assign_177_reg_30088[7]),
        .I3(\xor_ln124_271_reg_30213[1]_i_2_n_0 ),
        .I4(\xor_ln124_271_reg_30213_reg[7]_0 [1]),
        .I5(x_assign_174_reg_30066[7]),
        .O(\xor_ln124_207_reg_29430_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[1]_i_2 
       (.I0(x_assign_177_reg_30088[1]),
        .I1(\xor_ln124_271_reg_30213_reg[3] [1]),
        .I2(\xor_ln124_271_reg_30213_reg[3]_0 [0]),
        .I3(\xor_ln124_271_reg_30213_reg[3]_1 [0]),
        .I4(or_ln134_129_fu_20135_p3[1]),
        .I5(x_assign_192_reg_30114[0]),
        .O(\xor_ln124_271_reg_30213[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[3]_i_1 
       (.I0(\xor_ln124_271_reg_30213_reg[7] [3]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [3]),
        .I2(q1_reg_i_124_0[1]),
        .I3(\xor_ln124_271_reg_30213[3]_i_2_n_0 ),
        .I4(\xor_ln124_271_reg_30213_reg[7]_0 [3]),
        .I5(q1_reg_i_262_0[1]),
        .O(\xor_ln124_207_reg_29430_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[3]_i_2 
       (.I0(x_assign_177_reg_30088[3]),
        .I1(\xor_ln124_271_reg_30213_reg[3] [3]),
        .I2(\xor_ln124_271_reg_30213_reg[3]_0 [2]),
        .I3(\xor_ln124_271_reg_30213_reg[3]_1 [2]),
        .I4(or_ln134_129_fu_20135_p3[3]),
        .I5(q0_reg_i_33__0_0[1]),
        .O(\xor_ln124_271_reg_30213[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[7]_i_1 
       (.I0(\xor_ln124_271_reg_30213_reg[7] [7]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [7]),
        .I2(x_assign_177_reg_30088[5]),
        .I3(\xor_ln124_271_reg_30213[7]_i_2_n_0 ),
        .I4(\xor_ln124_271_reg_30213_reg[7]_0 [7]),
        .I5(x_assign_174_reg_30066[5]),
        .O(\xor_ln124_207_reg_29430_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_271_reg_30213[7]_i_2 
       (.I0(x_assign_177_reg_30088[7]),
        .I1(or_ln134_115_fu_19947_p3[1]),
        .I2(or_ln134_129_fu_20135_p3[0]),
        .I3(or_ln134_127_fu_20123_p3[0]),
        .I4(or_ln134_129_fu_20135_p3[7]),
        .I5(x_assign_192_reg_30114[3]),
        .O(\xor_ln124_271_reg_30213[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[0]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [0]),
        .I1(\xor_ln124_285_reg_30391_reg[7] [0]),
        .I2(x_assign_187_reg_30260[0]),
        .I3(\xor_ln124_285_reg_30391[0]_i_2_n_0 ),
        .I4(x_assign_186_reg_30254[6]),
        .I5(x_assign_189_reg_30276[6]),
        .O(\reg_2110_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[0]_i_2 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [0]),
        .I1(x_assign_186_reg_30254[0]),
        .I2(x_assign_206_reg_30324),
        .I3(or_ln134_135_fu_21255_p3[0]),
        .I4(or_ln134_135_fu_21255_p3[1]),
        .I5(or_ln134_137_fu_21267_p3[1]),
        .O(\xor_ln124_285_reg_30391[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[2]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [2]),
        .I1(\xor_ln124_285_reg_30391_reg[7] [2]),
        .I2(x_assign_187_reg_30260[2]),
        .I3(\xor_ln124_285_reg_30391[2]_i_2_n_0 ),
        .I4(\xor_ln124_285_reg_30391_reg[5] [0]),
        .I5(\xor_ln124_285_reg_30391_reg[5]_0 [0]),
        .O(\reg_2110_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[2]_i_2 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [2]),
        .I1(x_assign_186_reg_30254[2]),
        .I2(or_ln134_136_fu_21261_p3[1]),
        .I3(or_ln134_135_fu_21255_p3[2]),
        .I4(\xor_ln124_285_reg_30391_reg[3] [1]),
        .I5(\xor_ln124_285_reg_30391_reg[3]_0 [1]),
        .O(\xor_ln124_285_reg_30391[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[3]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [3]),
        .I1(\xor_ln124_285_reg_30391_reg[7] [3]),
        .I2(x_assign_187_reg_30260[3]),
        .I3(\xor_ln124_285_reg_30391[3]_i_2_n_0 ),
        .I4(\xor_ln124_285_reg_30391_reg[5] [1]),
        .I5(\xor_ln124_285_reg_30391_reg[5]_0 [1]),
        .O(\reg_2110_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[3]_i_2 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [3]),
        .I1(x_assign_186_reg_30254[3]),
        .I2(or_ln134_136_fu_21261_p3[2]),
        .I3(or_ln134_135_fu_21255_p3[3]),
        .I4(\xor_ln124_285_reg_30391_reg[3] [2]),
        .I5(\xor_ln124_285_reg_30391_reg[3]_0 [2]),
        .O(\xor_ln124_285_reg_30391[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[5]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [5]),
        .I1(\xor_ln124_285_reg_30391_reg[7] [5]),
        .I2(or_ln134_124_fu_21085_p3[5]),
        .I3(\xor_ln124_285_reg_30391[5]_i_2_n_0 ),
        .I4(\xor_ln124_285_reg_30391_reg[5] [3]),
        .I5(\xor_ln124_285_reg_30391_reg[5]_0 [3]),
        .O(\reg_2110_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[5]_i_2 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [5]),
        .I1(x_assign_186_reg_30254[5]),
        .I2(or_ln134_136_fu_21261_p3[4]),
        .I3(or_ln134_135_fu_21255_p3[5]),
        .I4(or_ln134_135_fu_21255_p3[6]),
        .I5(or_ln134_137_fu_21267_p3[6]),
        .O(\xor_ln124_285_reg_30391[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[6]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [6]),
        .I1(\xor_ln124_285_reg_30391_reg[7] [6]),
        .I2(x_assign_187_reg_30260[4]),
        .I3(\xor_ln124_285_reg_30391[6]_i_2_n_0 ),
        .I4(x_assign_186_reg_30254[4]),
        .I5(x_assign_189_reg_30276[4]),
        .O(\reg_2110_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[6]_i_2 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [6]),
        .I1(x_assign_186_reg_30254[6]),
        .I2(or_ln134_136_fu_21261_p3[5]),
        .I3(or_ln134_135_fu_21255_p3[6]),
        .I4(or_ln134_135_fu_21255_p3[7]),
        .I5(or_ln134_137_fu_21267_p3[7]),
        .O(\xor_ln124_285_reg_30391[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[7]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [7]),
        .I1(\xor_ln124_285_reg_30391_reg[7] [7]),
        .I2(x_assign_187_reg_30260[5]),
        .I3(\xor_ln124_285_reg_30391[7]_i_2_n_0 ),
        .I4(x_assign_186_reg_30254[5]),
        .I5(x_assign_189_reg_30276[5]),
        .O(\reg_2110_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_285_reg_30391[7]_i_2 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [7]),
        .I1(x_assign_186_reg_30254[7]),
        .I2(or_ln134_136_fu_21261_p3[6]),
        .I3(or_ln134_135_fu_21255_p3[7]),
        .I4(or_ln134_135_fu_21255_p3[0]),
        .I5(or_ln134_137_fu_21267_p3[0]),
        .O(\xor_ln124_285_reg_30391[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[0]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [0]),
        .I1(q0_reg_i_92__0_0[0]),
        .I2(x_assign_189_reg_30276[0]),
        .I3(\xor_ln124_287_reg_30401[0]_i_2_n_0 ),
        .I4(x_assign_186_reg_30254[6]),
        .I5(x_assign_189_reg_30276[6]),
        .O(\reg_2130_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[0]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I1(q0_reg_i_39__0_0[0]),
        .I2(or_ln134_135_fu_21255_p3[1]),
        .I3(or_ln134_137_fu_21267_p3[1]),
        .I4(or_ln134_137_fu_21267_p3[0]),
        .I5(x_assign_204_reg_30302[4]),
        .O(\xor_ln124_287_reg_30401[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[4]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [4]),
        .I1(q0_reg_i_92__0_0[4]),
        .I2(x_assign_189_reg_30276[4]),
        .I3(\xor_ln124_287_reg_30401[4]_i_2_n_0 ),
        .I4(\xor_ln124_285_reg_30391_reg[5] [2]),
        .I5(\xor_ln124_285_reg_30391_reg[5]_0 [2]),
        .O(\reg_2130_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[4]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [4]),
        .I1(or_ln134_123_fu_21079_p3[6]),
        .I2(or_ln134_135_fu_21255_p3[5]),
        .I3(or_ln134_137_fu_21267_p3[5]),
        .I4(or_ln134_137_fu_21267_p3[4]),
        .I5(\xor_ln124_287_reg_30401_reg[4] [2]),
        .O(\xor_ln124_287_reg_30401[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[5]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [5]),
        .I1(q0_reg_i_92__0_0[5]),
        .I2(x_assign_189_reg_30276[5]),
        .I3(\xor_ln124_287_reg_30401[5]_i_2_n_0 ),
        .I4(\xor_ln124_285_reg_30391_reg[5] [3]),
        .I5(\xor_ln124_285_reg_30391_reg[5]_0 [3]),
        .O(\reg_2130_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_287_reg_30401[5]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I1(or_ln134_123_fu_21079_p3[7]),
        .I2(or_ln134_135_fu_21255_p3[6]),
        .I3(or_ln134_137_fu_21267_p3[6]),
        .I4(or_ln134_137_fu_21267_p3[5]),
        .I5(x_assign_204_reg_30302[1]),
        .O(\xor_ln124_287_reg_30401[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_27610[0]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7]_0 [0]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [0]),
        .I2(q1_reg_0[7]),
        .I3(or_ln134_10_fu_3692_p3[1]),
        .I4(q1_reg_0[6]),
        .I5(x_assign_13_reg_27573[3]),
        .O(\pt_load_8_reg_27298_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_27610[1]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7]_0 [1]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [1]),
        .I2(q1_reg_0[0]),
        .I3(\xor_ln124_30_reg_27622_reg[3] [0]),
        .I4(q1_reg_0[7]),
        .I5(or_ln134_5_fu_3596_p3[0]),
        .O(\pt_load_8_reg_27298_reg[7] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_28_reg_27610[2]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [2]),
        .I1(\xor_ln124_28_reg_27610_reg[7]_0 [2]),
        .I2(\xor_ln124_28_reg_27610[2]_i_2_n_0 ),
        .O(\pt_load_8_reg_27298_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_27610[2]_i_2 
       (.I0(q1_reg_0[0]),
        .I1(q1_reg_0[6]),
        .I2(q1_reg_0[1]),
        .I3(\xor_ln124_30_reg_27622_reg[3] [1]),
        .I4(or_ln134_5_fu_3596_p3[1]),
        .I5(q1_reg_0[7]),
        .O(\xor_ln124_28_reg_27610[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_27610[3]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [3]),
        .I1(or_ln134_5_fu_3596_p3[2]),
        .I2(q1_reg_0[1]),
        .I3(\xor_ln124_28_reg_27610[3]_i_2_n_0 ),
        .I4(\xor_ln124_28_reg_27610_reg[7]_0 [3]),
        .I5(q1_reg_0[6]),
        .O(\pt_load_8_reg_27298_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_28_reg_27610[3]_i_2 
       (.I0(q1_reg_0[2]),
        .I1(\xor_ln124_30_reg_27622_reg[3] [2]),
        .O(\xor_ln124_28_reg_27610[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_27610[4]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [4]),
        .I1(or_ln134_5_fu_3596_p3[3]),
        .I2(q1_reg_0[2]),
        .I3(\xor_ln124_28_reg_27610[4]_i_2_n_0 ),
        .I4(\xor_ln124_28_reg_27610_reg[7]_0 [4]),
        .I5(q1_reg_0[6]),
        .O(\pt_load_8_reg_27298_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_28_reg_27610[4]_i_2 
       (.I0(q1_reg_0[3]),
        .I1(or_ln134_10_fu_3692_p3[5]),
        .O(\xor_ln124_28_reg_27610[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_27610[5]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [5]),
        .I1(or_ln134_5_fu_3596_p3[4]),
        .I2(q1_reg_0[3]),
        .I3(\xor_ln124_28_reg_27610[5]_i_2_n_0 ),
        .I4(\xor_ln124_28_reg_27610_reg[7]_0 [5]),
        .I5(q1_reg_0[7]),
        .O(\pt_load_8_reg_27298_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_28_reg_27610[5]_i_2 
       (.I0(q1_reg_0[4]),
        .I1(or_ln134_10_fu_3692_p3[6]),
        .O(\xor_ln124_28_reg_27610[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_27610[6]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7]_0 [6]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [6]),
        .I2(q1_reg_0[5]),
        .I3(or_ln134_10_fu_3692_p3[7]),
        .I4(q1_reg_0[4]),
        .I5(or_ln134_5_fu_3596_p3[5]),
        .O(\pt_load_8_reg_27298_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_28_reg_27610[7]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7]_0 [7]),
        .I1(\xor_ln124_28_reg_27610_reg[7] [7]),
        .I2(q1_reg_0[6]),
        .I3(or_ln134_10_fu_3692_p3[0]),
        .I4(q1_reg_0[5]),
        .I5(or_ln134_5_fu_3596_p3[6]),
        .O(\pt_load_8_reg_27298_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_30722[0]_i_1 
       (.I0(\xor_ln124_292_reg_30722_reg[7] [0]),
        .I1(\xor_ln124_292_reg_30722_reg[7]_0 [0]),
        .I2(x_assign_208_reg_30610[6]),
        .I3(x_assign_211_reg_30632[6]),
        .I4(x_assign_211_reg_30632[0]),
        .I5(x_assign_210_reg_30626[0]),
        .O(\reg_2116_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_30722[1]_i_1 
       (.I0(\xor_ln124_292_reg_30722_reg[7] [1]),
        .I1(\xor_ln124_292_reg_30722_reg[7]_0 [1]),
        .I2(x_assign_208_reg_30610[7]),
        .I3(x_assign_211_reg_30632[7]),
        .I4(x_assign_211_reg_30632[1]),
        .I5(x_assign_210_reg_30626[1]),
        .O(\reg_2116_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_30722[2]_i_1 
       (.I0(\xor_ln124_292_reg_30722_reg[7] [2]),
        .I1(\xor_ln124_292_reg_30722_reg[7]_0 [2]),
        .I2(\xor_ln124_294_reg_30732_reg[5] [0]),
        .I3(\xor_ln124_294_reg_30732_reg[5]_0 [0]),
        .I4(x_assign_211_reg_30632[2]),
        .I5(x_assign_210_reg_30626[2]),
        .O(\reg_2116_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_30722[3]_i_1 
       (.I0(\xor_ln124_292_reg_30722_reg[7] [3]),
        .I1(\xor_ln124_292_reg_30722_reg[7]_0 [3]),
        .I2(\xor_ln124_294_reg_30732_reg[5] [1]),
        .I3(\xor_ln124_294_reg_30732_reg[5]_0 [1]),
        .I4(x_assign_211_reg_30632[3]),
        .I5(x_assign_210_reg_30626[3]),
        .O(\reg_2116_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_30722[4]_i_1 
       (.I0(\xor_ln124_292_reg_30722_reg[7] [4]),
        .I1(\xor_ln124_292_reg_30722_reg[7]_0 [4]),
        .I2(\xor_ln124_294_reg_30732_reg[5] [2]),
        .I3(\xor_ln124_294_reg_30732_reg[5]_0 [2]),
        .I4(x_assign_211_reg_30632[4]),
        .I5(or_ln134_142_fu_23274_p3[0]),
        .O(\reg_2116_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_30722[5]_i_1 
       (.I0(\xor_ln124_292_reg_30722_reg[7] [5]),
        .I1(\xor_ln124_292_reg_30722_reg[7]_0 [5]),
        .I2(\xor_ln124_294_reg_30732_reg[5] [3]),
        .I3(\xor_ln124_294_reg_30732_reg[5]_0 [3]),
        .I4(x_assign_211_reg_30632[5]),
        .I5(or_ln134_142_fu_23274_p3[1]),
        .O(\reg_2116_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_30722[6]_i_1 
       (.I0(\xor_ln124_292_reg_30722_reg[7] [6]),
        .I1(\xor_ln124_292_reg_30722_reg[7]_0 [6]),
        .I2(x_assign_208_reg_30610[4]),
        .I3(x_assign_211_reg_30632[4]),
        .I4(x_assign_211_reg_30632[6]),
        .I5(x_assign_210_reg_30626[4]),
        .O(\reg_2116_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_292_reg_30722[7]_i_1 
       (.I0(\xor_ln124_292_reg_30722_reg[7] [7]),
        .I1(\xor_ln124_292_reg_30722_reg[7]_0 [7]),
        .I2(x_assign_208_reg_30610[5]),
        .I3(x_assign_211_reg_30632[5]),
        .I4(x_assign_211_reg_30632[7]),
        .I5(x_assign_210_reg_30626[5]),
        .O(\reg_2116_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_294_reg_30732[0]_i_1 
       (.I0(\xor_ln124_294_reg_30732_reg[7] [0]),
        .I1(\xor_ln124_294_reg_30732_reg[7]_0 [0]),
        .I2(\xor_ln124_294_reg_30732_reg[3] [0]),
        .I3(x_assign_208_reg_30610[0]),
        .I4(x_assign_208_reg_30610[6]),
        .I5(x_assign_211_reg_30632[6]),
        .O(\reg_2123_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_294_reg_30732[1]_i_1 
       (.I0(\xor_ln124_294_reg_30732_reg[7] [1]),
        .I1(\xor_ln124_294_reg_30732_reg[7]_0 [1]),
        .I2(\xor_ln124_294_reg_30732_reg[3] [1]),
        .I3(x_assign_208_reg_30610[1]),
        .I4(x_assign_208_reg_30610[7]),
        .I5(x_assign_211_reg_30632[7]),
        .O(\reg_2123_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_294_reg_30732[2]_i_1 
       (.I0(\xor_ln124_294_reg_30732_reg[7] [2]),
        .I1(\xor_ln124_294_reg_30732_reg[7]_0 [2]),
        .I2(\xor_ln124_294_reg_30732_reg[3] [2]),
        .I3(x_assign_208_reg_30610[2]),
        .I4(\xor_ln124_294_reg_30732_reg[5] [0]),
        .I5(\xor_ln124_294_reg_30732_reg[5]_0 [0]),
        .O(\reg_2123_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_294_reg_30732[3]_i_1 
       (.I0(\xor_ln124_294_reg_30732_reg[7] [3]),
        .I1(\xor_ln124_294_reg_30732_reg[7]_0 [3]),
        .I2(\xor_ln124_294_reg_30732_reg[3] [3]),
        .I3(x_assign_208_reg_30610[3]),
        .I4(\xor_ln124_294_reg_30732_reg[5] [1]),
        .I5(\xor_ln124_294_reg_30732_reg[5]_0 [1]),
        .O(\reg_2123_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_294_reg_30732[4]_i_1 
       (.I0(\xor_ln124_294_reg_30732_reg[7] [4]),
        .I1(\xor_ln124_294_reg_30732_reg[7]_0 [4]),
        .I2(or_ln134_141_fu_23268_p3[2]),
        .I3(x_assign_208_reg_30610[4]),
        .I4(\xor_ln124_294_reg_30732_reg[5] [2]),
        .I5(\xor_ln124_294_reg_30732_reg[5]_0 [2]),
        .O(\reg_2123_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_294_reg_30732[5]_i_1 
       (.I0(\xor_ln124_294_reg_30732_reg[7] [5]),
        .I1(\xor_ln124_294_reg_30732_reg[7]_0 [5]),
        .I2(or_ln134_141_fu_23268_p3[3]),
        .I3(x_assign_208_reg_30610[5]),
        .I4(\xor_ln124_294_reg_30732_reg[5] [3]),
        .I5(\xor_ln124_294_reg_30732_reg[5]_0 [3]),
        .O(\reg_2123_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_294_reg_30732[6]_i_1 
       (.I0(\xor_ln124_294_reg_30732_reg[7] [6]),
        .I1(\xor_ln124_294_reg_30732_reg[7]_0 [6]),
        .I2(or_ln134_141_fu_23268_p3[0]),
        .I3(x_assign_208_reg_30610[6]),
        .I4(x_assign_208_reg_30610[4]),
        .I5(x_assign_211_reg_30632[4]),
        .O(\reg_2123_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_294_reg_30732[7]_i_1 
       (.I0(\xor_ln124_294_reg_30732_reg[7] [7]),
        .I1(\xor_ln124_294_reg_30732_reg[7]_0 [7]),
        .I2(or_ln134_141_fu_23268_p3[1]),
        .I3(x_assign_208_reg_30610[7]),
        .I4(x_assign_208_reg_30610[5]),
        .I5(x_assign_211_reg_30632[5]),
        .O(\reg_2123_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_27616[0]_i_1 
       (.I0(\xor_ln124_29_reg_27616_reg[7]_0 [0]),
        .I1(\xor_ln124_29_reg_27616_reg[7] [0]),
        .I2(or_ln134_5_fu_3596_p3[0]),
        .I3(x_assign_15_reg_27499[0]),
        .I4(q1_reg_0[6]),
        .I5(x_assign_13_reg_27573[3]),
        .O(\pt_load_9_reg_27329_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_27616[1]_i_1 
       (.I0(\xor_ln124_29_reg_27616_reg[7]_0 [1]),
        .I1(\xor_ln124_29_reg_27616_reg[7] [1]),
        .I2(x_assign_13_reg_27573[0]),
        .I3(x_assign_15_reg_27499[1]),
        .I4(q1_reg_0[7]),
        .I5(or_ln134_5_fu_3596_p3[0]),
        .O(\pt_load_9_reg_27329_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_27616[2]_i_1 
       (.I0(\xor_ln124_29_reg_27616_reg[7] [2]),
        .I1(or_ln134_5_fu_3596_p3[1]),
        .I2(q1_reg_0[0]),
        .I3(\xor_ln124_29_reg_27616_reg[2] ),
        .I4(\xor_ln124_29_reg_27616_reg[7]_0 [2]),
        .I5(q1_reg_0[6]),
        .O(\pt_load_9_reg_27329_reg[7] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_29_reg_27616[3]_i_1 
       (.I0(\xor_ln124_29_reg_27616_reg[7] [3]),
        .I1(\xor_ln124_29_reg_27616_reg[7]_0 [3]),
        .I2(\xor_ln124_29_reg_27616[3]_i_2_n_0 ),
        .O(\pt_load_9_reg_27329_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_27616[3]_i_2 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[6]),
        .I2(x_assign_13_reg_27573[2]),
        .I3(x_assign_15_reg_27499[3]),
        .I4(q1_reg_0[1]),
        .I5(or_ln134_5_fu_3596_p3[2]),
        .O(\xor_ln124_29_reg_27616[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_29_reg_27616[4]_i_1 
       (.I0(\xor_ln124_29_reg_27616_reg[7] [4]),
        .I1(\xor_ln124_29_reg_27616_reg[7]_0 [4]),
        .I2(\xor_ln124_29_reg_27616[4]_i_2_n_0 ),
        .O(\pt_load_9_reg_27329_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_27616[4]_i_2 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[6]),
        .I2(or_ln134_5_fu_3596_p3[4]),
        .I3(x_assign_15_reg_27499[4]),
        .I4(q1_reg_0[2]),
        .I5(or_ln134_5_fu_3596_p3[3]),
        .O(\xor_ln124_29_reg_27616[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_27616[5]_i_1 
       (.I0(\xor_ln124_29_reg_27616_reg[7] [5]),
        .I1(or_ln134_5_fu_3596_p3[4]),
        .I2(q1_reg_0[3]),
        .I3(\xor_ln124_29_reg_27616_reg[5] ),
        .I4(\xor_ln124_29_reg_27616_reg[7]_0 [5]),
        .I5(q1_reg_0[7]),
        .O(\pt_load_9_reg_27329_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_27616[6]_i_1 
       (.I0(\xor_ln124_29_reg_27616_reg[7]_0 [6]),
        .I1(\xor_ln124_29_reg_27616_reg[7] [6]),
        .I2(or_ln134_5_fu_3596_p3[6]),
        .I3(x_assign_15_reg_27499[6]),
        .I4(q1_reg_0[4]),
        .I5(or_ln134_5_fu_3596_p3[5]),
        .O(\pt_load_9_reg_27329_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_29_reg_27616[7]_i_1 
       (.I0(\xor_ln124_29_reg_27616_reg[7]_0 [7]),
        .I1(\xor_ln124_29_reg_27616_reg[7] [7]),
        .I2(x_assign_13_reg_27573[3]),
        .I3(x_assign_15_reg_27499[7]),
        .I4(q1_reg_0[5]),
        .I5(or_ln134_5_fu_3596_p3[6]),
        .O(\pt_load_9_reg_27329_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[0]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [0]),
        .I1(\xor_ln124_301_reg_30579_reg[7]_0 [0]),
        .I2(x_assign_199_reg_30448[0]),
        .I3(\xor_ln124_301_reg_30579[0]_i_2_n_0 ),
        .I4(x_assign_201_reg_30464[5]),
        .I5(x_assign_198_reg_30442[6]),
        .O(\reg_2110_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[0]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I1(x_assign_198_reg_30442[0]),
        .I2(x_assign_218_reg_30512),
        .I3(or_ln134_143_fu_22387_p3[0]),
        .I4(or_ln134_143_fu_22387_p3[1]),
        .I5(or_ln134_145_fu_22399_p3[0]),
        .O(\xor_ln124_301_reg_30579[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[3]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [3]),
        .I1(\xor_ln124_301_reg_30579_reg[7]_0 [3]),
        .I2(x_assign_199_reg_30448[3]),
        .I3(\xor_ln124_301_reg_30579[3]_i_2_n_0 ),
        .I4(or_ln134_133_fu_22223_p3[1]),
        .I5(q0_reg_i_107__0_0[1]),
        .O(\reg_2110_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[3]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I1(x_assign_198_reg_30442[3]),
        .I2(or_ln134_144_fu_22393_p3[2]),
        .I3(or_ln134_143_fu_22387_p3[3]),
        .I4(\xor_ln124_301_reg_30579_reg[3] [2]),
        .I5(x_assign_219_reg_30528[2]),
        .O(\xor_ln124_301_reg_30579[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[6]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [6]),
        .I1(\xor_ln124_301_reg_30579_reg[7]_0 [6]),
        .I2(x_assign_199_reg_30448[4]),
        .I3(\xor_ln124_301_reg_30579[6]_i_2_n_0 ),
        .I4(x_assign_201_reg_30464[4]),
        .I5(x_assign_198_reg_30442[4]),
        .O(\reg_2110_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[6]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [6]),
        .I1(x_assign_198_reg_30442[6]),
        .I2(or_ln134_144_fu_22393_p3[5]),
        .I3(or_ln134_143_fu_22387_p3[6]),
        .I4(or_ln134_143_fu_22387_p3[7]),
        .I5(or_ln134_145_fu_22399_p3[3]),
        .O(\xor_ln124_301_reg_30579[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[7]_i_1 
       (.I0(\xor_ln124_28_reg_27610_reg[7] [7]),
        .I1(\xor_ln124_301_reg_30579_reg[7]_0 [7]),
        .I2(x_assign_199_reg_30448[5]),
        .I3(\xor_ln124_301_reg_30579[7]_i_2_n_0 ),
        .I4(or_ln134_133_fu_22223_p3[4]),
        .I5(x_assign_198_reg_30442[5]),
        .O(\reg_2110_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_301_reg_30579[7]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [7]),
        .I1(x_assign_198_reg_30442[7]),
        .I2(or_ln134_144_fu_22393_p3[6]),
        .I3(or_ln134_143_fu_22387_p3[7]),
        .I4(or_ln134_143_fu_22387_p3[0]),
        .I5(x_assign_219_reg_30528[3]),
        .O(\xor_ln124_301_reg_30579[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_308_reg_30855[0]_i_1 
       (.I0(\xor_ln124_308_reg_30855_reg[7]_0 [0]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [0]),
        .I2(x_assign_223_reg_30789[6]),
        .I3(x_assign_220_reg_30767[4]),
        .I4(x_assign_223_reg_30789[0]),
        .I5(x_assign_222_reg_30783[0]),
        .O(\xor_ln124_268_reg_30198_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_308_reg_30855[1]_i_1 
       (.I0(\xor_ln124_308_reg_30855_reg[7]_0 [1]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [1]),
        .I2(x_assign_223_reg_30789[7]),
        .I3(x_assign_220_reg_30767[5]),
        .I4(x_assign_223_reg_30789[1]),
        .I5(x_assign_222_reg_30783[1]),
        .O(\xor_ln124_268_reg_30198_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_308_reg_30855[2]_i_1 
       (.I0(\xor_ln124_308_reg_30855_reg[7]_0 [2]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [2]),
        .I2(\xor_ln124_308_reg_30855_reg[5] [0]),
        .I3(or_ln134_147_fu_24126_p3[0]),
        .I4(x_assign_223_reg_30789[2]),
        .I5(x_assign_222_reg_30783[2]),
        .O(\xor_ln124_268_reg_30198_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_308_reg_30855[3]_i_1 
       (.I0(\xor_ln124_308_reg_30855_reg[7]_0 [3]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [3]),
        .I2(\xor_ln124_308_reg_30855_reg[5] [1]),
        .I3(or_ln134_147_fu_24126_p3[1]),
        .I4(x_assign_223_reg_30789[3]),
        .I5(x_assign_222_reg_30783[3]),
        .O(\xor_ln124_268_reg_30198_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_308_reg_30855[4]_i_1 
       (.I0(\xor_ln124_308_reg_30855_reg[7]_0 [4]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [4]),
        .I2(\xor_ln124_308_reg_30855_reg[5] [2]),
        .I3(or_ln134_147_fu_24126_p3[2]),
        .I4(x_assign_223_reg_30789[4]),
        .I5(or_ln134_150_fu_24144_p3[0]),
        .O(\xor_ln124_268_reg_30198_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_308_reg_30855[5]_i_1 
       (.I0(\xor_ln124_308_reg_30855_reg[7]_0 [5]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [5]),
        .I2(\xor_ln124_308_reg_30855_reg[5] [3]),
        .I3(or_ln134_147_fu_24126_p3[3]),
        .I4(x_assign_223_reg_30789[5]),
        .I5(or_ln134_150_fu_24144_p3[1]),
        .O(\xor_ln124_268_reg_30198_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_308_reg_30855[6]_i_1 
       (.I0(\xor_ln124_308_reg_30855_reg[7]_0 [6]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [6]),
        .I2(x_assign_223_reg_30789[4]),
        .I3(or_ln134_147_fu_24126_p3[4]),
        .I4(x_assign_223_reg_30789[6]),
        .I5(x_assign_222_reg_30783[4]),
        .O(\xor_ln124_268_reg_30198_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_308_reg_30855[7]_i_1 
       (.I0(\xor_ln124_308_reg_30855_reg[7]_0 [7]),
        .I1(\xor_ln124_294_reg_30732_reg[7] [7]),
        .I2(x_assign_223_reg_30789[5]),
        .I3(or_ln134_147_fu_24126_p3[5]),
        .I4(x_assign_223_reg_30789[7]),
        .I5(x_assign_222_reg_30783[5]),
        .O(\xor_ln124_268_reg_30198_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_27622[0]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7]_0 [0]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [0]),
        .I2(or_ln134_10_fu_3692_p3[0]),
        .I3(x_assign_15_reg_27499[7]),
        .I4(q1_reg_0[7]),
        .I5(or_ln134_10_fu_3692_p3[1]),
        .O(\pt_load_10_reg_27359_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_27622[1]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7]_0 [1]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [1]),
        .I2(or_ln134_10_fu_3692_p3[1]),
        .I3(x_assign_15_reg_27499[0]),
        .I4(q1_reg_0[0]),
        .I5(\xor_ln124_30_reg_27622_reg[3] [0]),
        .O(\pt_load_10_reg_27359_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_27622[2]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [2]),
        .I1(\xor_ln124_30_reg_27622_reg[3] [1]),
        .I2(q1_reg_0[1]),
        .I3(\xor_ln124_30_reg_27622_reg[2] ),
        .I4(\xor_ln124_30_reg_27622_reg[7]_0 [2]),
        .I5(q1_reg_0[7]),
        .O(\pt_load_10_reg_27359_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_27622[3]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [3]),
        .I1(\xor_ln124_30_reg_27622_reg[3] [2]),
        .I2(q1_reg_0[2]),
        .I3(\xor_ln124_30_reg_27622_reg[3]_0 ),
        .I4(\xor_ln124_30_reg_27622_reg[7]_0 [3]),
        .I5(q1_reg_0[7]),
        .O(\pt_load_10_reg_27359_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_27622[4]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [4]),
        .I1(or_ln134_10_fu_3692_p3[5]),
        .I2(q1_reg_0[3]),
        .I3(\xor_ln124_30_reg_27622_reg[4] ),
        .I4(\xor_ln124_30_reg_27622_reg[7]_0 [4]),
        .I5(q1_reg_0[7]),
        .O(\pt_load_10_reg_27359_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_27622[5]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7]_0 [5]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [5]),
        .I2(or_ln134_10_fu_3692_p3[5]),
        .I3(x_assign_15_reg_27499[4]),
        .I4(q1_reg_0[4]),
        .I5(or_ln134_10_fu_3692_p3[6]),
        .O(\pt_load_10_reg_27359_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_27622[6]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7]_0 [6]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [6]),
        .I2(or_ln134_10_fu_3692_p3[6]),
        .I3(x_assign_15_reg_27499[5]),
        .I4(q1_reg_0[5]),
        .I5(or_ln134_10_fu_3692_p3[7]),
        .O(\pt_load_10_reg_27359_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_30_reg_27622[7]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7]_0 [7]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [7]),
        .I2(or_ln134_10_fu_3692_p3[7]),
        .I3(x_assign_15_reg_27499[6]),
        .I4(q1_reg_0[6]),
        .I5(or_ln134_10_fu_3692_p3[0]),
        .O(\pt_load_10_reg_27359_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_310_reg_30865[0]_i_1 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [0]),
        .I1(\xor_ln124_310_reg_30865_reg[7] [0]),
        .I2(\xor_ln124_310_reg_30865_reg[3] [0]),
        .I3(x_assign_220_reg_30767[0]),
        .I4(x_assign_223_reg_30789[6]),
        .I5(x_assign_220_reg_30767[4]),
        .O(\reg_2138_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_310_reg_30865[1]_i_1 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [1]),
        .I1(\xor_ln124_310_reg_30865_reg[7] [1]),
        .I2(\xor_ln124_310_reg_30865_reg[3] [1]),
        .I3(x_assign_220_reg_30767[1]),
        .I4(x_assign_223_reg_30789[7]),
        .I5(x_assign_220_reg_30767[5]),
        .O(\reg_2138_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_310_reg_30865[2]_i_1 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [2]),
        .I1(\xor_ln124_310_reg_30865_reg[7] [2]),
        .I2(\xor_ln124_310_reg_30865_reg[3] [2]),
        .I3(x_assign_220_reg_30767[2]),
        .I4(\xor_ln124_308_reg_30855_reg[5] [0]),
        .I5(or_ln134_147_fu_24126_p3[0]),
        .O(\reg_2138_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_310_reg_30865[3]_i_1 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [3]),
        .I1(\xor_ln124_310_reg_30865_reg[7] [3]),
        .I2(\xor_ln124_310_reg_30865_reg[3] [3]),
        .I3(x_assign_220_reg_30767[3]),
        .I4(\xor_ln124_308_reg_30855_reg[5] [1]),
        .I5(or_ln134_147_fu_24126_p3[1]),
        .O(\reg_2138_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_310_reg_30865[4]_i_1 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [4]),
        .I1(\xor_ln124_310_reg_30865_reg[7] [4]),
        .I2(or_ln134_149_fu_24138_p3[2]),
        .I3(or_ln134_147_fu_24126_p3[4]),
        .I4(\xor_ln124_308_reg_30855_reg[5] [2]),
        .I5(or_ln134_147_fu_24126_p3[2]),
        .O(\reg_2138_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_310_reg_30865[5]_i_1 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [5]),
        .I1(\xor_ln124_310_reg_30865_reg[7] [5]),
        .I2(or_ln134_149_fu_24138_p3[3]),
        .I3(or_ln134_147_fu_24126_p3[5]),
        .I4(\xor_ln124_308_reg_30855_reg[5] [3]),
        .I5(or_ln134_147_fu_24126_p3[3]),
        .O(\reg_2138_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_310_reg_30865[6]_i_1 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [6]),
        .I1(\xor_ln124_310_reg_30865_reg[7] [6]),
        .I2(or_ln134_149_fu_24138_p3[0]),
        .I3(x_assign_220_reg_30767[4]),
        .I4(x_assign_223_reg_30789[4]),
        .I5(or_ln134_147_fu_24126_p3[4]),
        .O(\reg_2138_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_310_reg_30865[7]_i_1 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [7]),
        .I1(\xor_ln124_310_reg_30865_reg[7] [7]),
        .I2(or_ln134_149_fu_24138_p3[1]),
        .I3(x_assign_220_reg_30767[5]),
        .I4(x_assign_223_reg_30789[5]),
        .I5(or_ln134_147_fu_24126_p3[5]),
        .O(\reg_2138_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_30831[0]_i_1 
       (.I0(\xor_ln124_316_reg_30831_reg[7] [0]),
        .I1(\xor_ln124_316_reg_30831_reg[7]_0 [0]),
        .I2(or_ln134_154_fu_24010_p3[0]),
        .I3(q0_reg_0[7]),
        .I4(x_assign_229_reg_30680[3]),
        .I5(q0_reg_0[6]),
        .O(\reg_2202_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_30831[1]_i_1 
       (.I0(\xor_ln124_316_reg_30831_reg[7] [1]),
        .I1(\xor_ln124_316_reg_30831_reg[7]_0 [1]),
        .I2(x_assign_228_reg_30674[0]),
        .I3(q0_reg_0[0]),
        .I4(or_ln134_151_fu_23914_p3[0]),
        .I5(q0_reg_0[7]),
        .O(\reg_2202_reg[7] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_316_reg_30831[2]_i_1 
       (.I0(\xor_ln124_316_reg_30831_reg[7]_0 [2]),
        .I1(\xor_ln124_316_reg_30831_reg[7] [2]),
        .I2(\xor_ln124_316_reg_30831[2]_i_2_n_0 ),
        .O(\reg_2202_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_30831[2]_i_2 
       (.I0(q0_reg_0[6]),
        .I1(or_ln134_151_fu_23914_p3[1]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_0[1]),
        .I4(q0_reg_0[0]),
        .I5(x_assign_228_reg_30674[1]),
        .O(\xor_ln124_316_reg_30831[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_30831[3]_i_1 
       (.I0(\xor_ln124_316_reg_30831_reg[7]_0 [3]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[6]),
        .I3(q0_reg_0[2]),
        .I4(x_assign_228_reg_30674[2]),
        .I5(\xor_ln124_316_reg_30831_reg[3] ),
        .O(\reg_2202_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_30831[4]_i_1 
       (.I0(\xor_ln124_316_reg_30831_reg[7]_0 [4]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_0[6]),
        .I3(q0_reg_0[3]),
        .I4(or_ln134_154_fu_24010_p3[4]),
        .I5(\xor_ln124_316_reg_30831_reg[4] ),
        .O(\reg_2202_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_30831[5]_i_1 
       (.I0(\xor_ln124_316_reg_30831_reg[7]_0 [5]),
        .I1(q0_reg_4),
        .I2(q0_reg_0[4]),
        .I3(or_ln134_154_fu_24010_p3[5]),
        .I4(\xor_ln124_316_reg_30831_reg[7] [3]),
        .I5(or_ln134_151_fu_23914_p3[4]),
        .O(\reg_2202_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_30831[6]_i_1 
       (.I0(\xor_ln124_316_reg_30831_reg[7] [4]),
        .I1(\xor_ln124_316_reg_30831_reg[7]_0 [6]),
        .I2(or_ln134_154_fu_24010_p3[6]),
        .I3(q0_reg_0[5]),
        .I4(or_ln134_151_fu_23914_p3[5]),
        .I5(q0_reg_0[4]),
        .O(\reg_2202_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_316_reg_30831[7]_i_1 
       (.I0(\xor_ln124_316_reg_30831_reg[7] [5]),
        .I1(\xor_ln124_316_reg_30831_reg[7]_0 [7]),
        .I2(x_assign_228_reg_30674[3]),
        .I3(q0_reg_0[6]),
        .I4(or_ln134_151_fu_23914_p3[6]),
        .I5(q0_reg_0[5]),
        .O(\reg_2202_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_30837[0]_i_1 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [0]),
        .I1(\xor_ln124_317_reg_30837_reg[7]_0 [0]),
        .I2(q0_reg_0[6]),
        .I3(x_assign_229_reg_30680[3]),
        .I4(or_ln134_153_fu_24004_p3[0]),
        .I5(or_ln134_151_fu_23914_p3[0]),
        .O(\reg_2197_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_30837[1]_i_1 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [1]),
        .I1(\xor_ln124_317_reg_30837_reg[7]_0 [1]),
        .I2(q0_reg_0[7]),
        .I3(or_ln134_151_fu_23914_p3[0]),
        .I4(x_assign_231_reg_30696[0]),
        .I5(x_assign_229_reg_30680[0]),
        .O(\reg_2197_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_30837[2]_i_1 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [2]),
        .I1(or_ln134_151_fu_23914_p3[1]),
        .I2(\xor_ln124_317_reg_30837_reg[7]_0 [2]),
        .I3(q0_reg_7[0]),
        .I4(x_assign_231_reg_30696[1]),
        .I5(x_assign_229_reg_30680[1]),
        .O(\reg_2197_reg[7] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_317_reg_30837[3]_i_1 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [3]),
        .I1(x_assign_231_reg_30696[2]),
        .I2(\xor_ln124_317_reg_30837[3]_i_2_n_0 ),
        .O(\reg_2197_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_30837[3]_i_2 
       (.I0(\xor_ln124_317_reg_30837_reg[7]_0 [3]),
        .I1(x_assign_229_reg_30680[2]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_0[1]),
        .I4(or_ln134_151_fu_23914_p3[2]),
        .I5(q0_reg_0[6]),
        .O(\xor_ln124_317_reg_30837[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_317_reg_30837[4]_i_1 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [4]),
        .I1(or_ln134_153_fu_24004_p3[4]),
        .I2(\xor_ln124_317_reg_30837[4]_i_2_n_0 ),
        .O(\reg_2197_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_30837[4]_i_2 
       (.I0(\xor_ln124_317_reg_30837_reg[7]_0 [4]),
        .I1(or_ln134_151_fu_23914_p3[4]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_0[2]),
        .I4(or_ln134_151_fu_23914_p3[3]),
        .I5(q0_reg_0[6]),
        .O(\xor_ln124_317_reg_30837[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_30837[5]_i_1 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [5]),
        .I1(or_ln134_151_fu_23914_p3[4]),
        .I2(\xor_ln124_317_reg_30837_reg[7]_0 [5]),
        .I3(q0_reg_4),
        .I4(or_ln134_153_fu_24004_p3[5]),
        .I5(or_ln134_151_fu_23914_p3[5]),
        .O(\reg_2197_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_30837[6]_i_1 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [6]),
        .I1(\xor_ln124_317_reg_30837_reg[7]_0 [6]),
        .I2(q0_reg_0[4]),
        .I3(or_ln134_151_fu_23914_p3[5]),
        .I4(or_ln134_153_fu_24004_p3[6]),
        .I5(or_ln134_151_fu_23914_p3[6]),
        .O(\reg_2197_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_317_reg_30837[7]_i_1 
       (.I0(\xor_ln124_317_reg_30837_reg[7] [7]),
        .I1(\xor_ln124_317_reg_30837_reg[7]_0 [7]),
        .I2(q0_reg_0[5]),
        .I3(or_ln134_151_fu_23914_p3[6]),
        .I4(x_assign_231_reg_30696[3]),
        .I5(x_assign_229_reg_30680[3]),
        .O(\reg_2197_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_30843[0]_i_1 
       (.I0(\xor_ln124_318_reg_30843_reg[7] [0]),
        .I1(\xor_ln124_318_reg_30843_reg[7]_0 [0]),
        .I2(or_ln134_154_fu_24010_p3[0]),
        .I3(q0_reg_0[7]),
        .I4(x_assign_231_reg_30696[3]),
        .I5(x_assign_228_reg_30674[3]),
        .O(\reg_2207_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_30843[1]_i_1 
       (.I0(\xor_ln124_318_reg_30843_reg[7] [1]),
        .I1(\xor_ln124_318_reg_30843_reg[7]_0 [1]),
        .I2(x_assign_228_reg_30674[0]),
        .I3(q0_reg_0[0]),
        .I4(or_ln134_153_fu_24004_p3[0]),
        .I5(or_ln134_154_fu_24010_p3[0]),
        .O(\reg_2207_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_30843[2]_i_1 
       (.I0(\xor_ln124_318_reg_30843_reg[7]_0 [2]),
        .I1(x_assign_228_reg_30674[1]),
        .I2(or_ln134_154_fu_24010_p3[1]),
        .I3(q0_reg_6[0]),
        .I4(\xor_ln124_318_reg_30843_reg[7] [2]),
        .I5(or_ln134_153_fu_24004_p3[1]),
        .O(\reg_2207_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_30843[3]_i_1 
       (.I0(\xor_ln124_318_reg_30843_reg[7]_0 [3]),
        .I1(x_assign_228_reg_30674[2]),
        .I2(or_ln134_154_fu_24010_p3[2]),
        .I3(q0_reg_6[1]),
        .I4(\xor_ln124_318_reg_30843_reg[7] [3]),
        .I5(or_ln134_153_fu_24004_p3[2]),
        .O(\reg_2207_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_30843[4]_i_1 
       (.I0(\xor_ln124_318_reg_30843_reg[7]_0 [4]),
        .I1(or_ln134_154_fu_24010_p3[4]),
        .I2(or_ln134_154_fu_24010_p3[3]),
        .I3(q0_reg_4),
        .I4(\xor_ln124_318_reg_30843_reg[7] [4]),
        .I5(or_ln134_153_fu_24004_p3[3]),
        .O(\reg_2207_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_30843[5]_i_1 
       (.I0(\xor_ln124_318_reg_30843_reg[7] [5]),
        .I1(\xor_ln124_318_reg_30843_reg[7]_0 [5]),
        .I2(or_ln134_154_fu_24010_p3[5]),
        .I3(q0_reg_0[4]),
        .I4(or_ln134_153_fu_24004_p3[4]),
        .I5(or_ln134_154_fu_24010_p3[4]),
        .O(\reg_2207_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_30843[6]_i_1 
       (.I0(\xor_ln124_318_reg_30843_reg[7] [6]),
        .I1(\xor_ln124_318_reg_30843_reg[7]_0 [6]),
        .I2(or_ln134_154_fu_24010_p3[6]),
        .I3(q0_reg_0[5]),
        .I4(or_ln134_153_fu_24004_p3[5]),
        .I5(or_ln134_154_fu_24010_p3[5]),
        .O(\reg_2207_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_318_reg_30843[7]_i_1 
       (.I0(\xor_ln124_318_reg_30843_reg[7] [7]),
        .I1(\xor_ln124_318_reg_30843_reg[7]_0 [7]),
        .I2(x_assign_228_reg_30674[3]),
        .I3(q0_reg_0[6]),
        .I4(or_ln134_153_fu_24004_p3[6]),
        .I5(or_ln134_154_fu_24010_p3[6]),
        .O(\reg_2207_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_319_reg_30849[0]_i_1 
       (.I0(or_ln134_153_fu_24004_p3[0]),
        .I1(\xor_ln124_319_reg_30849_reg[7] [0]),
        .I2(x_assign_228_reg_30674[3]),
        .I3(x_assign_231_reg_30696[3]),
        .I4(q0_reg_0[0]),
        .I5(or_ln134_151_fu_23914_p3[0]),
        .O(\x_assign_231_reg_30696_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_319_reg_30849[1]_i_1 
       (.I0(x_assign_231_reg_30696[0]),
        .I1(\xor_ln124_319_reg_30849_reg[7] [1]),
        .I2(or_ln134_154_fu_24010_p3[0]),
        .I3(or_ln134_153_fu_24004_p3[0]),
        .I4(q0_reg_0[1]),
        .I5(x_assign_229_reg_30680[0]),
        .O(\x_assign_231_reg_30696_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_319_reg_30849[2]_i_1 
       (.I0(x_assign_231_reg_30696[1]),
        .I1(\xor_ln124_319_reg_30849_reg[7] [2]),
        .I2(or_ln134_154_fu_24010_p3[1]),
        .I3(or_ln134_153_fu_24004_p3[1]),
        .I4(q0_reg_0[2]),
        .I5(x_assign_229_reg_30680[1]),
        .O(\x_assign_231_reg_30696_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_319_reg_30849[3]_i_1 
       (.I0(x_assign_231_reg_30696[2]),
        .I1(\xor_ln124_319_reg_30849_reg[7] [3]),
        .I2(or_ln134_154_fu_24010_p3[2]),
        .I3(or_ln134_153_fu_24004_p3[2]),
        .I4(q0_reg_0[3]),
        .I5(x_assign_229_reg_30680[2]),
        .O(\x_assign_231_reg_30696_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_319_reg_30849[4]_i_1 
       (.I0(or_ln134_153_fu_24004_p3[4]),
        .I1(\xor_ln124_319_reg_30849_reg[7] [4]),
        .I2(or_ln134_154_fu_24010_p3[3]),
        .I3(or_ln134_153_fu_24004_p3[3]),
        .I4(q0_reg_0[4]),
        .I5(or_ln134_151_fu_23914_p3[4]),
        .O(\x_assign_231_reg_30696_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_319_reg_30849[5]_i_1 
       (.I0(or_ln134_153_fu_24004_p3[5]),
        .I1(\xor_ln124_319_reg_30849_reg[7] [5]),
        .I2(or_ln134_154_fu_24010_p3[4]),
        .I3(or_ln134_153_fu_24004_p3[4]),
        .I4(q0_reg_0[5]),
        .I5(or_ln134_151_fu_23914_p3[5]),
        .O(\x_assign_231_reg_30696_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_319_reg_30849[6]_i_1 
       (.I0(or_ln134_153_fu_24004_p3[6]),
        .I1(\xor_ln124_319_reg_30849_reg[7] [6]),
        .I2(or_ln134_154_fu_24010_p3[5]),
        .I3(or_ln134_153_fu_24004_p3[5]),
        .I4(q0_reg_0[6]),
        .I5(or_ln134_151_fu_23914_p3[6]),
        .O(\x_assign_231_reg_30696_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_319_reg_30849[7]_i_1 
       (.I0(x_assign_231_reg_30696[3]),
        .I1(\xor_ln124_319_reg_30849_reg[7] [7]),
        .I2(or_ln134_154_fu_24010_p3[6]),
        .I3(or_ln134_153_fu_24004_p3[6]),
        .I4(q0_reg_0[7]),
        .I5(x_assign_229_reg_30680[3]),
        .O(\x_assign_231_reg_30696_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_27628[0]_i_1 
       (.I0(\xor_ln124_31_reg_27628_reg[7]_0 [0]),
        .I1(q1_reg_0[0]),
        .I2(or_ln134_10_fu_3692_p3[0]),
        .I3(x_assign_15_reg_27499[7]),
        .I4(or_ln134_5_fu_3596_p3[0]),
        .I5(x_assign_15_reg_27499[0]),
        .O(\pt_load_11_reg_27395_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_27628[1]_i_1 
       (.I0(\xor_ln124_31_reg_27628_reg[7]_0 [1]),
        .I1(q1_reg_0[1]),
        .I2(or_ln134_10_fu_3692_p3[1]),
        .I3(x_assign_15_reg_27499[0]),
        .I4(x_assign_13_reg_27573[0]),
        .I5(x_assign_15_reg_27499[1]),
        .O(\pt_load_11_reg_27395_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_27628[2]_i_1 
       (.I0(\xor_ln124_31_reg_27628_reg[7]_0 [2]),
        .I1(q1_reg_0[2]),
        .I2(or_ln134_10_fu_3692_p3[2]),
        .I3(\xor_ln124_31_reg_27628_reg[4] [0]),
        .I4(x_assign_13_reg_27573[1]),
        .I5(x_assign_15_reg_27499[2]),
        .O(\pt_load_11_reg_27395_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_27628[3]_i_1 
       (.I0(\xor_ln124_31_reg_27628_reg[7]_0 [3]),
        .I1(q1_reg_0[3]),
        .I2(or_ln134_10_fu_3692_p3[3]),
        .I3(\xor_ln124_31_reg_27628_reg[4] [1]),
        .I4(x_assign_13_reg_27573[2]),
        .I5(x_assign_15_reg_27499[3]),
        .O(\pt_load_11_reg_27395_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_27628[4]_i_1 
       (.I0(\xor_ln124_31_reg_27628_reg[7]_0 [4]),
        .I1(q1_reg_0[4]),
        .I2(or_ln134_10_fu_3692_p3[4]),
        .I3(\xor_ln124_31_reg_27628_reg[4] [2]),
        .I4(or_ln134_5_fu_3596_p3[4]),
        .I5(x_assign_15_reg_27499[4]),
        .O(\pt_load_11_reg_27395_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_27628[5]_i_1 
       (.I0(\xor_ln124_31_reg_27628_reg[7]_0 [5]),
        .I1(q1_reg_0[5]),
        .I2(or_ln134_10_fu_3692_p3[5]),
        .I3(x_assign_15_reg_27499[4]),
        .I4(or_ln134_5_fu_3596_p3[5]),
        .I5(x_assign_15_reg_27499[5]),
        .O(\pt_load_11_reg_27395_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_27628[6]_i_1 
       (.I0(\xor_ln124_31_reg_27628_reg[7]_0 [6]),
        .I1(q1_reg_0[6]),
        .I2(or_ln134_10_fu_3692_p3[6]),
        .I3(x_assign_15_reg_27499[5]),
        .I4(or_ln134_5_fu_3596_p3[6]),
        .I5(x_assign_15_reg_27499[6]),
        .O(\pt_load_11_reg_27395_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_31_reg_27628[7]_i_1 
       (.I0(\xor_ln124_31_reg_27628_reg[7]_0 [7]),
        .I1(q1_reg_0[7]),
        .I2(or_ln134_10_fu_3692_p3[7]),
        .I3(x_assign_15_reg_27499[6]),
        .I4(x_assign_13_reg_27573[3]),
        .I5(x_assign_15_reg_27499[7]),
        .O(\pt_load_11_reg_27395_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_31033[0]_i_1 
       (.I0(x_assign_235_reg_30959[0]),
        .I1(\xor_ln124_324_reg_31033_reg[7] [0]),
        .I2(or_ln134_156_fu_25038_p3[0]),
        .I3(\xor_ln124_324_reg_31033_reg[7]_0 [0]),
        .I4(x_assign_234_reg_30917[0]),
        .I5(x_assign_232_reg_30901[4]),
        .O(\x_assign_235_reg_30959_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_31033[1]_i_1 
       (.I0(x_assign_235_reg_30959[1]),
        .I1(\xor_ln124_324_reg_31033_reg[7] [1]),
        .I2(x_assign_235_reg_30959[4]),
        .I3(\xor_ln124_324_reg_31033_reg[7]_0 [1]),
        .I4(x_assign_234_reg_30917[1]),
        .I5(x_assign_232_reg_30901[5]),
        .O(\x_assign_235_reg_30959_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_31033[2]_i_1 
       (.I0(x_assign_235_reg_30959[2]),
        .I1(\xor_ln124_324_reg_31033_reg[7] [2]),
        .I2(or_ln134_156_fu_25038_p3[1]),
        .I3(\xor_ln124_324_reg_31033_reg[7]_0 [2]),
        .I4(x_assign_234_reg_30917[2]),
        .I5(or_ln134_155_fu_25032_p3[0]),
        .O(\x_assign_235_reg_30959_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_31033[3]_i_1 
       (.I0(x_assign_235_reg_30959[3]),
        .I1(\xor_ln124_324_reg_31033_reg[7] [3]),
        .I2(or_ln134_156_fu_25038_p3[2]),
        .I3(\xor_ln124_324_reg_31033_reg[7]_0 [3]),
        .I4(x_assign_234_reg_30917[3]),
        .I5(or_ln134_155_fu_25032_p3[1]),
        .O(\x_assign_235_reg_30959_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_31033[4]_i_1 
       (.I0(or_ln134_156_fu_25038_p3[5]),
        .I1(\xor_ln124_324_reg_31033_reg[7] [4]),
        .I2(or_ln134_156_fu_25038_p3[3]),
        .I3(\xor_ln124_324_reg_31033_reg[7]_0 [4]),
        .I4(or_ln134_158_fu_24799_p3[0]),
        .I5(or_ln134_155_fu_25032_p3[2]),
        .O(\x_assign_235_reg_30959_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_31033[5]_i_1 
       (.I0(or_ln134_156_fu_25038_p3[6]),
        .I1(\xor_ln124_324_reg_31033_reg[7] [5]),
        .I2(or_ln134_156_fu_25038_p3[4]),
        .I3(\xor_ln124_324_reg_31033_reg[7]_0 [5]),
        .I4(or_ln134_158_fu_24799_p3[1]),
        .I5(or_ln134_155_fu_25032_p3[3]),
        .O(\x_assign_235_reg_30959_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_31033[6]_i_1 
       (.I0(or_ln134_156_fu_25038_p3[0]),
        .I1(\xor_ln124_324_reg_31033_reg[7] [6]),
        .I2(or_ln134_156_fu_25038_p3[5]),
        .I3(\xor_ln124_324_reg_31033_reg[7]_0 [6]),
        .I4(x_assign_234_reg_30917[4]),
        .I5(or_ln134_155_fu_25032_p3[4]),
        .O(\x_assign_235_reg_30959_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_324_reg_31033[7]_i_1 
       (.I0(x_assign_235_reg_30959[4]),
        .I1(\xor_ln124_324_reg_31033_reg[7] [7]),
        .I2(or_ln134_156_fu_25038_p3[6]),
        .I3(\xor_ln124_324_reg_31033_reg[7]_0 [7]),
        .I4(x_assign_234_reg_30917[5]),
        .I5(or_ln134_155_fu_25032_p3[5]),
        .O(\x_assign_235_reg_30959_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_326_reg_31038[0]_i_1 
       (.I0(x_assign_232_reg_30901[4]),
        .I1(\xor_ln124_326_reg_31038_reg[7] [0]),
        .I2(x_assign_237_reg_30923[0]),
        .I3(x_assign_232_reg_30901[0]),
        .I4(or_ln134_156_fu_25038_p3[0]),
        .I5(\xor_ln124_326_reg_31038_reg[7]_0 [0]),
        .O(\trunc_ln134_390_reg_30907_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_326_reg_31038[1]_i_1 
       (.I0(x_assign_232_reg_30901[5]),
        .I1(\xor_ln124_326_reg_31038_reg[7] [1]),
        .I2(x_assign_237_reg_30923[1]),
        .I3(x_assign_232_reg_30901[1]),
        .I4(x_assign_235_reg_30959[4]),
        .I5(\xor_ln124_326_reg_31038_reg[7]_0 [1]),
        .O(\trunc_ln134_390_reg_30907_reg[6] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_326_reg_31038[2]_i_1 
       (.I0(or_ln134_155_fu_25032_p3[0]),
        .I1(\xor_ln124_326_reg_31038_reg[7] [2]),
        .I2(x_assign_237_reg_30923[2]),
        .I3(x_assign_232_reg_30901[2]),
        .I4(or_ln134_156_fu_25038_p3[1]),
        .I5(\xor_ln124_326_reg_31038_reg[7]_0 [2]),
        .O(\trunc_ln134_390_reg_30907_reg[6] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_326_reg_31038[3]_i_1 
       (.I0(or_ln134_155_fu_25032_p3[1]),
        .I1(\xor_ln124_326_reg_31038_reg[7] [3]),
        .I2(x_assign_237_reg_30923[3]),
        .I3(x_assign_232_reg_30901[3]),
        .I4(or_ln134_156_fu_25038_p3[2]),
        .I5(\xor_ln124_326_reg_31038_reg[7]_0 [3]),
        .O(\trunc_ln134_390_reg_30907_reg[6] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_326_reg_31038[4]_i_1 
       (.I0(or_ln134_155_fu_25032_p3[2]),
        .I1(\xor_ln124_326_reg_31038_reg[7] [4]),
        .I2(x_assign_237_reg_30923[4]),
        .I3(or_ln134_155_fu_25032_p3[4]),
        .I4(or_ln134_156_fu_25038_p3[3]),
        .I5(\xor_ln124_326_reg_31038_reg[7]_0 [4]),
        .O(\trunc_ln134_390_reg_30907_reg[6] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_326_reg_31038[7]_i_1 
       (.I0(or_ln134_155_fu_25032_p3[5]),
        .I1(\xor_ln124_326_reg_31038_reg[7] [7]),
        .I2(x_assign_237_reg_30923[6]),
        .I3(x_assign_232_reg_30901[5]),
        .I4(or_ln134_156_fu_25038_p3[6]),
        .I5(\xor_ln124_326_reg_31038_reg[7]_0 [7]),
        .O(\trunc_ln134_390_reg_30907_reg[6] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_31043[0]_i_1 
       (.I0(\xor_ln124_332_reg_31043_reg[7] [0]),
        .I1(\xor_ln124_316_reg_30831_reg[7] [0]),
        .I2(q0_reg_0[7]),
        .I3(or_ln134_162_fu_25271_p3[0]),
        .I4(q0_reg_0[6]),
        .I5(\xor_ln124_335_reg_31061_reg[0] [5]),
        .O(\xor_ln124_308_reg_30855_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_31043[1]_i_1 
       (.I0(\xor_ln124_332_reg_31043_reg[7] [1]),
        .I1(\xor_ln124_316_reg_30831_reg[7] [1]),
        .I2(q0_reg_0[0]),
        .I3(x_assign_240_reg_31001[0]),
        .I4(q0_reg_0[7]),
        .I5(\xor_ln124_335_reg_31061_reg[0] [6]),
        .O(\xor_ln124_308_reg_30855_reg[7] [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_332_reg_31043[2]_i_1 
       (.I0(\xor_ln124_332_reg_31043[2]_i_2_n_0 ),
        .I1(\xor_ln124_316_reg_30831_reg[7] [2]),
        .I2(q0_reg_0[0]),
        .I3(\xor_ln124_335_reg_31061_reg[0] [5]),
        .O(\xor_ln124_308_reg_30855_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_31043[2]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(\xor_ln124_335_reg_31061_reg[0] [0]),
        .I2(q0_reg_0[6]),
        .I3(\xor_ln124_332_reg_31043_reg[7] [2]),
        .I4(q0_reg_0[1]),
        .I5(x_assign_240_reg_31001[1]),
        .O(\xor_ln124_332_reg_31043[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_31043[5]_i_1 
       (.I0(\xor_ln124_316_reg_30831_reg[7] [3]),
        .I1(\xor_ln124_332_reg_31043_reg[7] [3]),
        .I2(\xor_ln124_332_reg_31043_reg[5] ),
        .I3(or_ln134_162_fu_25271_p3[5]),
        .I4(q0_reg_0[4]),
        .I5(q0_reg_4),
        .O(\xor_ln124_308_reg_30855_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_31043[6]_i_1 
       (.I0(\xor_ln124_332_reg_31043_reg[7] [4]),
        .I1(\xor_ln124_316_reg_30831_reg[7] [4]),
        .I2(q0_reg_0[5]),
        .I3(or_ln134_162_fu_25271_p3[6]),
        .I4(q0_reg_0[4]),
        .I5(\xor_ln124_335_reg_31061_reg[0] [3]),
        .O(\xor_ln124_308_reg_30855_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_332_reg_31043[7]_i_1 
       (.I0(\xor_ln124_332_reg_31043_reg[7] [5]),
        .I1(\xor_ln124_316_reg_30831_reg[7] [5]),
        .I2(q0_reg_0[6]),
        .I3(x_assign_240_reg_31001[3]),
        .I4(q0_reg_0[5]),
        .I5(\xor_ln124_335_reg_31061_reg[0] [4]),
        .O(\xor_ln124_308_reg_30855_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_333_reg_31049[3]_i_1 
       (.I0(\xor_ln124_333_reg_31049_reg[3] ),
        .I1(\xor_ln124_333_reg_31049_reg[4]_0 [0]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_0[1]),
        .O(\z_161_reg_30986_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln124_333_reg_31049[4]_i_1 
       (.I0(\xor_ln124_333_reg_31049_reg[4] ),
        .I1(\xor_ln124_333_reg_31049_reg[4]_0 [1]),
        .I2(q0_reg_0[7]),
        .I3(q0_reg_0[2]),
        .O(\z_161_reg_30986_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_31055[2]_i_1 
       (.I0(\xor_ln124_334_reg_31055_reg[4] [0]),
        .I1(q0_reg_0[7]),
        .I2(or_ln134_162_fu_25271_p3[1]),
        .I3(\xor_ln124_334_reg_31055[2]_i_2_n_0 ),
        .I4(\xor_ln124_335_reg_31061_reg[0] [1]),
        .I5(or_ln134_161_fu_25265_p3[1]),
        .O(\xor_ln124_310_reg_30865_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_334_reg_31055[2]_i_2 
       (.I0(q0_reg_0[1]),
        .I1(x_assign_240_reg_31001[1]),
        .O(\xor_ln124_334_reg_31055[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_31055[3]_i_1 
       (.I0(\xor_ln124_334_reg_31055_reg[4] [1]),
        .I1(q0_reg_0[7]),
        .I2(or_ln134_162_fu_25271_p3[2]),
        .I3(\xor_ln124_334_reg_31055[3]_i_2_n_0 ),
        .I4(\xor_ln124_335_reg_31061_reg[0] [2]),
        .I5(or_ln134_161_fu_25265_p3[2]),
        .O(\xor_ln124_310_reg_30865_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_334_reg_31055[3]_i_2 
       (.I0(q0_reg_0[2]),
        .I1(x_assign_240_reg_31001[2]),
        .O(\xor_ln124_334_reg_31055[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_334_reg_31055[4]_i_1 
       (.I0(\xor_ln124_334_reg_31055_reg[4] [2]),
        .I1(q0_reg_0[7]),
        .I2(or_ln134_162_fu_25271_p3[3]),
        .I3(\xor_ln124_334_reg_31055[4]_i_2_n_0 ),
        .I4(\xor_ln124_335_reg_31061_reg[0] [3]),
        .I5(or_ln134_161_fu_25265_p3[3]),
        .O(\xor_ln124_310_reg_30865_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_334_reg_31055[4]_i_2 
       (.I0(q0_reg_0[3]),
        .I1(or_ln134_162_fu_25271_p3[4]),
        .O(\xor_ln124_334_reg_31055[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_335_reg_31061[0]_i_1 
       (.I0(\xor_ln124_335_reg_31061_reg[7] [0]),
        .I1(q0_reg_0[0]),
        .I2(\xor_ln124_335_reg_31061_reg[0] [6]),
        .I3(or_ln134_161_fu_25265_p3[0]),
        .I4(x_assign_243_reg_31007[1]),
        .I5(x_assign_240_reg_31001[3]),
        .O(\xor_ln124_311_reg_30870_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_335_reg_31061[1]_i_1 
       (.I0(\xor_ln124_335_reg_31061_reg[7] [1]),
        .I1(q0_reg_0[1]),
        .I2(\xor_ln124_335_reg_31061_reg[0] [0]),
        .I3(x_assign_243_reg_31007[0]),
        .I4(or_ln134_161_fu_25265_p3[0]),
        .I5(or_ln134_162_fu_25271_p3[0]),
        .O(\xor_ln124_311_reg_30870_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_335_reg_31061[5]_i_1 
       (.I0(\xor_ln124_335_reg_31061_reg[7] [2]),
        .I1(q0_reg_0[5]),
        .I2(\xor_ln124_335_reg_31061_reg[0] [3]),
        .I3(or_ln134_161_fu_25265_p3[5]),
        .I4(or_ln134_161_fu_25265_p3[4]),
        .I5(or_ln134_162_fu_25271_p3[4]),
        .O(\xor_ln124_311_reg_30870_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_335_reg_31061[6]_i_1 
       (.I0(\xor_ln124_335_reg_31061_reg[7] [3]),
        .I1(q0_reg_0[6]),
        .I2(\xor_ln124_335_reg_31061_reg[0] [4]),
        .I3(or_ln134_161_fu_25265_p3[6]),
        .I4(or_ln134_161_fu_25265_p3[5]),
        .I5(or_ln134_162_fu_25271_p3[5]),
        .O(\xor_ln124_311_reg_30870_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_335_reg_31061[7]_i_1 
       (.I0(\xor_ln124_335_reg_31061_reg[7] [4]),
        .I1(q0_reg_0[7]),
        .I2(\xor_ln124_335_reg_31061_reg[0] [5]),
        .I3(x_assign_243_reg_31007[1]),
        .I4(or_ln134_161_fu_25265_p3[6]),
        .I5(or_ln134_162_fu_25271_p3[6]),
        .O(\xor_ln124_311_reg_30870_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_340_reg_31166[0]_i_1 
       (.I0(\xor_ln124_340_reg_31166_reg[7] [0]),
        .I1(\xor_ln124_317_reg_30837_reg[7] [0]),
        .I2(x_assign_244_reg_31087[0]),
        .I3(x_assign_247_reg_31109[4]),
        .I4(x_assign_246_reg_31103[0]),
        .I5(x_assign_247_reg_31109[0]),
        .O(\xor_ln124_300_reg_30574_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_340_reg_31166[1]_i_1 
       (.I0(\xor_ln124_340_reg_31166_reg[7] [1]),
        .I1(\xor_ln124_317_reg_30837_reg[7] [1]),
        .I2(x_assign_244_reg_31087[1]),
        .I3(x_assign_247_reg_31109[5]),
        .I4(x_assign_246_reg_31103[1]),
        .I5(x_assign_247_reg_31109[1]),
        .O(\xor_ln124_300_reg_30574_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_340_reg_31166[2]_i_1 
       (.I0(\xor_ln124_340_reg_31166_reg[7] [2]),
        .I1(\xor_ln124_317_reg_30837_reg[7] [2]),
        .I2(or_ln134_163_fu_25932_p3[0]),
        .I3(or_ln134_164_fu_25938_p3[0]),
        .I4(x_assign_246_reg_31103[2]),
        .I5(x_assign_247_reg_31109[2]),
        .O(\xor_ln124_300_reg_30574_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_340_reg_31166[3]_i_1 
       (.I0(\xor_ln124_340_reg_31166_reg[7] [3]),
        .I1(\xor_ln124_317_reg_30837_reg[7] [3]),
        .I2(or_ln134_163_fu_25932_p3[1]),
        .I3(or_ln134_164_fu_25938_p3[1]),
        .I4(x_assign_246_reg_31103[3]),
        .I5(x_assign_247_reg_31109[3]),
        .O(\xor_ln124_300_reg_30574_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_340_reg_31166[4]_i_1 
       (.I0(\xor_ln124_340_reg_31166_reg[7] [4]),
        .I1(\xor_ln124_317_reg_30837_reg[7] [4]),
        .I2(or_ln134_163_fu_25932_p3[2]),
        .I3(or_ln134_164_fu_25938_p3[2]),
        .I4(or_ln134_166_fu_25950_p3[0]),
        .I5(or_ln134_164_fu_25938_p3[4]),
        .O(\xor_ln124_300_reg_30574_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_340_reg_31166[5]_i_1 
       (.I0(\xor_ln124_340_reg_31166_reg[7] [5]),
        .I1(\xor_ln124_317_reg_30837_reg[7] [5]),
        .I2(or_ln134_163_fu_25932_p3[3]),
        .I3(or_ln134_164_fu_25938_p3[3]),
        .I4(or_ln134_166_fu_25950_p3[1]),
        .I5(or_ln134_164_fu_25938_p3[5]),
        .O(\xor_ln124_300_reg_30574_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_340_reg_31166[6]_i_1 
       (.I0(\xor_ln124_340_reg_31166_reg[7] [6]),
        .I1(\xor_ln124_317_reg_30837_reg[7] [6]),
        .I2(or_ln134_163_fu_25932_p3[4]),
        .I3(or_ln134_164_fu_25938_p3[4]),
        .I4(x_assign_246_reg_31103[4]),
        .I5(x_assign_247_reg_31109[4]),
        .O(\xor_ln124_300_reg_30574_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_340_reg_31166[7]_i_1 
       (.I0(\xor_ln124_340_reg_31166_reg[7] [7]),
        .I1(\xor_ln124_317_reg_30837_reg[7] [7]),
        .I2(or_ln134_163_fu_25932_p3[5]),
        .I3(or_ln134_164_fu_25938_p3[5]),
        .I4(x_assign_246_reg_31103[5]),
        .I5(x_assign_247_reg_31109[5]),
        .O(\xor_ln124_300_reg_30574_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_27717[0]_i_1 
       (.I0(q1_reg_0[6]),
        .I1(q3_reg_1[7]),
        .I2(q1_reg_0[7]),
        .I3(\xor_ln124_44_reg_27717_reg[7] [0]),
        .I4(\xor_ln124_44_reg_27717_reg[7]_0 [0]),
        .I5(\xor_ln124_44_reg_27717_reg[1] [6]),
        .O(q1_reg_5[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_27717[1]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q3_reg_1[0]),
        .I2(q1_reg_0[0]),
        .I3(\xor_ln124_44_reg_27717_reg[7] [1]),
        .I4(\xor_ln124_44_reg_27717_reg[7]_0 [1]),
        .I5(\xor_ln124_44_reg_27717_reg[1] [7]),
        .O(q1_reg_5[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_44_reg_27717[2]_i_1 
       (.I0(\xor_ln124_44_reg_27717_reg[1] [6]),
        .I1(\xor_ln124_44_reg_27717[2]_i_2_n_0 ),
        .I2(q3_reg_1[7]),
        .I3(q1_reg_0[6]),
        .I4(\xor_ln124_44_reg_27717_reg[1] [0]),
        .O(q1_reg_5[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_27717[2]_i_2 
       (.I0(\xor_ln124_44_reg_27717_reg[7] [2]),
        .I1(q3_reg_1[1]),
        .I2(\xor_ln124_44_reg_27717_reg[7]_0 [2]),
        .I3(q1_reg_0[0]),
        .I4(q1_reg_0[7]),
        .I5(q1_reg_0[1]),
        .O(\xor_ln124_44_reg_27717[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_27717[3]_i_2 
       (.I0(q3_reg_1[2]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_44_reg_27717_reg[7]_0 [3]),
        .I3(q1_reg_0[1]),
        .I4(\xor_ln124_44_reg_27717_reg[7] [3]),
        .I5(q1_reg_0[2]),
        .O(q3_reg_19));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_27717[4]_i_2 
       (.I0(q3_reg_1[3]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_44_reg_27717_reg[7]_0 [4]),
        .I3(q1_reg_0[2]),
        .I4(\xor_ln124_44_reg_27717_reg[7] [4]),
        .I5(q1_reg_0[3]),
        .O(q3_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_44_reg_27717[5]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_0[3]),
        .I2(\xor_ln124_44_reg_27717_reg[5] ),
        .O(q1_reg_5[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_27717[6]_i_1 
       (.I0(q1_reg_0[4]),
        .I1(q3_reg_1[5]),
        .I2(q1_reg_0[5]),
        .I3(\xor_ln124_44_reg_27717_reg[7] [6]),
        .I4(\xor_ln124_44_reg_27717_reg[7]_0 [5]),
        .I5(\xor_ln124_44_reg_27717_reg[1] [4]),
        .O(q1_reg_5[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_44_reg_27717[7]_i_1 
       (.I0(q1_reg_0[5]),
        .I1(q3_reg_1[6]),
        .I2(q1_reg_0[6]),
        .I3(\xor_ln124_44_reg_27717_reg[7] [7]),
        .I4(\xor_ln124_44_reg_27717_reg[7]_0 [6]),
        .I5(\xor_ln124_44_reg_27717_reg[1] [5]),
        .O(q1_reg_5[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_45_reg_27723[3]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(\xor_ln124_45_reg_27723_reg[3] ),
        .I2(\xor_ln124_44_reg_27717_reg[7] [7]),
        .I3(\xor_ln124_45_reg_27723_reg[4]_0 [0]),
        .I4(q1_reg_0[1]),
        .O(q1_reg_8[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_45_reg_27723[4]_i_1 
       (.I0(q1_reg_0[7]),
        .I1(\xor_ln124_45_reg_27723_reg[4] ),
        .I2(\xor_ln124_44_reg_27717_reg[7] [7]),
        .I3(\xor_ln124_45_reg_27723_reg[4]_0 [1]),
        .I4(q1_reg_0[2]),
        .O(q1_reg_8[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_27729[0]_i_1 
       (.I0(q3_reg_1[7]),
        .I1(\xor_ln124_46_reg_27729_reg[7] [0]),
        .I2(q1_reg_0[7]),
        .I3(\xor_ln124_44_reg_27717_reg[7] [6]),
        .I4(q3_reg_1[6]),
        .I5(\xor_ln124_44_reg_27717_reg[1] [0]),
        .O(q3_reg_11[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_27729[1]_i_1 
       (.I0(q3_reg_1[0]),
        .I1(\xor_ln124_46_reg_27729_reg[7] [1]),
        .I2(q1_reg_0[0]),
        .I3(\xor_ln124_44_reg_27717_reg[7] [7]),
        .I4(q3_reg_1[7]),
        .I5(\xor_ln124_44_reg_27717_reg[1] [1]),
        .O(q3_reg_11[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_46_reg_27729[2]_i_1 
       (.I0(q3_reg_1[0]),
        .I1(\xor_ln124_46_reg_27729[2]_i_2_n_0 ),
        .I2(\xor_ln124_46_reg_27729_reg[7] [2]),
        .I3(q3_reg_1[7]),
        .I4(\xor_ln124_44_reg_27717_reg[1] [2]),
        .O(q3_reg_11[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_27729[2]_i_2 
       (.I0(\xor_ln124_44_reg_27717_reg[7] [0]),
        .I1(\xor_ln124_44_reg_27717_reg[7] [6]),
        .I2(q3_reg_1[6]),
        .I3(q3_reg_1[1]),
        .I4(q1_reg_0[7]),
        .I5(q1_reg_0[1]),
        .O(\xor_ln124_46_reg_27729[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_27729[3]_i_2 
       (.I0(\xor_ln124_44_reg_27717_reg[7] [1]),
        .I1(\xor_ln124_44_reg_27717_reg[7] [7]),
        .I2(q3_reg_1[1]),
        .I3(q3_reg_1[6]),
        .I4(q1_reg_0[7]),
        .I5(q1_reg_0[2]),
        .O(q3_reg_10));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_27729[4]_i_2 
       (.I0(\xor_ln124_44_reg_27717_reg[7] [2]),
        .I1(\xor_ln124_44_reg_27717_reg[7] [7]),
        .I2(q3_reg_1[2]),
        .I3(q3_reg_1[6]),
        .I4(q1_reg_0[7]),
        .I5(q1_reg_0[3]),
        .O(q3_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln124_46_reg_27729[5]_i_1 
       (.I0(q3_reg_1[4]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_46_reg_27729_reg[5] ),
        .O(q3_reg_11[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_27729[6]_i_1 
       (.I0(q3_reg_1[5]),
        .I1(\xor_ln124_46_reg_27729_reg[7] [3]),
        .I2(q1_reg_0[5]),
        .I3(\xor_ln124_44_reg_27717_reg[7] [4]),
        .I4(q3_reg_1[4]),
        .I5(\xor_ln124_44_reg_27717_reg[1] [6]),
        .O(q3_reg_11[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_46_reg_27729[7]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_46_reg_27729_reg[7] [4]),
        .I2(q1_reg_0[6]),
        .I3(\xor_ln124_44_reg_27717_reg[7] [5]),
        .I4(q3_reg_1[5]),
        .I5(\xor_ln124_44_reg_27717_reg[1] [7]),
        .O(q3_reg_11[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_27735[2]_i_3 
       (.I0(\xor_ln124_47_reg_27735_reg[5]_0 [0]),
        .I1(q3_reg_1[0]),
        .I2(\xor_ln124_44_reg_27717_reg[1] [7]),
        .I3(q1_reg_0[2]),
        .I4(Q[0]),
        .I5(\xor_ln124_47_reg_27735_reg[2] ),
        .O(\or_ln134_1_reg_27594_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_47_reg_27735[3]_i_1 
       (.I0(q3_reg_1[6]),
        .I1(\xor_ln124_47_reg_27735_reg[3] ),
        .I2(q3_reg_1[1]),
        .I3(q1_reg_0[3]),
        .I4(q3_reg_1[7]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_27735[4]_i_3 
       (.I0(q3_reg_1[2]),
        .I1(q3_reg_1[7]),
        .I2(\xor_ln124_44_reg_27717_reg[1] [7]),
        .I3(q1_reg_0[4]),
        .I4(\xor_ln124_47_reg_27735_reg[5]_0 [1]),
        .I5(Q[1]),
        .O(q3_reg_21));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_47_reg_27735[5]_i_1 
       (.I0(q3_reg_2),
        .I1(Q[2]),
        .I2(\xor_ln124_47_reg_27735_reg[5]_0 [2]),
        .I3(q1_reg_0[5]),
        .I4(\xor_ln124_44_reg_27717_reg[1] [4]),
        .I5(\xor_ln124_47_reg_27735_reg[5]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[2]_i_2 
       (.I0(\xor_ln124_63_reg_27841_reg[4]_1 [0]),
        .I1(or_ln134_14_fu_4921_p3[0]),
        .I2(\xor_ln124_44_reg_27717_reg[7] [2]),
        .I3(q0_reg_1[2]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[0]),
        .O(\trunc_ln134_37_reg_27661_reg[1] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_63_reg_27841[3]_i_1 
       (.I0(\xor_ln124_63_reg_27841[3]_i_2_n_0 ),
        .I1(\xor_ln124_63_reg_27841_reg[3] ),
        .I2(\xor_ln124_44_reg_27717_reg[1] [2]),
        .I3(\xor_ln124_63_reg_27841_reg[4]_0 [0]),
        .I4(q3_reg_0[1]),
        .O(q3_reg_8[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[3]_i_2 
       (.I0(\xor_ln124_63_reg_27841_reg[4]_1 [1]),
        .I1(or_ln134_14_fu_4921_p3[1]),
        .I2(\xor_ln124_44_reg_27717_reg[7] [3]),
        .I3(q0_reg_1[3]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[7]),
        .O(\xor_ln124_63_reg_27841[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_63_reg_27841[4]_i_1 
       (.I0(\xor_ln124_63_reg_27841[4]_i_2_n_0 ),
        .I1(\xor_ln124_63_reg_27841_reg[4] ),
        .I2(\xor_ln124_44_reg_27717_reg[1] [3]),
        .I3(\xor_ln124_63_reg_27841_reg[4]_0 [1]),
        .I4(q3_reg_0[2]),
        .O(q3_reg_8[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_63_reg_27841[4]_i_2 
       (.I0(\xor_ln124_63_reg_27841_reg[4]_1 [2]),
        .I1(or_ln134_14_fu_4921_p3[2]),
        .I2(\xor_ln124_44_reg_27717_reg[7] [4]),
        .I3(q0_reg_1[4]),
        .I4(q3_reg_0[6]),
        .I5(q3_reg_0[7]),
        .O(\xor_ln124_63_reg_27841[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[1]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [1]),
        .I1(q1_reg_i_102_0[1]),
        .I2(x_assign_33_reg_27927[7]),
        .I3(\xor_ln124_77_reg_28034[1]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[1]),
        .I5(x_assign_30_reg_27909[1]),
        .O(\reg_2130_reg[3] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[1]_i_2 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [1]),
        .I1(x_assign_30_reg_27909[7]),
        .I2(or_ln134_31_fu_6524_p3[1]),
        .I3(or_ln134_32_fu_6530_p3[0]),
        .I4(\xor_ln124_77_reg_28034_reg[3] [0]),
        .I5(\xor_ln124_77_reg_28034_reg[3]_0 [0]),
        .O(\xor_ln124_77_reg_28034[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[3]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [3]),
        .I1(q1_reg_i_102_0[3]),
        .I2(\xor_ln124_79_reg_28044_reg[5] [1]),
        .I3(\xor_ln124_77_reg_28034[3]_i_2_n_0 ),
        .I4(x_assign_31_reg_27915[3]),
        .I5(x_assign_30_reg_27909[3]),
        .O(\reg_2130_reg[3] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_77_reg_28034[3]_i_2 
       (.I0(\xor_ln124_190_reg_29282_reg[7] [3]),
        .I1(\xor_ln124_79_reg_28044_reg[5]_0 [1]),
        .I2(or_ln134_31_fu_6524_p3[3]),
        .I3(or_ln134_32_fu_6530_p3[2]),
        .I4(\xor_ln124_77_reg_28034_reg[3] [2]),
        .I5(\xor_ln124_77_reg_28034_reg[3]_0 [2]),
        .O(\xor_ln124_77_reg_28034[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[0]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [0]),
        .I1(q0_reg_i_91_0[0]),
        .I2(\xor_ln124_79_reg_28044_reg[3] [0]),
        .I3(\xor_ln124_79_reg_28044[0]_i_2_n_0 ),
        .I4(x_assign_33_reg_27927[6]),
        .I5(x_assign_30_reg_27909[6]),
        .O(\reg_2146_reg[5] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[0]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [0]),
        .I1(x_assign_33_reg_27927[0]),
        .I2(or_ln134_31_fu_6524_p3[1]),
        .I3(or_ln134_33_fu_6536_p3[1]),
        .I4(or_ln134_33_fu_6536_p3[0]),
        .I5(x_assign_48_reg_27945[4]),
        .O(\xor_ln124_79_reg_28044[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[2]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [2]),
        .I1(q0_reg_i_91_0[2]),
        .I2(\xor_ln124_79_reg_28044_reg[3] [2]),
        .I3(\xor_ln124_79_reg_28044[2]_i_2_n_0 ),
        .I4(\xor_ln124_79_reg_28044_reg[5] [0]),
        .I5(\xor_ln124_79_reg_28044_reg[5]_0 [0]),
        .O(\reg_2146_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[2]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [2]),
        .I1(x_assign_33_reg_27927[2]),
        .I2(\xor_ln124_77_reg_28034_reg[3] [1]),
        .I3(\xor_ln124_77_reg_28034_reg[3]_0 [1]),
        .I4(or_ln134_33_fu_6536_p3[2]),
        .I5(q0_reg_i_34__0_0[0]),
        .O(\xor_ln124_79_reg_28044[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[3]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [3]),
        .I1(q0_reg_i_91_0[3]),
        .I2(\xor_ln124_79_reg_28044_reg[3] [3]),
        .I3(\xor_ln124_79_reg_28044[3]_i_2_n_0 ),
        .I4(\xor_ln124_79_reg_28044_reg[5] [1]),
        .I5(\xor_ln124_79_reg_28044_reg[5]_0 [1]),
        .O(\reg_2146_reg[5] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[3]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [3]),
        .I1(x_assign_33_reg_27927[3]),
        .I2(\xor_ln124_77_reg_28034_reg[3] [2]),
        .I3(\xor_ln124_77_reg_28034_reg[3]_0 [2]),
        .I4(or_ln134_33_fu_6536_p3[3]),
        .I5(q0_reg_i_34__0_0[1]),
        .O(\xor_ln124_79_reg_28044[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[5]_i_1 
       (.I0(\xor_ln124_30_reg_27622_reg[7] [5]),
        .I1(q0_reg_i_91_0[5]),
        .I2(or_ln134_19_reg_27903[7]),
        .I3(\xor_ln124_79_reg_28044[5]_i_2_n_0 ),
        .I4(\xor_ln124_79_reg_28044_reg[5] [3]),
        .I5(\xor_ln124_79_reg_28044_reg[5]_0 [3]),
        .O(\reg_2146_reg[5] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_79_reg_28044[5]_i_2 
       (.I0(\xor_ln124_301_reg_30579_reg[7] [5]),
        .I1(x_assign_33_reg_27927[5]),
        .I2(or_ln134_31_fu_6524_p3[6]),
        .I3(or_ln134_33_fu_6536_p3[6]),
        .I4(or_ln134_33_fu_6536_p3[5]),
        .I5(x_assign_48_reg_27945[1]),
        .O(\xor_ln124_79_reg_28044[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[1]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [1]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [1]),
        .I2(x_assign_43_reg_28091[1]),
        .I3(\xor_ln124_93_reg_28222[1]_i_2_n_0 ),
        .I4(\xor_ln124_93_reg_28222_reg[7]_1 [1]),
        .I5(x_assign_42_reg_28085[1]),
        .O(\reg_2130_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[1]_i_2 
       (.I0(x_assign_42_reg_28085[5]),
        .I1(or_ln134_29_fu_7492_p3[1]),
        .I2(x_assign_63_reg_28171[1]),
        .I3(x_assign_61_reg_28139[0]),
        .I4(or_ln134_40_fu_7662_p3[1]),
        .I5(or_ln134_39_fu_7656_p3[0]),
        .O(\xor_ln124_93_reg_28222[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[3]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [3]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [3]),
        .I2(x_assign_43_reg_28091[3]),
        .I3(\xor_ln124_93_reg_28222[3]_i_2_n_0 ),
        .I4(\xor_ln124_93_reg_28222_reg[7]_1 [3]),
        .I5(x_assign_42_reg_28085[3]),
        .O(\reg_2130_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[3]_i_2 
       (.I0(or_ln134_30_fu_7498_p3[1]),
        .I1(or_ln134_29_fu_7492_p3[3]),
        .I2(x_assign_63_reg_28171[3]),
        .I3(x_assign_61_reg_28139[2]),
        .I4(or_ln134_40_fu_7662_p3[3]),
        .I5(or_ln134_39_fu_7656_p3[2]),
        .O(\xor_ln124_93_reg_28222[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[6]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [6]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [6]),
        .I2(x_assign_43_reg_28091[6]),
        .I3(\xor_ln124_93_reg_28222[6]_i_2_n_0 ),
        .I4(\xor_ln124_93_reg_28222_reg[7]_1 [6]),
        .I5(x_assign_42_reg_28085[4]),
        .O(\reg_2130_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[6]_i_2 
       (.I0(or_ln134_30_fu_7498_p3[4]),
        .I1(or_ln134_29_fu_7492_p3[6]),
        .I2(x_assign_63_reg_28171[6]),
        .I3(or_ln134_39_fu_7656_p3[6]),
        .I4(or_ln134_40_fu_7662_p3[6]),
        .I5(or_ln134_39_fu_7656_p3[5]),
        .O(\xor_ln124_93_reg_28222[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[7]_i_1 
       (.I0(\xor_ln124_93_reg_28222_reg[7]_0 [7]),
        .I1(\xor_ln124_93_reg_28222_reg[7] [7]),
        .I2(x_assign_43_reg_28091[7]),
        .I3(\xor_ln124_93_reg_28222[7]_i_2_n_0 ),
        .I4(\xor_ln124_93_reg_28222_reg[7]_1 [7]),
        .I5(x_assign_42_reg_28085[5]),
        .O(\reg_2130_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_93_reg_28222[7]_i_2 
       (.I0(or_ln134_30_fu_7498_p3[5]),
        .I1(or_ln134_29_fu_7492_p3[7]),
        .I2(x_assign_63_reg_28171[7]),
        .I3(x_assign_61_reg_28139[3]),
        .I4(or_ln134_40_fu_7662_p3[7]),
        .I5(or_ln134_39_fu_7656_p3[6]),
        .O(\xor_ln124_93_reg_28222[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[4]_i_1 
       (.I0(\xor_ln124_95_reg_28232_reg[7] [4]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [4]),
        .I2(x_assign_40_reg_28069[4]),
        .I3(\xor_ln124_95_reg_28232[4]_i_2_n_0 ),
        .I4(or_ln134_29_fu_7492_p3[4]),
        .I5(or_ln134_30_fu_7498_p3[2]),
        .O(\xor_ln124_31_reg_27628_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[4]_i_2 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [4]),
        .I1(or_ln134_29_fu_7492_p3[6]),
        .I2(or_ln134_42_fu_7674_p3[4]),
        .I3(\xor_ln124_95_reg_28232_reg[4] [2]),
        .I4(x_assign_63_reg_28171[4]),
        .I5(or_ln134_39_fu_7656_p3[4]),
        .O(\xor_ln124_95_reg_28232[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[6]_i_1 
       (.I0(\xor_ln124_95_reg_28232_reg[7] [6]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [6]),
        .I2(x_assign_40_reg_28069[6]),
        .I3(\xor_ln124_95_reg_28232[6]_i_2_n_0 ),
        .I4(or_ln134_29_fu_7492_p3[6]),
        .I5(or_ln134_30_fu_7498_p3[4]),
        .O(\xor_ln124_31_reg_27628_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[6]_i_2 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [6]),
        .I1(or_ln134_29_fu_7492_p3[0]),
        .I2(or_ln134_42_fu_7674_p3[6]),
        .I3(x_assign_63_reg_28171[5]),
        .I4(x_assign_63_reg_28171[6]),
        .I5(or_ln134_39_fu_7656_p3[6]),
        .O(\xor_ln124_95_reg_28232[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[7]_i_1 
       (.I0(\xor_ln124_95_reg_28232_reg[7] [7]),
        .I1(\xor_ln124_30_reg_27622_reg[7] [7]),
        .I2(x_assign_40_reg_28069[7]),
        .I3(\xor_ln124_95_reg_28232[7]_i_2_n_0 ),
        .I4(or_ln134_29_fu_7492_p3[7]),
        .I5(or_ln134_30_fu_7498_p3[5]),
        .O(\xor_ln124_31_reg_27628_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_95_reg_28232[7]_i_2 
       (.I0(\xor_ln124_255_reg_30025_reg[7]_0 [7]),
        .I1(or_ln134_29_fu_7492_p3[1]),
        .I2(or_ln134_42_fu_7674_p3[7]),
        .I3(x_assign_63_reg_28171[6]),
        .I4(x_assign_63_reg_28171[7]),
        .I5(x_assign_61_reg_28139[3]),
        .O(\xor_ln124_95_reg_28232[7]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi
   (ADDRBWRADDR,
    pt_q0,
    ap_enable_reg_pp0_iter0,
    \xor_ln124_172_reg_29142_reg[7] ,
    \q0_reg[31] ,
    D,
    \or_ln134_9_reg_27552_reg[7] ,
    \trunc_ln134_17_reg_27349_reg[6] ,
    \trunc_ln134_10_reg_27374_reg[6] ,
    \reg_2116_reg[7] ,
    \reg_2110_reg[7] ,
    \tmp_5_reg_27293_reg[0] ,
    \reg_2100_reg[7] ,
    pt_ce01536_out,
    pt_ce014,
    pt_ce04,
    pt_ce015,
    E,
    ct_address0124_out,
    ct_address01,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[9] ,
    ap_ready,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[14] ,
    clefia_s0_ce3,
    clefia_s1_ce4,
    clefia_s0_ce5,
    clefia_s0_ce4,
    clefia_s1_ce5,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter1_reg_1,
    \ap_CS_fsm_reg[10] ,
    int_ap_start_reg_0,
    s_axi_control_RDATA,
    s_axi_control_WREADY,
    s_axi_control_ARREADY,
    s_axi_control_AWREADY,
    s_axi_control_BVALID,
    s_axi_control_RVALID,
    interrupt,
    q1_reg,
    q1_reg_0,
    q1_reg_1,
    q1_reg_2,
    q1_reg_3,
    q1_reg_4,
    xor_ln124_38_fu_5430_p2,
    clefia_s1_address21,
    Q,
    q1_reg_i_62,
    q1_reg_i_62_0,
    clefia_s1_address116_out,
    clefia_s1_address31,
    q2_reg,
    q2_reg_0,
    q3_reg,
    q3_reg_0,
    q3_reg_1,
    clefia_s1_address215_out,
    xor_ln124_212_fu_17728_p2,
    \xor_ln124_23_reg_27691_reg[7] ,
    \xor_ln124_23_reg_27691_reg[7]_0 ,
    \xor_ln124_5_reg_27435_reg[7] ,
    \xor_ln124_22_reg_27644_reg[7] ,
    \xor_ln124_22_reg_27644_reg[7]_0 ,
    \xor_ln124_22_reg_27644_reg[7]_1 ,
    \xor_ln124_22_reg_27644_reg[7]_2 ,
    \xor_ln124_21_reg_27604_reg[7] ,
    \xor_ln124_21_reg_27604_reg[7]_0 ,
    \xor_ln124_21_reg_27604_reg[7]_1 ,
    \xor_ln124_20_reg_27562_reg[7] ,
    \xor_ln124_20_reg_27562_reg[7]_0 ,
    \xor_ln124_20_reg_27562_reg[7]_1 ,
    \xor_ln124_20_reg_27562_reg[7]_2 ,
    \xor_ln124_15_reg_27520_reg[7] ,
    or_ln134_2_fu_2967_p3,
    or_ln134_6_fu_3178_p3,
    \xor_ln124_15_reg_27520_reg[7]_0 ,
    \xor_ln124_15_reg_27520_reg[7]_1 ,
    \xor_ln124_14_reg_27488_reg[7] ,
    x_assign_s_reg_27251,
    or_ln134_4_fu_2973_p3,
    \xor_ln124_11_reg_27462_reg[7] ,
    \xor_ln124_11_reg_27462_reg[7]_0 ,
    \xor_ln124_11_reg_27462_reg[7]_1 ,
    x_assign_1_reg_27308,
    q2_reg_i_57,
    q2_reg_i_57_0,
    p_47_in,
    q3_reg_2,
    q3_reg_3,
    \xor_ln124_11_reg_27462_reg[3] ,
    \xor_ln124_11_reg_27462_reg[3]_0 ,
    q1_reg_5,
    q1_reg_6,
    q1_reg_7,
    q1_reg_8,
    q1_reg_9,
    q1_reg_10,
    q1_reg_11,
    q1_reg_12,
    q2_reg_1,
    q3_reg_4,
    q3_reg_5,
    q3_reg_6,
    \xor_ln124_14_reg_27488_reg[4] ,
    q2_reg_2,
    q3_reg_7,
    q3_reg_8,
    q3_reg_9,
    q1_reg_13,
    q1_reg_14,
    q1_reg_15,
    q1_reg_16,
    q2_reg_3,
    q3_reg_10,
    q3_reg_11,
    q1_reg_17,
    q1_reg_18,
    q1_reg_19,
    q1_reg_20,
    q2_reg_4,
    q1_reg_21,
    q1_reg_22,
    q1_reg_23,
    q3_reg_12,
    q3_reg_13,
    q3_reg_14,
    q3_reg_15,
    q3_reg_16,
    q1_reg_24,
    q1_reg_25,
    q1_reg_26,
    q1_reg_27,
    q1_reg_28,
    q1_reg_29,
    q1_reg_30,
    q2_reg_5,
    ap_enable_reg_pp0_iter4,
    mem_reg_0_3_7_7_i_1,
    mem_reg_0_3_7_7_i_1_0,
    mem_reg_0_3_7_7_i_1_1,
    mem_reg_0_3_7_7_i_1_2,
    ap_enable_reg_pp0_iter3,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter0_reg,
    q3_reg_i_84__0,
    q3_reg_17,
    q3_reg_18,
    xor_ln124_36_fu_5404_p2,
    q3_reg_i_76__0,
    q3_reg_i_72__0,
    q3_reg_i_68__0,
    q3_reg_i_60__0,
    q3_reg_19,
    p_43_in,
    q2_reg_6,
    p_45_in,
    clefia_s1_address213_out,
    clefia_s1_address11,
    q2_reg_7,
    q2_reg_8,
    q2_reg_9,
    q2_reg_10,
    q2_reg_11,
    q2_reg_12,
    q2_reg_13,
    q1_reg_i_62_1,
    q1_reg_i_62_2,
    reg_210431_out,
    q3_reg_20,
    q3_reg_21,
    clefia_s1_address0114_out,
    q1_reg_31,
    reg_21101,
    ce211,
    q3_reg_22,
    clefia_s1_address214_out,
    q3_reg_23,
    q2_reg_14,
    reg_21105,
    reg_2123115_out,
    reg_2138112_out,
    reg_21381,
    reg_2123116_out,
    reg_21231,
    reg_2116119_out,
    reg_2116117_out,
    reg_21161,
    reg_2116118_out,
    clefia_s1_address117_out,
    reg_2110122_out,
    reg_21301,
    reg_21461,
    reg_2146111_out,
    mem_reg_0_3_7_7_i_5,
    mem_reg_0_3_7_7_i_5_0,
    mem_reg_0_3_7_7_i_5_1,
    mem_reg_0_3_7_7_i_5_2,
    mem_reg_0_3_7_7_i_5_3,
    mem_reg_0_3_7_7_i_5_4,
    mem_reg_0_3_7_7_i_1_3,
    mem_reg_0_3_7_7_i_1_4,
    mem_reg_0_3_7_7_i_1_5,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    mem_reg_0_3_7_7_i_1_6,
    mem_reg_0_3_7_7_i_1_7,
    mem_reg_0_3_7_7_i_1_8,
    q3_reg_24,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY);
  output [7:0]ADDRBWRADDR;
  output [7:0]pt_q0;
  output ap_enable_reg_pp0_iter0;
  output [7:0]\xor_ln124_172_reg_29142_reg[7] ;
  output [7:0]\q0_reg[31] ;
  output [7:0]D;
  output [7:0]\or_ln134_9_reg_27552_reg[7] ;
  output [7:0]\trunc_ln134_17_reg_27349_reg[6] ;
  output [7:0]\trunc_ln134_10_reg_27374_reg[6] ;
  output [7:0]\reg_2116_reg[7] ;
  output [7:0]\reg_2110_reg[7] ;
  output [7:0]\tmp_5_reg_27293_reg[0] ;
  output [7:0]\reg_2100_reg[7] ;
  output pt_ce01536_out;
  output pt_ce014;
  output pt_ce04;
  output pt_ce015;
  output [0:0]E;
  output ct_address0124_out;
  output ct_address01;
  output ap_rst_n_inv;
  output [2:0]\ap_CS_fsm_reg[9] ;
  output ap_ready;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[14] ;
  output clefia_s0_ce3;
  output clefia_s1_ce4;
  output clefia_s0_ce5;
  output clefia_s0_ce4;
  output clefia_s1_ce5;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output \ap_CS_fsm_reg[10] ;
  output int_ap_start_reg_0;
  output [31:0]s_axi_control_RDATA;
  output s_axi_control_WREADY;
  output s_axi_control_ARREADY;
  output s_axi_control_AWREADY;
  output s_axi_control_BVALID;
  output s_axi_control_RVALID;
  output interrupt;
  input q1_reg;
  input q1_reg_0;
  input q1_reg_1;
  input q1_reg_2;
  input q1_reg_3;
  input q1_reg_4;
  input [2:0]xor_ln124_38_fu_5430_p2;
  input clefia_s1_address21;
  input [15:0]Q;
  input [7:0]q1_reg_i_62;
  input [7:0]q1_reg_i_62_0;
  input clefia_s1_address116_out;
  input clefia_s1_address31;
  input [7:0]q2_reg;
  input q2_reg_0;
  input q3_reg;
  input q3_reg_0;
  input q3_reg_1;
  input clefia_s1_address215_out;
  input [3:0]xor_ln124_212_fu_17728_p2;
  input [7:0]\xor_ln124_23_reg_27691_reg[7] ;
  input [7:0]\xor_ln124_23_reg_27691_reg[7]_0 ;
  input [7:0]\xor_ln124_5_reg_27435_reg[7] ;
  input [7:0]\xor_ln124_22_reg_27644_reg[7] ;
  input [7:0]\xor_ln124_22_reg_27644_reg[7]_0 ;
  input [7:0]\xor_ln124_22_reg_27644_reg[7]_1 ;
  input [7:0]\xor_ln124_22_reg_27644_reg[7]_2 ;
  input [7:0]\xor_ln124_21_reg_27604_reg[7] ;
  input [7:0]\xor_ln124_21_reg_27604_reg[7]_0 ;
  input [7:0]\xor_ln124_21_reg_27604_reg[7]_1 ;
  input [7:0]\xor_ln124_20_reg_27562_reg[7] ;
  input [7:0]\xor_ln124_20_reg_27562_reg[7]_0 ;
  input [7:0]\xor_ln124_20_reg_27562_reg[7]_1 ;
  input [7:0]\xor_ln124_20_reg_27562_reg[7]_2 ;
  input [7:0]\xor_ln124_15_reg_27520_reg[7] ;
  input [7:0]or_ln134_2_fu_2967_p3;
  input [7:0]or_ln134_6_fu_3178_p3;
  input [7:0]\xor_ln124_15_reg_27520_reg[7]_0 ;
  input [7:0]\xor_ln124_15_reg_27520_reg[7]_1 ;
  input [7:0]\xor_ln124_14_reg_27488_reg[7] ;
  input [7:0]x_assign_s_reg_27251;
  input [6:0]or_ln134_4_fu_2973_p3;
  input [7:0]\xor_ln124_11_reg_27462_reg[7] ;
  input [7:0]\xor_ln124_11_reg_27462_reg[7]_0 ;
  input [7:0]\xor_ln124_11_reg_27462_reg[7]_1 ;
  input [3:0]x_assign_1_reg_27308;
  input [7:0]q2_reg_i_57;
  input [7:0]q2_reg_i_57_0;
  input [1:0]p_47_in;
  input q3_reg_2;
  input q3_reg_3;
  input [2:0]\xor_ln124_11_reg_27462_reg[3] ;
  input [2:0]\xor_ln124_11_reg_27462_reg[3]_0 ;
  input q1_reg_5;
  input q1_reg_6;
  input q1_reg_7;
  input q1_reg_8;
  input q1_reg_9;
  input q1_reg_10;
  input q1_reg_11;
  input q1_reg_12;
  input q2_reg_1;
  input q3_reg_4;
  input q3_reg_5;
  input q3_reg_6;
  input [2:0]\xor_ln124_14_reg_27488_reg[4] ;
  input q2_reg_2;
  input q3_reg_7;
  input q3_reg_8;
  input q3_reg_9;
  input q1_reg_13;
  input q1_reg_14;
  input q1_reg_15;
  input q1_reg_16;
  input q2_reg_3;
  input q3_reg_10;
  input q3_reg_11;
  input q1_reg_17;
  input q1_reg_18;
  input q1_reg_19;
  input q1_reg_20;
  input q2_reg_4;
  input q1_reg_21;
  input q1_reg_22;
  input q1_reg_23;
  input q3_reg_12;
  input q3_reg_13;
  input q3_reg_14;
  input q3_reg_15;
  input q3_reg_16;
  input q1_reg_24;
  input q1_reg_25;
  input q1_reg_26;
  input q1_reg_27;
  input q1_reg_28;
  input q1_reg_29;
  input q1_reg_30;
  input q2_reg_5;
  input ap_enable_reg_pp0_iter4;
  input [7:0]mem_reg_0_3_7_7_i_1;
  input [7:0]mem_reg_0_3_7_7_i_1_0;
  input [7:0]mem_reg_0_3_7_7_i_1_1;
  input [7:0]mem_reg_0_3_7_7_i_1_2;
  input ap_enable_reg_pp0_iter3;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter0_reg;
  input q3_reg_i_84__0;
  input [7:0]q3_reg_17;
  input [7:0]q3_reg_18;
  input [1:0]xor_ln124_36_fu_5404_p2;
  input q3_reg_i_76__0;
  input q3_reg_i_72__0;
  input q3_reg_i_68__0;
  input q3_reg_i_60__0;
  input q3_reg_19;
  input [2:0]p_43_in;
  input [7:0]q2_reg_6;
  input [4:0]p_45_in;
  input clefia_s1_address213_out;
  input clefia_s1_address11;
  input q2_reg_7;
  input q2_reg_8;
  input q2_reg_9;
  input q2_reg_10;
  input q2_reg_11;
  input q2_reg_12;
  input q2_reg_13;
  input [7:0]q1_reg_i_62_1;
  input [7:0]q1_reg_i_62_2;
  input reg_210431_out;
  input q3_reg_20;
  input q3_reg_21;
  input clefia_s1_address0114_out;
  input q1_reg_31;
  input reg_21101;
  input ce211;
  input q3_reg_22;
  input clefia_s1_address214_out;
  input q3_reg_23;
  input q2_reg_14;
  input reg_21105;
  input reg_2123115_out;
  input reg_2138112_out;
  input reg_21381;
  input reg_2123116_out;
  input reg_21231;
  input reg_2116119_out;
  input reg_2116117_out;
  input reg_21161;
  input reg_2116118_out;
  input clefia_s1_address117_out;
  input reg_2110122_out;
  input reg_21301;
  input reg_21461;
  input reg_2146111_out;
  input [7:0]mem_reg_0_3_7_7_i_5;
  input [7:0]mem_reg_0_3_7_7_i_5_0;
  input [7:0]mem_reg_0_3_7_7_i_5_1;
  input [7:0]mem_reg_0_3_7_7_i_5_2;
  input [7:0]mem_reg_0_3_7_7_i_5_3;
  input [7:0]mem_reg_0_3_7_7_i_5_4;
  input [7:0]mem_reg_0_3_7_7_i_1_3;
  input [7:0]mem_reg_0_3_7_7_i_1_4;
  input [7:0]mem_reg_0_3_7_7_i_1_5;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input [7:0]mem_reg_0_3_7_7_i_1_6;
  input [7:0]mem_reg_0_3_7_7_i_1_7;
  input [7:0]mem_reg_0_3_7_7_i_1_8;
  input q3_reg_24;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[10] ;
  wire [0:0]\ap_CS_fsm_reg[14] ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire [2:0]\ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_idle;
  wire ap_ready;
  wire ap_reset_idle_pp0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire aw_hs;
  wire ce211;
  wire clefia_s0_ce3;
  wire clefia_s0_ce4;
  wire clefia_s0_ce5;
  wire clefia_s1_address0114_out;
  wire clefia_s1_address11;
  wire clefia_s1_address116_out;
  wire clefia_s1_address117_out;
  wire clefia_s1_address21;
  wire clefia_s1_address213_out;
  wire clefia_s1_address214_out;
  wire clefia_s1_address215_out;
  wire clefia_s1_address31;
  wire clefia_s1_ce4;
  wire clefia_s1_ce5;
  wire ct_address01;
  wire ct_address0124_out;
  wire [1:0]data3;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_ct_n_10;
  wire int_ct_n_11;
  wire int_ct_n_12;
  wire int_ct_n_13;
  wire int_ct_n_14;
  wire int_ct_n_15;
  wire int_ct_n_16;
  wire int_ct_n_17;
  wire int_ct_n_18;
  wire int_ct_n_19;
  wire int_ct_n_20;
  wire int_ct_n_21;
  wire int_ct_n_22;
  wire int_ct_n_23;
  wire int_ct_n_24;
  wire int_ct_n_25;
  wire int_ct_n_26;
  wire int_ct_n_27;
  wire int_ct_n_28;
  wire int_ct_n_29;
  wire int_ct_n_30;
  wire int_ct_n_31;
  wire int_ct_n_32;
  wire int_ct_n_33;
  wire int_ct_n_34;
  wire int_ct_n_35;
  wire int_ct_n_36;
  wire int_ct_n_5;
  wire int_ct_n_6;
  wire int_ct_n_7;
  wire int_ct_n_8;
  wire int_ct_n_9;
  wire int_ct_read;
  wire int_ct_read0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_2_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire [1:0]int_pt_address1;
  wire int_pt_n_100;
  wire int_pt_n_101;
  wire int_pt_n_102;
  wire int_pt_n_103;
  wire int_pt_n_104;
  wire int_pt_n_105;
  wire int_pt_n_106;
  wire int_pt_n_107;
  wire int_pt_n_108;
  wire int_pt_n_109;
  wire int_pt_n_110;
  wire int_pt_n_111;
  wire int_pt_n_112;
  wire int_pt_n_113;
  wire int_pt_n_114;
  wire int_pt_n_115;
  wire int_pt_n_116;
  wire int_pt_n_117;
  wire int_pt_n_118;
  wire int_pt_n_119;
  wire int_pt_n_120;
  wire int_pt_n_121;
  wire int_pt_n_122;
  wire int_pt_n_123;
  wire int_pt_n_124;
  wire int_pt_n_125;
  wire int_pt_n_90;
  wire int_pt_n_91;
  wire int_pt_read;
  wire int_pt_read0;
  wire \int_pt_shift0[0]_i_1_n_0 ;
  wire \int_pt_shift0[0]_i_2_n_0 ;
  wire \int_pt_shift0[0]_i_3_n_0 ;
  wire \int_pt_shift0[0]_i_4_n_0 ;
  wire \int_pt_shift0[0]_i_5_n_0 ;
  wire \int_pt_shift0[0]_i_6_n_0 ;
  wire \int_pt_shift0[1]_i_1_n_0 ;
  wire \int_pt_shift0[1]_i_2_n_0 ;
  wire \int_pt_shift0[1]_i_3_n_0 ;
  wire \int_pt_shift0[1]_i_4_n_0 ;
  wire \int_pt_shift0[1]_i_5_n_0 ;
  wire \int_pt_shift0[1]_i_6_n_0 ;
  wire \int_pt_shift0_reg_n_0_[0] ;
  wire \int_pt_shift0_reg_n_0_[1] ;
  wire int_pt_write_i_1_n_0;
  wire int_pt_write_reg_n_0;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire [7:0]mem_reg_0_3_7_7_i_1;
  wire [7:0]mem_reg_0_3_7_7_i_1_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_1;
  wire [7:0]mem_reg_0_3_7_7_i_1_2;
  wire [7:0]mem_reg_0_3_7_7_i_1_3;
  wire [7:0]mem_reg_0_3_7_7_i_1_4;
  wire [7:0]mem_reg_0_3_7_7_i_1_5;
  wire [7:0]mem_reg_0_3_7_7_i_1_6;
  wire [7:0]mem_reg_0_3_7_7_i_1_7;
  wire [7:0]mem_reg_0_3_7_7_i_1_8;
  wire [7:0]mem_reg_0_3_7_7_i_5;
  wire [7:0]mem_reg_0_3_7_7_i_5_0;
  wire [7:0]mem_reg_0_3_7_7_i_5_1;
  wire [7:0]mem_reg_0_3_7_7_i_5_2;
  wire [7:0]mem_reg_0_3_7_7_i_5_3;
  wire [7:0]mem_reg_0_3_7_7_i_5_4;
  wire [7:0]or_ln134_2_fu_2967_p3;
  wire [6:0]or_ln134_4_fu_2973_p3;
  wire [7:0]or_ln134_6_fu_3178_p3;
  wire [7:0]\or_ln134_9_reg_27552_reg[7] ;
  wire [7:2]p_0_in;
  wire [9:0]p_0_in__0;
  wire p_20_in;
  wire p_22_in;
  wire [2:0]p_43_in;
  wire [4:0]p_45_in;
  wire [1:0]p_47_in;
  wire pt_ce0;
  wire pt_ce013;
  wire pt_ce014;
  wire pt_ce015;
  wire pt_ce01536_out;
  wire pt_ce04;
  wire pt_ce05;
  wire pt_ce07;
  wire pt_ce08;
  wire pt_ce09;
  wire [7:0]pt_q0;
  wire [31:0]q0;
  wire [7:0]\q0_reg[31] ;
  wire q1_reg;
  wire q1_reg_0;
  wire q1_reg_1;
  wire q1_reg_10;
  wire q1_reg_11;
  wire q1_reg_12;
  wire q1_reg_13;
  wire q1_reg_14;
  wire q1_reg_15;
  wire q1_reg_16;
  wire q1_reg_17;
  wire q1_reg_18;
  wire q1_reg_19;
  wire q1_reg_2;
  wire q1_reg_20;
  wire q1_reg_21;
  wire q1_reg_22;
  wire q1_reg_23;
  wire q1_reg_24;
  wire q1_reg_25;
  wire q1_reg_26;
  wire q1_reg_27;
  wire q1_reg_28;
  wire q1_reg_29;
  wire q1_reg_3;
  wire q1_reg_30;
  wire q1_reg_31;
  wire q1_reg_4;
  wire q1_reg_5;
  wire q1_reg_6;
  wire q1_reg_7;
  wire q1_reg_8;
  wire q1_reg_9;
  wire q1_reg_i_166_n_0;
  wire q1_reg_i_167_n_0;
  wire q1_reg_i_177_n_0;
  wire q1_reg_i_187_n_0;
  wire q1_reg_i_197_n_0;
  wire q1_reg_i_207_n_0;
  wire q1_reg_i_217_n_0;
  wire q1_reg_i_227_n_0;
  wire q1_reg_i_237_n_0;
  wire q1_reg_i_27_n_0;
  wire [7:0]q1_reg_i_62;
  wire [7:0]q1_reg_i_62_0;
  wire [7:0]q1_reg_i_62_1;
  wire [7:0]q1_reg_i_62_2;
  wire [7:0]q2_reg;
  wire q2_reg_0;
  wire q2_reg_1;
  wire q2_reg_10;
  wire q2_reg_11;
  wire q2_reg_12;
  wire q2_reg_13;
  wire q2_reg_14;
  wire q2_reg_2;
  wire q2_reg_3;
  wire q2_reg_4;
  wire q2_reg_5;
  wire [7:0]q2_reg_6;
  wire q2_reg_7;
  wire q2_reg_8;
  wire q2_reg_9;
  wire q2_reg_i_145_n_0;
  wire q2_reg_i_146_n_0;
  wire q2_reg_i_21_n_0;
  wire q2_reg_i_23_n_0;
  wire [7:0]q2_reg_i_57;
  wire [7:0]q2_reg_i_57_0;
  wire q2_reg_i_58_n_0;
  wire q2_reg_i_61_n_0;
  wire q2_reg_i_64_n_0;
  wire q2_reg_i_67_n_0;
  wire q2_reg_i_70_n_0;
  wire q2_reg_i_73_n_0;
  wire q2_reg_i_76_n_0;
  wire q2_reg_i_79_n_0;
  wire q3_reg;
  wire q3_reg_0;
  wire q3_reg_1;
  wire q3_reg_10;
  wire q3_reg_11;
  wire q3_reg_12;
  wire q3_reg_13;
  wire q3_reg_14;
  wire q3_reg_15;
  wire q3_reg_16;
  wire [7:0]q3_reg_17;
  wire [7:0]q3_reg_18;
  wire q3_reg_19;
  wire q3_reg_2;
  wire q3_reg_20;
  wire q3_reg_21;
  wire q3_reg_22;
  wire q3_reg_23;
  wire q3_reg_24;
  wire q3_reg_3;
  wire q3_reg_4;
  wire q3_reg_5;
  wire q3_reg_6;
  wire q3_reg_7;
  wire q3_reg_8;
  wire q3_reg_9;
  wire q3_reg_i_162_n_0;
  wire q3_reg_i_166_n_0;
  wire q3_reg_i_170_n_0;
  wire q3_reg_i_174_n_0;
  wire q3_reg_i_178_n_0;
  wire q3_reg_i_182_n_0;
  wire q3_reg_i_186_n_0;
  wire q3_reg_i_56_n_0;
  wire q3_reg_i_58_n_0;
  wire q3_reg_i_60__0;
  wire q3_reg_i_68__0;
  wire q3_reg_i_72__0;
  wire q3_reg_i_76__0;
  wire q3_reg_i_84__0;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [7:0]\reg_2100_reg[7] ;
  wire reg_210431_out;
  wire reg_21101;
  wire reg_2110122_out;
  wire reg_21105;
  wire [7:0]\reg_2110_reg[7] ;
  wire reg_21161;
  wire reg_2116117_out;
  wire reg_2116118_out;
  wire reg_2116119_out;
  wire [7:0]\reg_2116_reg[7] ;
  wire reg_21231;
  wire reg_2123115_out;
  wire reg_2123116_out;
  wire reg_21301;
  wire reg_21381;
  wire reg_2138112_out;
  wire reg_21461;
  wire reg_2146111_out;
  wire \reg_2146[7]_i_3_n_0 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire [7:0]\tmp_5_reg_27293_reg[0] ;
  wire [7:0]\trunc_ln134_10_reg_27374_reg[6] ;
  wire [7:0]\trunc_ln134_17_reg_27349_reg[6] ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;
  wire [3:0]x_assign_1_reg_27308;
  wire [7:0]x_assign_s_reg_27251;
  wire [2:0]\xor_ln124_11_reg_27462_reg[3] ;
  wire [2:0]\xor_ln124_11_reg_27462_reg[3]_0 ;
  wire [7:0]\xor_ln124_11_reg_27462_reg[7] ;
  wire [7:0]\xor_ln124_11_reg_27462_reg[7]_0 ;
  wire [7:0]\xor_ln124_11_reg_27462_reg[7]_1 ;
  wire [2:0]\xor_ln124_14_reg_27488_reg[4] ;
  wire [7:0]\xor_ln124_14_reg_27488_reg[7] ;
  wire [7:0]\xor_ln124_15_reg_27520_reg[7] ;
  wire [7:0]\xor_ln124_15_reg_27520_reg[7]_0 ;
  wire [7:0]\xor_ln124_15_reg_27520_reg[7]_1 ;
  wire [7:0]\xor_ln124_172_reg_29142_reg[7] ;
  wire [7:0]\xor_ln124_20_reg_27562_reg[7] ;
  wire [7:0]\xor_ln124_20_reg_27562_reg[7]_0 ;
  wire [7:0]\xor_ln124_20_reg_27562_reg[7]_1 ;
  wire [7:0]\xor_ln124_20_reg_27562_reg[7]_2 ;
  wire [3:0]xor_ln124_212_fu_17728_p2;
  wire [7:0]\xor_ln124_21_reg_27604_reg[7] ;
  wire [7:0]\xor_ln124_21_reg_27604_reg[7]_0 ;
  wire [7:0]\xor_ln124_21_reg_27604_reg[7]_1 ;
  wire [7:0]\xor_ln124_22_reg_27644_reg[7] ;
  wire [7:0]\xor_ln124_22_reg_27644_reg[7]_0 ;
  wire [7:0]\xor_ln124_22_reg_27644_reg[7]_1 ;
  wire [7:0]\xor_ln124_22_reg_27644_reg[7]_2 ;
  wire [7:0]\xor_ln124_23_reg_27691_reg[7] ;
  wire [7:0]\xor_ln124_23_reg_27691_reg[7]_0 ;
  wire [1:0]xor_ln124_36_fu_5404_p2;
  wire [2:0]xor_ln124_38_fu_5430_p2;
  wire [7:0]\xor_ln124_5_reg_27435_reg[7] ;

  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[15]),
        .I1(Q[0]),
        .I2(\ap_CS_fsm[0]_i_2_n_0 ),
        .I3(Q[9]),
        .I4(ap_reset_idle_pp0),
        .O(\ap_CS_fsm_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_start),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_start),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_reset_idle_pp0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[9]),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[9] [2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(Q[1]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(\ap_CS_fsm_reg[9] [1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg[1]_2 ),
        .I1(Q[2]),
        .I2(\ap_CS_fsm[0]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[15]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    auto_restart_status_i_1
       (.I0(p_0_in[7]),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(p_22_in),
        .I4(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h20)) 
    int_ap_idle_i_1
       (.I0(p_22_in),
        .I1(ap_start),
        .I2(Q[0]),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter4),
        .O(p_22_in));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    int_ap_ready_i_1
       (.I0(p_0_in[7]),
        .I1(ap_ready),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A8CCCCC)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[15]),
        .I5(int_ap_start5_out),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(s_axi_control_WSTRB[0]),
        .I4(p_0_in[7]),
        .O(int_auto_restart_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(p_20_in),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram__parameterized0 int_ct
       (.Q(Q),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[11] (ct_address01),
        .\ap_CS_fsm_reg[13] (ct_address0124_out),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ar_hs(ar_hs),
        .int_pt_address1(int_pt_address1),
        .mem_reg_0_3_7_7_i_1_0(mem_reg_0_3_7_7_i_1),
        .mem_reg_0_3_7_7_i_1_1(mem_reg_0_3_7_7_i_1_0),
        .mem_reg_0_3_7_7_i_1_2(mem_reg_0_3_7_7_i_1_1),
        .mem_reg_0_3_7_7_i_1_3(mem_reg_0_3_7_7_i_1_2),
        .mem_reg_0_3_7_7_i_1_4(mem_reg_0_3_7_7_i_1_3),
        .mem_reg_0_3_7_7_i_1_5(mem_reg_0_3_7_7_i_1_4),
        .mem_reg_0_3_7_7_i_1_6(mem_reg_0_3_7_7_i_1_5),
        .mem_reg_0_3_7_7_i_1_7(mem_reg_0_3_7_7_i_1_6),
        .mem_reg_0_3_7_7_i_1_8(mem_reg_0_3_7_7_i_1_7),
        .mem_reg_0_3_7_7_i_1_9(mem_reg_0_3_7_7_i_1_8),
        .mem_reg_0_3_7_7_i_5_0(mem_reg_0_3_7_7_i_5),
        .mem_reg_0_3_7_7_i_5_1(mem_reg_0_3_7_7_i_5_0),
        .mem_reg_0_3_7_7_i_5_2(mem_reg_0_3_7_7_i_5_1),
        .mem_reg_0_3_7_7_i_5_3(mem_reg_0_3_7_7_i_5_2),
        .mem_reg_0_3_7_7_i_5_4(mem_reg_0_3_7_7_i_5_3),
        .mem_reg_0_3_7_7_i_5_5(mem_reg_0_3_7_7_i_5_4),
        .\q1_reg[31]_0 ({int_ct_n_5,int_ct_n_6,int_ct_n_7,int_ct_n_8,int_ct_n_9,int_ct_n_10,int_ct_n_11,int_ct_n_12,int_ct_n_13,int_ct_n_14,int_ct_n_15,int_ct_n_16,int_ct_n_17,int_ct_n_18,int_ct_n_19,int_ct_n_20,int_ct_n_21,int_ct_n_22,int_ct_n_23,int_ct_n_24,int_ct_n_25,int_ct_n_26,int_ct_n_27,int_ct_n_28,int_ct_n_29,int_ct_n_30,int_ct_n_31,int_ct_n_32,int_ct_n_33,int_ct_n_34,int_ct_n_35,int_ct_n_36}),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    int_ct_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_control_ARVALID),
        .O(int_ct_read0));
  FDRE int_ct_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ct_read0),
        .Q(int_ct_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_ier[1]_i_2 
       (.I0(p_20_in),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    int_interrupt_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_2
       (.I0(data3[1]),
        .I1(data3[0]),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(ap_done),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_isr[0]_i_2 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\int_isr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[1]_i_1 
       (.I0(ap_ready),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \int_isr[1]_i_2 
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram int_pt
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[0] (pt_ce0),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (int_pt_n_90),
        .\ap_CS_fsm_reg[3] (int_pt_n_91),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_start(ap_start),
        .ar_hs(ar_hs),
        .clefia_s1_address116_out(clefia_s1_address116_out),
        .clefia_s1_address21(clefia_s1_address21),
        .clefia_s1_address215_out(clefia_s1_address215_out),
        .clefia_s1_address31(clefia_s1_address31),
        .int_pt_address1(int_pt_address1),
        .int_pt_read(int_pt_read),
        .or_ln134_2_fu_2967_p3(or_ln134_2_fu_2967_p3),
        .or_ln134_4_fu_2973_p3(or_ln134_4_fu_2973_p3),
        .or_ln134_6_fu_3178_p3(or_ln134_6_fu_3178_p3),
        .\or_ln134_9_reg_27552_reg[7] (\or_ln134_9_reg_27552_reg[7] ),
        .p_47_in(p_47_in),
        .pt_ce05(pt_ce05),
        .pt_ce07(pt_ce07),
        .\q0_reg[31]_0 (\q0_reg[31] ),
        .\q0_reg[31]_1 (q0),
        .\q0_reg[31]_2 (ap_enable_reg_pp0_iter0),
        .\q0_reg[31]_3 (pt_ce01536_out),
        .\q0_reg[31]_4 (pt_ce014),
        .\q0_reg[31]_5 ({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .q1_reg(q1_reg),
        .\q1_reg[0]_0 (int_pt_write_reg_n_0),
        .\q1_reg[10]_0 (int_pt_n_104),
        .\q1_reg[11]_0 (int_pt_n_105),
        .\q1_reg[12]_0 (int_pt_n_106),
        .\q1_reg[13]_0 (int_pt_n_107),
        .\q1_reg[14]_0 (int_pt_n_108),
        .\q1_reg[15]_0 (int_pt_n_109),
        .\q1_reg[16]_0 (int_pt_n_110),
        .\q1_reg[17]_0 (int_pt_n_111),
        .\q1_reg[18]_0 (int_pt_n_112),
        .\q1_reg[19]_0 (int_pt_n_113),
        .\q1_reg[20]_0 (int_pt_n_114),
        .\q1_reg[21]_0 (int_pt_n_115),
        .\q1_reg[22]_0 (int_pt_n_116),
        .\q1_reg[23]_0 (int_pt_n_117),
        .\q1_reg[24]_0 (int_pt_n_118),
        .\q1_reg[25]_0 (int_pt_n_119),
        .\q1_reg[26]_0 (int_pt_n_120),
        .\q1_reg[27]_0 (int_pt_n_121),
        .\q1_reg[28]_0 (int_pt_n_122),
        .\q1_reg[29]_0 (int_pt_n_123),
        .\q1_reg[30]_0 (int_pt_n_124),
        .\q1_reg[31]_0 (int_pt_n_125),
        .\q1_reg[4]_0 (int_pt_n_100),
        .\q1_reg[5]_0 (int_pt_n_101),
        .\q1_reg[6]_0 (int_pt_n_102),
        .\q1_reg[8]_0 (int_pt_n_103),
        .\q1_reg[9]_0 ({p_0_in__0[9],p_0_in__0[7],p_0_in__0[3:0]}),
        .q1_reg_0(q1_reg_0),
        .q1_reg_1(q1_reg_1),
        .q1_reg_10(q1_reg_8),
        .q1_reg_11(q1_reg_i_227_n_0),
        .q1_reg_12(q1_reg_9),
        .q1_reg_13(q1_reg_10),
        .q1_reg_14(q1_reg_11),
        .q1_reg_15(q1_reg_12),
        .q1_reg_16(q1_reg_i_217_n_0),
        .q1_reg_17(q1_reg_13),
        .q1_reg_18(q1_reg_14),
        .q1_reg_19(q1_reg_15),
        .q1_reg_2(q1_reg_2),
        .q1_reg_20(q1_reg_16),
        .q1_reg_21(q1_reg_i_207_n_0),
        .q1_reg_22(q1_reg_17),
        .q1_reg_23(q1_reg_18),
        .q1_reg_24(q1_reg_19),
        .q1_reg_25(q1_reg_20),
        .q1_reg_26(q1_reg_i_197_n_0),
        .q1_reg_27(q1_reg_21),
        .q1_reg_28(q1_reg_22),
        .q1_reg_29(q1_reg_23),
        .q1_reg_3(q1_reg_3),
        .q1_reg_30(q1_reg_i_187_n_0),
        .q1_reg_31(q1_reg_24),
        .q1_reg_32(q1_reg_25),
        .q1_reg_33(q1_reg_26),
        .q1_reg_34(q1_reg_i_177_n_0),
        .q1_reg_35(q1_reg_27),
        .q1_reg_36(q1_reg_28),
        .q1_reg_37(q1_reg_29),
        .q1_reg_38(q1_reg_30),
        .q1_reg_39(q1_reg_i_166_n_0),
        .q1_reg_4(q1_reg_4),
        .q1_reg_5(q1_reg_i_237_n_0),
        .q1_reg_6(q1_reg_i_167_n_0),
        .q1_reg_7(q1_reg_5),
        .q1_reg_8(q1_reg_6),
        .q1_reg_9(q1_reg_7),
        .q1_reg_i_62_0(q1_reg_i_62),
        .q1_reg_i_62_1(q1_reg_i_62_0),
        .q2_reg(q2_reg_i_79_n_0),
        .q2_reg_0(q2_reg),
        .q2_reg_1(q2_reg_0),
        .q2_reg_10(q2_reg_i_145_n_0),
        .q2_reg_11(q2_reg_i_146_n_0),
        .q2_reg_12(q2_reg_i_64_n_0),
        .q2_reg_13(q2_reg_4),
        .q2_reg_14(q2_reg_i_61_n_0),
        .q2_reg_15(q2_reg_i_58_n_0),
        .q2_reg_16(q2_reg_5),
        .q2_reg_2(q2_reg_i_76_n_0),
        .q2_reg_3(q2_reg_i_73_n_0),
        .q2_reg_4(q2_reg_1),
        .q2_reg_5(q2_reg_i_70_n_0),
        .q2_reg_6(q2_reg_2),
        .q2_reg_7(q2_reg_i_67_n_0),
        .q2_reg_8(q2_reg_3),
        .q2_reg_9(pt_ce04),
        .q2_reg_i_57_0(q2_reg_i_57),
        .q2_reg_i_57_1(q2_reg_i_57_0),
        .q3_reg(q3_reg),
        .q3_reg_0(q3_reg_0),
        .q3_reg_1(q3_reg_1),
        .q3_reg_10(q3_reg_10),
        .q3_reg_11(q3_reg_11),
        .q3_reg_12(q3_reg_12),
        .q3_reg_13(q3_reg_13),
        .q3_reg_14(pt_ce015),
        .q3_reg_15(q3_reg_i_58_n_0),
        .q3_reg_16(q3_reg_i_166_n_0),
        .q3_reg_17(q3_reg_14),
        .q3_reg_18(q3_reg_15),
        .q3_reg_19(q3_reg_16),
        .q3_reg_2(q3_reg_2),
        .q3_reg_20(pt_q0[7]),
        .q3_reg_21(q3_reg_i_162_n_0),
        .q3_reg_22(q3_reg_i_170_n_0),
        .q3_reg_23(q3_reg_i_174_n_0),
        .q3_reg_24(q3_reg_i_178_n_0),
        .q3_reg_25(q3_reg_i_182_n_0),
        .q3_reg_26(q3_reg_i_186_n_0),
        .q3_reg_27(q3_reg_i_56_n_0),
        .q3_reg_28(q3_reg_24),
        .q3_reg_3(q3_reg_3),
        .q3_reg_4(q3_reg_4),
        .q3_reg_5(q3_reg_5),
        .q3_reg_6(q3_reg_6),
        .q3_reg_7(q3_reg_7),
        .q3_reg_8(q3_reg_8),
        .q3_reg_9(q3_reg_9),
        .\rdata_reg[0] (\rdata[0]_i_2_n_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_0 ),
        .\rdata_reg[1]_0 (\rdata[9]_i_3_n_0 ),
        .\rdata_reg[2] (\rdata[2]_i_2_n_0 ),
        .\rdata_reg[31] ({int_ct_n_5,int_ct_n_6,int_ct_n_7,int_ct_n_8,int_ct_n_9,int_ct_n_10,int_ct_n_11,int_ct_n_12,int_ct_n_13,int_ct_n_14,int_ct_n_15,int_ct_n_16,int_ct_n_17,int_ct_n_18,int_ct_n_19,int_ct_n_20,int_ct_n_21,int_ct_n_22,int_ct_n_23,int_ct_n_24,int_ct_n_25,int_ct_n_26,int_ct_n_27,int_ct_n_28,int_ct_n_29,int_ct_n_30,int_ct_n_31,int_ct_n_32,int_ct_n_33,int_ct_n_34,int_ct_n_35,int_ct_n_36}),
        .\rdata_reg[3] (\rdata[3]_i_2_n_0 ),
        .\rdata_reg[7] (\rdata[7]_i_2_n_0 ),
        .\rdata_reg[9] (\rdata[9]_i_2_n_0 ),
        .\reg_2100_reg[7] (\reg_2100_reg[7] ),
        .\reg_2110_reg[7] (\reg_2110_reg[7] ),
        .\reg_2116_reg[7] (\reg_2116_reg[7] ),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[3:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\tmp_5_reg_27293_reg[0] (\tmp_5_reg_27293_reg[0] ),
        .\trunc_ln134_10_reg_27374_reg[6] (\trunc_ln134_10_reg_27374_reg[6] ),
        .\trunc_ln134_17_reg_27349_reg[6] (\trunc_ln134_17_reg_27349_reg[6] ),
        .wstate(wstate),
        .x_assign_1_reg_27308(x_assign_1_reg_27308),
        .x_assign_s_reg_27251(x_assign_s_reg_27251),
        .\xor_ln124_11_reg_27462_reg[3] (\xor_ln124_11_reg_27462_reg[3] ),
        .\xor_ln124_11_reg_27462_reg[3]_0 (\xor_ln124_11_reg_27462_reg[3]_0 ),
        .\xor_ln124_11_reg_27462_reg[7] (\xor_ln124_11_reg_27462_reg[7] ),
        .\xor_ln124_11_reg_27462_reg[7]_0 (\xor_ln124_11_reg_27462_reg[7]_0 ),
        .\xor_ln124_11_reg_27462_reg[7]_1 (\xor_ln124_11_reg_27462_reg[7]_1 ),
        .\xor_ln124_14_reg_27488_reg[4] (\xor_ln124_14_reg_27488_reg[4] ),
        .\xor_ln124_14_reg_27488_reg[7] (\xor_ln124_14_reg_27488_reg[7] ),
        .\xor_ln124_15_reg_27520_reg[7] (\xor_ln124_15_reg_27520_reg[7] ),
        .\xor_ln124_15_reg_27520_reg[7]_0 (\xor_ln124_15_reg_27520_reg[7]_0 ),
        .\xor_ln124_15_reg_27520_reg[7]_1 (\xor_ln124_15_reg_27520_reg[7]_1 ),
        .\xor_ln124_172_reg_29142_reg[7] (\xor_ln124_172_reg_29142_reg[7] ),
        .\xor_ln124_20_reg_27562_reg[7] (\xor_ln124_20_reg_27562_reg[7] ),
        .\xor_ln124_20_reg_27562_reg[7]_0 (\xor_ln124_20_reg_27562_reg[7]_0 ),
        .\xor_ln124_20_reg_27562_reg[7]_1 (\xor_ln124_20_reg_27562_reg[7]_1 ),
        .\xor_ln124_20_reg_27562_reg[7]_2 (\xor_ln124_20_reg_27562_reg[7]_2 ),
        .xor_ln124_212_fu_17728_p2(xor_ln124_212_fu_17728_p2),
        .\xor_ln124_21_reg_27604_reg[7] (\xor_ln124_21_reg_27604_reg[7] ),
        .\xor_ln124_21_reg_27604_reg[7]_0 (\xor_ln124_21_reg_27604_reg[7]_0 ),
        .\xor_ln124_21_reg_27604_reg[7]_1 (\xor_ln124_21_reg_27604_reg[7]_1 ),
        .\xor_ln124_22_reg_27644_reg[7] (\xor_ln124_22_reg_27644_reg[7] ),
        .\xor_ln124_22_reg_27644_reg[7]_0 (\xor_ln124_22_reg_27644_reg[7]_0 ),
        .\xor_ln124_22_reg_27644_reg[7]_1 (\xor_ln124_22_reg_27644_reg[7]_1 ),
        .\xor_ln124_22_reg_27644_reg[7]_2 (\xor_ln124_22_reg_27644_reg[7]_2 ),
        .\xor_ln124_23_reg_27691_reg[7] (\xor_ln124_23_reg_27691_reg[7] ),
        .\xor_ln124_23_reg_27691_reg[7]_0 (\xor_ln124_23_reg_27691_reg[7]_0 ),
        .xor_ln124_38_fu_5430_p2(xor_ln124_38_fu_5430_p2),
        .\xor_ln124_5_reg_27435_reg[0] (pt_q0[0]),
        .\xor_ln124_5_reg_27435_reg[1] (pt_q0[1]),
        .\xor_ln124_5_reg_27435_reg[2] (pt_q0[2]),
        .\xor_ln124_5_reg_27435_reg[3] (pt_q0[3]),
        .\xor_ln124_5_reg_27435_reg[4] (pt_q0[4]),
        .\xor_ln124_5_reg_27435_reg[5] (pt_q0[5]),
        .\xor_ln124_5_reg_27435_reg[6] (pt_q0[6]),
        .\xor_ln124_5_reg_27435_reg[7] (\xor_ln124_5_reg_27435_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_pt_read_i_1
       (.I0(s_axi_control_ARADDR[4]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(s_axi_control_ARADDR[5]),
        .O(int_pt_read0));
  FDRE int_pt_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_read0),
        .Q(int_pt_read),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \int_pt_shift0[0]_i_1 
       (.I0(Q[15]),
        .I1(\int_pt_shift0[0]_i_2_n_0 ),
        .I2(Q[14]),
        .I3(pt_ce0),
        .I4(\int_pt_shift0_reg_n_0_[0] ),
        .O(\int_pt_shift0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F4F5)) 
    \int_pt_shift0[0]_i_2 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[12]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(\int_pt_shift0[0]_i_3_n_0 ),
        .O(\int_pt_shift0[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010003000300)) 
    \int_pt_shift0[0]_i_3 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(\int_pt_shift0[0]_i_4_n_0 ),
        .I3(\int_pt_shift0[0]_i_5_n_0 ),
        .I4(Q[4]),
        .I5(\int_pt_shift0[0]_i_6_n_0 ),
        .O(\int_pt_shift0[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \int_pt_shift0[0]_i_4 
       (.I0(Q[10]),
        .I1(Q[12]),
        .O(\int_pt_shift0[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \int_pt_shift0[0]_i_5 
       (.I0(Q[7]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\int_pt_shift0[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \int_pt_shift0[0]_i_6 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .O(\int_pt_shift0[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA80000)) 
    \int_pt_shift0[1]_i_1 
       (.I0(\int_pt_shift0[1]_i_2_n_0 ),
        .I1(\int_pt_shift0[1]_i_3_n_0 ),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(pt_ce0),
        .I5(\int_pt_shift0_reg_n_0_[1] ),
        .O(\int_pt_shift0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \int_pt_shift0[1]_i_2 
       (.I0(\int_pt_shift0[1]_i_4_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\int_pt_shift0[1]_i_5_n_0 ),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\int_pt_shift0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0300000003000100)) 
    \int_pt_shift0[1]_i_3 
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(\int_pt_shift0[1]_i_6_n_0 ),
        .I4(\int_pt_shift0[1]_i_4_n_0 ),
        .I5(Q[8]),
        .O(\int_pt_shift0[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \int_pt_shift0[1]_i_4 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\int_pt_shift0[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \int_pt_shift0[1]_i_5 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\int_pt_shift0[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEF)) 
    \int_pt_shift0[1]_i_6 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\int_pt_shift0[1]_i_6_n_0 ));
  FDRE \int_pt_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0[0]_i_1_n_0 ),
        .Q(\int_pt_shift0_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_pt_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0[1]_i_1_n_0 ),
        .Q(\int_pt_shift0_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    int_pt_write_i_1
       (.I0(s_axi_control_AWADDR[5]),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[4]),
        .I3(p_20_in),
        .I4(int_pt_write_reg_n_0),
        .O(int_pt_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000EF0000000000)) 
    int_pt_write_i_2
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_20_in));
  FDRE int_pt_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_write_i_1_n_0),
        .Q(int_pt_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(\int_isr[0]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT5 #(
    .INIT(32'h0F880088)) 
    int_task_ap_done_i_2
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[9]),
        .I2(p_0_in[2]),
        .I3(auto_restart_status_reg_n_0),
        .I4(ap_idle),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \pt_load_10_reg_27359[7]_i_1 
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(pt_ce015));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \pt_load_11_reg_27395[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[8]),
        .O(pt_ce01536_out));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \pt_load_1_reg_27205[7]_i_1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \pt_load_2_reg_27236[7]_i_1 
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(pt_ce04));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_27267[0]_i_1 
       (.I0(q0[24]),
        .I1(q0[8]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[16]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[0]),
        .O(pt_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_27267[1]_i_1 
       (.I0(q0[25]),
        .I1(q0[9]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[17]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[1]),
        .O(pt_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_27267[2]_i_1 
       (.I0(q0[26]),
        .I1(q0[10]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[18]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[2]),
        .O(pt_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_27267[3]_i_1 
       (.I0(q0[27]),
        .I1(q0[11]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[19]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[3]),
        .O(pt_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_27267[4]_i_1 
       (.I0(q0[28]),
        .I1(q0[12]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[20]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[4]),
        .O(pt_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_27267[5]_i_1 
       (.I0(q0[29]),
        .I1(q0[13]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[21]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[5]),
        .O(pt_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_27267[6]_i_1 
       (.I0(q0[30]),
        .I1(q0[14]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[22]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[6]),
        .O(pt_q0[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \pt_load_3_reg_27267[7]_i_1 
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pt_load_3_reg_27267[7]_i_2 
       (.I0(q0[31]),
        .I1(q0[15]),
        .I2(\int_pt_shift0_reg_n_0_[0] ),
        .I3(q0[23]),
        .I4(\int_pt_shift0_reg_n_0_[1] ),
        .I5(q0[7]),
        .O(pt_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \pt_load_8_reg_27298[7]_i_1 
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \pt_load_9_reg_27329[7]_i_1 
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(pt_ce014));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \q0[31]_i_4 
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(pt_ce07));
  LUT6 #(
    .INIT(64'h0F00040404040404)) 
    q1_reg_i_166
       (.I0(q1_reg_i_62_1[7]),
        .I1(ap_ready),
        .I2(clefia_s1_address21),
        .I3(q1_reg_i_62_2[7]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(q1_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8C8B888)) 
    q1_reg_i_167
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .I2(Q[15]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_start),
        .I5(clefia_s1_address21),
        .O(q1_reg_i_167_n_0));
  LUT6 #(
    .INIT(64'h0F00080808080808)) 
    q1_reg_i_177
       (.I0(ap_ready),
        .I1(q1_reg_i_62_1[6]),
        .I2(clefia_s1_address21),
        .I3(q1_reg_i_62_2[6]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(q1_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'h000404040F040404)) 
    q1_reg_i_187
       (.I0(q1_reg_i_62_1[5]),
        .I1(ap_ready),
        .I2(clefia_s1_address21),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1_reg_i_62_2[5]),
        .O(q1_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h000404040F040404)) 
    q1_reg_i_197
       (.I0(q1_reg_i_62_1[4]),
        .I1(ap_ready),
        .I2(clefia_s1_address21),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1_reg_i_62_2[4]),
        .O(q1_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    q1_reg_i_2
       (.I0(clefia_s1_address31),
        .I1(ap_ready),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(q1_reg_31),
        .I5(q1_reg_i_27_n_0),
        .O(clefia_s1_ce4));
  LUT6 #(
    .INIT(64'h0F00040404040404)) 
    q1_reg_i_207
       (.I0(q1_reg_i_62_1[3]),
        .I1(ap_ready),
        .I2(clefia_s1_address21),
        .I3(q1_reg_i_62_2[3]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(q1_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'h0F00080808080808)) 
    q1_reg_i_217
       (.I0(ap_ready),
        .I1(q1_reg_i_62_1[2]),
        .I2(clefia_s1_address21),
        .I3(q1_reg_i_62_2[2]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(q1_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'h000808080F080808)) 
    q1_reg_i_227
       (.I0(ap_ready),
        .I1(q1_reg_i_62_1[1]),
        .I2(clefia_s1_address21),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1_reg_i_62_2[1]),
        .O(q1_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'h0F00080808080808)) 
    q1_reg_i_237
       (.I0(ap_ready),
        .I1(q1_reg_i_62_1[0]),
        .I2(clefia_s1_address21),
        .I3(q1_reg_i_62_2[0]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(q1_reg_i_237_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q1_reg_i_27
       (.I0(clefia_s1_address214_out),
        .I1(clefia_s1_address117_out),
        .I2(clefia_s1_address11),
        .I3(pt_ce08),
        .I4(pt_ce013),
        .I5(\ap_CS_fsm_reg[5]_0 ),
        .O(q1_reg_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    q1_reg_i_96
       (.I0(Q[14]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(pt_ce08));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    q1_reg_i_97
       (.I0(Q[13]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(pt_ce013));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    q2_reg_i_145
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(Q[12]),
        .O(q2_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    q2_reg_i_146
       (.I0(clefia_s1_address11),
        .I1(Q[15]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(ap_start),
        .I5(clefia_s1_address213_out),
        .O(q2_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q2_reg_i_2
       (.I0(pt_ce07),
        .I1(int_pt_n_91),
        .I2(q2_reg_i_21_n_0),
        .I3(clefia_s1_address213_out),
        .I4(clefia_s1_address116_out),
        .I5(q2_reg_i_23_n_0),
        .O(clefia_s0_ce5));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    q2_reg_i_21
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[15]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(Q[2]),
        .O(q2_reg_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    q2_reg_i_219
       (.I0(Q[12]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(pt_ce05));
  LUT6 #(
    .INIT(64'hFFFFC0C0FFEAC0C0)) 
    q2_reg_i_23
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[7]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q[8]),
        .O(q2_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_58
       (.I0(p_43_in[2]),
        .I1(q2_reg_6[7]),
        .I2(p_45_in[4]),
        .I3(clefia_s1_address213_out),
        .I4(ap_ready),
        .I5(clefia_s1_address11),
        .O(q2_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q2_reg_i_61
       (.I0(q2_reg_14),
        .I1(q2_reg_6[6]),
        .I2(p_45_in[3]),
        .I3(clefia_s1_address213_out),
        .I4(ap_ready),
        .I5(clefia_s1_address11),
        .O(q2_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q2_reg_i_64
       (.I0(p_43_in[1]),
        .I1(q2_reg_6[5]),
        .I2(q2_reg_13),
        .I3(clefia_s1_address213_out),
        .I4(ap_ready),
        .I5(clefia_s1_address11),
        .O(q2_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_67
       (.I0(q2_reg_12),
        .I1(q2_reg_6[4]),
        .I2(p_45_in[2]),
        .I3(clefia_s1_address213_out),
        .I4(ap_ready),
        .I5(clefia_s1_address11),
        .O(q2_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_70
       (.I0(q2_reg_10),
        .I1(q2_reg_6[3]),
        .I2(q2_reg_11),
        .I3(clefia_s1_address213_out),
        .I4(ap_ready),
        .I5(clefia_s1_address11),
        .O(q2_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_73
       (.I0(q2_reg_8),
        .I1(q2_reg_6[2]),
        .I2(q2_reg_9),
        .I3(clefia_s1_address213_out),
        .I4(ap_ready),
        .I5(clefia_s1_address11),
        .O(q2_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_76
       (.I0(q2_reg_7),
        .I1(q2_reg_6[1]),
        .I2(p_45_in[1]),
        .I3(clefia_s1_address213_out),
        .I4(ap_ready),
        .I5(clefia_s1_address11),
        .O(q2_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_79
       (.I0(p_43_in[0]),
        .I1(q2_reg_6[0]),
        .I2(p_45_in[0]),
        .I3(clefia_s1_address213_out),
        .I4(ap_ready),
        .I5(clefia_s1_address11),
        .O(q2_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q3_reg_i_1
       (.I0(q3_reg_20),
        .I1(clefia_s1_address21),
        .I2(q3_reg_21),
        .I3(clefia_s1_address213_out),
        .I4(clefia_s1_address0114_out),
        .I5(ap_ready),
        .O(clefia_s0_ce3));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q3_reg_i_162
       (.I0(q3_reg_i_60__0),
        .I1(q3_reg_17[6]),
        .I2(q3_reg_18[6]),
        .I3(clefia_s1_address21),
        .I4(pt_ce09),
        .I5(ap_ready),
        .O(q3_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q3_reg_i_166
       (.I0(xor_ln124_36_fu_5404_p2[1]),
        .I1(q3_reg_17[5]),
        .I2(q3_reg_18[5]),
        .I3(clefia_s1_address21),
        .I4(pt_ce09),
        .I5(ap_ready),
        .O(q3_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_170
       (.I0(q3_reg_i_68__0),
        .I1(q3_reg_17[4]),
        .I2(q3_reg_18[4]),
        .I3(clefia_s1_address21),
        .I4(pt_ce09),
        .I5(ap_ready),
        .O(q3_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_174
       (.I0(q3_reg_i_72__0),
        .I1(q3_reg_17[3]),
        .I2(q3_reg_18[3]),
        .I3(clefia_s1_address21),
        .I4(pt_ce09),
        .I5(ap_ready),
        .O(q3_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q3_reg_i_178
       (.I0(q3_reg_i_76__0),
        .I1(q3_reg_17[2]),
        .I2(q3_reg_18[2]),
        .I3(clefia_s1_address21),
        .I4(pt_ce09),
        .I5(ap_ready),
        .O(q3_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAA33AA00)) 
    q3_reg_i_182
       (.I0(xor_ln124_36_fu_5404_p2[0]),
        .I1(q3_reg_17[1]),
        .I2(q3_reg_18[1]),
        .I3(clefia_s1_address21),
        .I4(pt_ce09),
        .I5(ap_ready),
        .O(q3_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    q3_reg_i_186
       (.I0(q3_reg_i_84__0),
        .I1(q3_reg_17[0]),
        .I2(q3_reg_18[0]),
        .I3(clefia_s1_address21),
        .I4(pt_ce09),
        .I5(ap_ready),
        .O(q3_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q3_reg_i_2
       (.I0(q1_reg_31),
        .I1(reg_21101),
        .I2(ce211),
        .I3(clefia_s1_address31),
        .I4(ap_ready),
        .I5(q3_reg_22),
        .O(clefia_s0_ce4));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    q3_reg_i_20
       (.I0(Q[11]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(pt_ce09));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q3_reg_i_2__0
       (.I0(clefia_s1_address214_out),
        .I1(ap_ready),
        .I2(int_pt_n_90),
        .I3(clefia_s1_address215_out),
        .I4(pt_ce09),
        .I5(q3_reg_23),
        .O(clefia_s1_ce5));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q3_reg_i_56
       (.I0(q3_reg_19),
        .I1(q3_reg_17[7]),
        .I2(q3_reg_18[7]),
        .I3(clefia_s1_address21),
        .I4(pt_ce09),
        .I5(ap_ready),
        .O(q3_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFC0CA808)) 
    q3_reg_i_58
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(Q[11]),
        .I5(clefia_s1_address21),
        .O(q3_reg_i_58_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_3_n_0 ),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(data3[0]),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_3_n_0 ),
        .I1(int_task_ap_done),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(data3[1]),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[2]_i_2 
       (.I0(p_0_in[2]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[31]_i_1 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(int_ct_read),
        .I4(int_pt_read),
        .O(\rdata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_2 
       (.I0(p_0_in[7]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[9]_i_2 
       (.I0(interrupt),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_104),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_105),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_106),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_107),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_108),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_109),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_110),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_111),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_112),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_113),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_114),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_115),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_116),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_117),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_118),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_119),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_120),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_121),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_122),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_123),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_124),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_125),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_100),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_101),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_102),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_pt_n_103),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_0_in__0[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF0AAF0EEC0AAC0)) 
    \reg_2100[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(ap_start),
        .I5(Q[9]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFCFC)) 
    \reg_2104[7]_i_1 
       (.I0(Q[14]),
        .I1(int_pt_n_91),
        .I2(reg_210431_out),
        .I3(Q[10]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_ready),
        .O(\ap_CS_fsm_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF88F888)) 
    \reg_2110[7]_i_1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[11]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[4]),
        .I5(reg_2110122_out),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \reg_2116[7]_i_1 
       (.I0(reg_2116119_out),
        .I1(reg_2116117_out),
        .I2(Q[5]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(reg_21161),
        .I5(reg_2116118_out),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \reg_2123[7]_i_1 
       (.I0(reg_2123116_out),
        .I1(reg_21231),
        .I2(pt_ce014),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(reg_2123115_out),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \reg_2130[7]_i_1 
       (.I0(reg_21101),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[4]),
        .I3(reg_2110122_out),
        .I4(pt_ce015),
        .I5(reg_21301),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_2138[7]_i_1 
       (.I0(reg_21105),
        .I1(reg_2123115_out),
        .I2(reg_2138112_out),
        .I3(reg_21381),
        .I4(pt_ce01536_out),
        .I5(clefia_s1_address31),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \reg_2146[7]_i_1 
       (.I0(\reg_2146[7]_i_3_n_0 ),
        .I1(reg_21301),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[4]),
        .I4(reg_21101),
        .I5(reg_21461),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT6 #(
    .INIT(64'hFFFFEEEEFFFEEEEE)) 
    \reg_2146[7]_i_3 
       (.I0(reg_2146111_out),
        .I1(pt_ce013),
        .I2(Q[12]),
        .I3(Q[10]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[8]),
        .O(\reg_2146[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_control_RREADY),
        .I3(int_pt_read),
        .I4(int_ct_read),
        .I5(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  LUT4 #(
    .INIT(16'h0004)) 
    s_axi_control_RVALID_INST_0
       (.I0(int_pt_read),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(int_ct_read),
        .O(s_axi_control_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h44444404)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .I4(rstate[0]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h10)) 
    \waddr[5]_i_1 
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .I2(s_axi_control_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h00EE002E)) 
    \wstate[0]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(wstate[0]),
        .I2(s_axi_control_WVALID),
        .I3(wstate[1]),
        .I4(ar_hs),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h00200F20)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_BREADY),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram
   (ADDRBWRADDR,
    \xor_ln124_172_reg_29142_reg[7] ,
    \q0_reg[31]_0 ,
    D,
    \or_ln134_9_reg_27552_reg[7] ,
    \trunc_ln134_17_reg_27349_reg[6] ,
    \trunc_ln134_10_reg_27374_reg[6] ,
    \reg_2116_reg[7] ,
    \reg_2110_reg[7] ,
    \tmp_5_reg_27293_reg[0] ,
    \reg_2100_reg[7] ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[3] ,
    \q1_reg[9]_0 ,
    int_pt_address1,
    \q1_reg[4]_0 ,
    \q1_reg[5]_0 ,
    \q1_reg[6]_0 ,
    \q1_reg[8]_0 ,
    \q1_reg[10]_0 ,
    \q1_reg[11]_0 ,
    \q1_reg[12]_0 ,
    \q1_reg[13]_0 ,
    \q1_reg[14]_0 ,
    \q1_reg[15]_0 ,
    \q1_reg[16]_0 ,
    \q1_reg[17]_0 ,
    \q1_reg[18]_0 ,
    \q1_reg[19]_0 ,
    \q1_reg[20]_0 ,
    \q1_reg[21]_0 ,
    \q1_reg[22]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[24]_0 ,
    \q1_reg[25]_0 ,
    \q1_reg[26]_0 ,
    \q1_reg[27]_0 ,
    \q1_reg[28]_0 ,
    \q1_reg[29]_0 ,
    \q1_reg[30]_0 ,
    \q1_reg[31]_0 ,
    \q0_reg[31]_1 ,
    q1_reg,
    q1_reg_0,
    q1_reg_1,
    q1_reg_2,
    q1_reg_3,
    q1_reg_4,
    xor_ln124_38_fu_5430_p2,
    clefia_s1_address21,
    q1_reg_5,
    q1_reg_6,
    Q,
    q1_reg_i_62_0,
    \xor_ln124_5_reg_27435_reg[0] ,
    \q0_reg[31]_2 ,
    q1_reg_i_62_1,
    q2_reg,
    clefia_s1_address116_out,
    clefia_s1_address31,
    q2_reg_0,
    q2_reg_1,
    q3_reg,
    q3_reg_0,
    q3_reg_1,
    clefia_s1_address215_out,
    xor_ln124_212_fu_17728_p2,
    \xor_ln124_23_reg_27691_reg[7] ,
    \xor_ln124_23_reg_27691_reg[7]_0 ,
    \xor_ln124_5_reg_27435_reg[7] ,
    \xor_ln124_22_reg_27644_reg[7] ,
    \xor_ln124_22_reg_27644_reg[7]_0 ,
    \xor_ln124_22_reg_27644_reg[7]_1 ,
    \xor_ln124_22_reg_27644_reg[7]_2 ,
    \xor_ln124_21_reg_27604_reg[7] ,
    \xor_ln124_21_reg_27604_reg[7]_0 ,
    \xor_ln124_21_reg_27604_reg[7]_1 ,
    \xor_ln124_20_reg_27562_reg[7] ,
    \xor_ln124_20_reg_27562_reg[7]_0 ,
    \xor_ln124_20_reg_27562_reg[7]_1 ,
    \xor_ln124_20_reg_27562_reg[7]_2 ,
    \xor_ln124_15_reg_27520_reg[7] ,
    or_ln134_2_fu_2967_p3,
    or_ln134_6_fu_3178_p3,
    \xor_ln124_15_reg_27520_reg[7]_0 ,
    \xor_ln124_15_reg_27520_reg[7]_1 ,
    \xor_ln124_14_reg_27488_reg[7] ,
    x_assign_s_reg_27251,
    or_ln134_4_fu_2973_p3,
    \xor_ln124_11_reg_27462_reg[7] ,
    \xor_ln124_11_reg_27462_reg[7]_0 ,
    \xor_ln124_11_reg_27462_reg[7]_1 ,
    x_assign_1_reg_27308,
    q2_reg_i_57_0,
    q2_reg_i_57_1,
    pt_ce05,
    \q0_reg[31]_3 ,
    pt_ce07,
    q2_reg_2,
    p_47_in,
    \xor_ln124_5_reg_27435_reg[1] ,
    q3_reg_2,
    q3_reg_3,
    \xor_ln124_11_reg_27462_reg[3] ,
    \xor_ln124_11_reg_27462_reg[3]_0 ,
    q1_reg_7,
    q1_reg_8,
    q1_reg_9,
    q1_reg_10,
    q1_reg_11,
    q1_reg_12,
    q1_reg_13,
    q1_reg_14,
    q1_reg_15,
    q1_reg_16,
    \xor_ln124_5_reg_27435_reg[2] ,
    q2_reg_3,
    q2_reg_4,
    q3_reg_4,
    q3_reg_5,
    q3_reg_6,
    \xor_ln124_14_reg_27488_reg[4] ,
    q2_reg_5,
    q2_reg_6,
    \xor_ln124_5_reg_27435_reg[3] ,
    q3_reg_7,
    q3_reg_8,
    q3_reg_9,
    q1_reg_17,
    q1_reg_18,
    q1_reg_19,
    q1_reg_20,
    q1_reg_21,
    q2_reg_7,
    q2_reg_8,
    \q0_reg[31]_4 ,
    \xor_ln124_5_reg_27435_reg[4] ,
    q2_reg_9,
    q2_reg_10,
    q2_reg_11,
    q3_reg_10,
    q3_reg_11,
    q1_reg_22,
    q1_reg_23,
    q1_reg_24,
    q1_reg_25,
    q1_reg_26,
    q2_reg_12,
    q2_reg_13,
    \xor_ln124_5_reg_27435_reg[5] ,
    q1_reg_27,
    q1_reg_28,
    q1_reg_29,
    q1_reg_30,
    q3_reg_12,
    q3_reg_13,
    q3_reg_14,
    E,
    q3_reg_15,
    q3_reg_16,
    q2_reg_14,
    \xor_ln124_5_reg_27435_reg[6] ,
    q3_reg_17,
    q3_reg_18,
    q3_reg_19,
    q1_reg_31,
    q1_reg_32,
    q1_reg_33,
    q1_reg_34,
    q1_reg_35,
    q1_reg_36,
    q1_reg_37,
    q1_reg_38,
    q1_reg_39,
    q3_reg_20,
    q2_reg_15,
    q2_reg_16,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    q3_reg_21,
    q3_reg_22,
    q3_reg_23,
    q3_reg_24,
    q3_reg_25,
    q3_reg_26,
    q3_reg_27,
    q3_reg_28,
    \rdata_reg[0] ,
    ar_hs,
    int_pt_read,
    \rdata_reg[31] ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    \rdata_reg[9] ,
    s_axi_control_ARADDR,
    rstate,
    s_axi_control_ARVALID,
    \q0_reg[31]_5 ,
    s_axi_control_WSTRB,
    wstate,
    s_axi_control_WVALID,
    \q1_reg[0]_0 ,
    s_axi_control_WDATA,
    ap_clk);
  output [7:0]ADDRBWRADDR;
  output [7:0]\xor_ln124_172_reg_29142_reg[7] ;
  output [7:0]\q0_reg[31]_0 ;
  output [7:0]D;
  output [7:0]\or_ln134_9_reg_27552_reg[7] ;
  output [7:0]\trunc_ln134_17_reg_27349_reg[6] ;
  output [7:0]\trunc_ln134_10_reg_27374_reg[6] ;
  output [7:0]\reg_2116_reg[7] ;
  output [7:0]\reg_2110_reg[7] ;
  output [7:0]\tmp_5_reg_27293_reg[0] ;
  output [7:0]\reg_2100_reg[7] ;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[3] ;
  output [5:0]\q1_reg[9]_0 ;
  output [1:0]int_pt_address1;
  output \q1_reg[4]_0 ;
  output \q1_reg[5]_0 ;
  output \q1_reg[6]_0 ;
  output \q1_reg[8]_0 ;
  output \q1_reg[10]_0 ;
  output \q1_reg[11]_0 ;
  output \q1_reg[12]_0 ;
  output \q1_reg[13]_0 ;
  output \q1_reg[14]_0 ;
  output \q1_reg[15]_0 ;
  output \q1_reg[16]_0 ;
  output \q1_reg[17]_0 ;
  output \q1_reg[18]_0 ;
  output \q1_reg[19]_0 ;
  output \q1_reg[20]_0 ;
  output \q1_reg[21]_0 ;
  output \q1_reg[22]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[24]_0 ;
  output \q1_reg[25]_0 ;
  output \q1_reg[26]_0 ;
  output \q1_reg[27]_0 ;
  output \q1_reg[28]_0 ;
  output \q1_reg[29]_0 ;
  output \q1_reg[30]_0 ;
  output \q1_reg[31]_0 ;
  output [31:0]\q0_reg[31]_1 ;
  input q1_reg;
  input q1_reg_0;
  input q1_reg_1;
  input q1_reg_2;
  input q1_reg_3;
  input q1_reg_4;
  input [2:0]xor_ln124_38_fu_5430_p2;
  input clefia_s1_address21;
  input q1_reg_5;
  input q1_reg_6;
  input [15:0]Q;
  input [7:0]q1_reg_i_62_0;
  input \xor_ln124_5_reg_27435_reg[0] ;
  input \q0_reg[31]_2 ;
  input [7:0]q1_reg_i_62_1;
  input q2_reg;
  input clefia_s1_address116_out;
  input clefia_s1_address31;
  input [7:0]q2_reg_0;
  input q2_reg_1;
  input q3_reg;
  input q3_reg_0;
  input q3_reg_1;
  input clefia_s1_address215_out;
  input [3:0]xor_ln124_212_fu_17728_p2;
  input [7:0]\xor_ln124_23_reg_27691_reg[7] ;
  input [7:0]\xor_ln124_23_reg_27691_reg[7]_0 ;
  input [7:0]\xor_ln124_5_reg_27435_reg[7] ;
  input [7:0]\xor_ln124_22_reg_27644_reg[7] ;
  input [7:0]\xor_ln124_22_reg_27644_reg[7]_0 ;
  input [7:0]\xor_ln124_22_reg_27644_reg[7]_1 ;
  input [7:0]\xor_ln124_22_reg_27644_reg[7]_2 ;
  input [7:0]\xor_ln124_21_reg_27604_reg[7] ;
  input [7:0]\xor_ln124_21_reg_27604_reg[7]_0 ;
  input [7:0]\xor_ln124_21_reg_27604_reg[7]_1 ;
  input [7:0]\xor_ln124_20_reg_27562_reg[7] ;
  input [7:0]\xor_ln124_20_reg_27562_reg[7]_0 ;
  input [7:0]\xor_ln124_20_reg_27562_reg[7]_1 ;
  input [7:0]\xor_ln124_20_reg_27562_reg[7]_2 ;
  input [7:0]\xor_ln124_15_reg_27520_reg[7] ;
  input [7:0]or_ln134_2_fu_2967_p3;
  input [7:0]or_ln134_6_fu_3178_p3;
  input [7:0]\xor_ln124_15_reg_27520_reg[7]_0 ;
  input [7:0]\xor_ln124_15_reg_27520_reg[7]_1 ;
  input [7:0]\xor_ln124_14_reg_27488_reg[7] ;
  input [7:0]x_assign_s_reg_27251;
  input [6:0]or_ln134_4_fu_2973_p3;
  input [7:0]\xor_ln124_11_reg_27462_reg[7] ;
  input [7:0]\xor_ln124_11_reg_27462_reg[7]_0 ;
  input [7:0]\xor_ln124_11_reg_27462_reg[7]_1 ;
  input [3:0]x_assign_1_reg_27308;
  input [7:0]q2_reg_i_57_0;
  input [7:0]q2_reg_i_57_1;
  input pt_ce05;
  input \q0_reg[31]_3 ;
  input pt_ce07;
  input q2_reg_2;
  input [1:0]p_47_in;
  input \xor_ln124_5_reg_27435_reg[1] ;
  input q3_reg_2;
  input q3_reg_3;
  input [2:0]\xor_ln124_11_reg_27462_reg[3] ;
  input [2:0]\xor_ln124_11_reg_27462_reg[3]_0 ;
  input q1_reg_7;
  input q1_reg_8;
  input q1_reg_9;
  input q1_reg_10;
  input q1_reg_11;
  input q1_reg_12;
  input q1_reg_13;
  input q1_reg_14;
  input q1_reg_15;
  input q1_reg_16;
  input \xor_ln124_5_reg_27435_reg[2] ;
  input q2_reg_3;
  input q2_reg_4;
  input q3_reg_4;
  input q3_reg_5;
  input q3_reg_6;
  input [2:0]\xor_ln124_14_reg_27488_reg[4] ;
  input q2_reg_5;
  input q2_reg_6;
  input \xor_ln124_5_reg_27435_reg[3] ;
  input q3_reg_7;
  input q3_reg_8;
  input q3_reg_9;
  input q1_reg_17;
  input q1_reg_18;
  input q1_reg_19;
  input q1_reg_20;
  input q1_reg_21;
  input q2_reg_7;
  input q2_reg_8;
  input \q0_reg[31]_4 ;
  input \xor_ln124_5_reg_27435_reg[4] ;
  input q2_reg_9;
  input q2_reg_10;
  input q2_reg_11;
  input q3_reg_10;
  input q3_reg_11;
  input q1_reg_22;
  input q1_reg_23;
  input q1_reg_24;
  input q1_reg_25;
  input q1_reg_26;
  input q2_reg_12;
  input q2_reg_13;
  input \xor_ln124_5_reg_27435_reg[5] ;
  input q1_reg_27;
  input q1_reg_28;
  input q1_reg_29;
  input q1_reg_30;
  input q3_reg_12;
  input q3_reg_13;
  input q3_reg_14;
  input [0:0]E;
  input q3_reg_15;
  input q3_reg_16;
  input q2_reg_14;
  input \xor_ln124_5_reg_27435_reg[6] ;
  input q3_reg_17;
  input q3_reg_18;
  input q3_reg_19;
  input q1_reg_31;
  input q1_reg_32;
  input q1_reg_33;
  input q1_reg_34;
  input q1_reg_35;
  input q1_reg_36;
  input q1_reg_37;
  input q1_reg_38;
  input q1_reg_39;
  input q3_reg_20;
  input q2_reg_15;
  input q2_reg_16;
  input ap_start;
  input ap_enable_reg_pp0_iter0_reg;
  input q3_reg_21;
  input q3_reg_22;
  input q3_reg_23;
  input q3_reg_24;
  input q3_reg_25;
  input q3_reg_26;
  input q3_reg_27;
  input q3_reg_28;
  input \rdata_reg[0] ;
  input ar_hs;
  input int_pt_read;
  input [31:0]\rdata_reg[31] ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[7] ;
  input \rdata_reg[9] ;
  input [1:0]s_axi_control_ARADDR;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input [1:0]\q0_reg[31]_5 ;
  input [3:0]s_axi_control_WSTRB;
  input [1:0]wstate;
  input s_axi_control_WVALID;
  input \q1_reg[0]_0 ;
  input [31:0]s_axi_control_WDATA;
  input ap_clk;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_start;
  wire ar_hs;
  wire clefia_s1_address116_out;
  wire clefia_s1_address21;
  wire clefia_s1_address215_out;
  wire clefia_s1_address31;
  wire [1:0]int_pt_address1;
  wire [3:3]int_pt_be1;
  wire int_pt_ce1;
  wire int_pt_read;
  wire mem_reg_0_3_0_0_i_2_n_0;
  wire mem_reg_0_3_0_0_i_3__0_n_0;
  wire mem_reg_0_3_0_0_i_4__0_n_0;
  wire mem_reg_0_3_0_0_i_5__0_n_0;
  wire [7:0]or_ln134_2_fu_2967_p3;
  wire [6:0]or_ln134_4_fu_2973_p3;
  wire [7:0]or_ln134_6_fu_3178_p3;
  wire [7:0]\or_ln134_9_reg_27552_reg[7] ;
  wire [24:0]p_0_in0_out__0;
  wire [31:24]p_1_in;
  wire [1:0]p_47_in;
  wire pt_ce05;
  wire pt_ce07;
  wire [31:0]q00;
  wire \q0[31]_i_2_n_0 ;
  wire \q0[31]_i_3_n_0 ;
  wire [7:0]\q0_reg[31]_0 ;
  wire [31:0]\q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire \q0_reg[31]_4 ;
  wire [1:0]\q0_reg[31]_5 ;
  wire [31:0]q1;
  wire [31:0]q10__0;
  wire q1_reg;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[10]_0 ;
  wire \q1_reg[11]_0 ;
  wire \q1_reg[12]_0 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[14]_0 ;
  wire \q1_reg[15]_0 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[18]_0 ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[24]_0 ;
  wire \q1_reg[25]_0 ;
  wire \q1_reg[26]_0 ;
  wire \q1_reg[27]_0 ;
  wire \q1_reg[28]_0 ;
  wire \q1_reg[29]_0 ;
  wire \q1_reg[30]_0 ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[5]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[8]_0 ;
  wire [5:0]\q1_reg[9]_0 ;
  wire q1_reg_0;
  wire q1_reg_1;
  wire q1_reg_10;
  wire q1_reg_11;
  wire q1_reg_12;
  wire q1_reg_13;
  wire q1_reg_14;
  wire q1_reg_15;
  wire q1_reg_16;
  wire q1_reg_17;
  wire q1_reg_18;
  wire q1_reg_19;
  wire q1_reg_2;
  wire q1_reg_20;
  wire q1_reg_21;
  wire q1_reg_22;
  wire q1_reg_23;
  wire q1_reg_24;
  wire q1_reg_25;
  wire q1_reg_26;
  wire q1_reg_27;
  wire q1_reg_28;
  wire q1_reg_29;
  wire q1_reg_3;
  wire q1_reg_30;
  wire q1_reg_31;
  wire q1_reg_32;
  wire q1_reg_33;
  wire q1_reg_34;
  wire q1_reg_35;
  wire q1_reg_36;
  wire q1_reg_37;
  wire q1_reg_38;
  wire q1_reg_39;
  wire q1_reg_4;
  wire q1_reg_5;
  wire q1_reg_6;
  wire q1_reg_7;
  wire q1_reg_8;
  wire q1_reg_9;
  wire q1_reg_i_164_n_0;
  wire q1_reg_i_175_n_0;
  wire q1_reg_i_185_n_0;
  wire q1_reg_i_195_n_0;
  wire q1_reg_i_205_n_0;
  wire q1_reg_i_215_n_0;
  wire q1_reg_i_225_n_0;
  wire q1_reg_i_235_n_0;
  wire [7:0]q1_reg_i_62_0;
  wire [7:0]q1_reg_i_62_1;
  wire q1_reg_i_62_n_0;
  wire q1_reg_i_67_n_0;
  wire q1_reg_i_71_n_0;
  wire q1_reg_i_75_n_0;
  wire q1_reg_i_79_n_0;
  wire q1_reg_i_83_n_0;
  wire q1_reg_i_87_n_0;
  wire q1_reg_i_91_n_0;
  wire q2_reg;
  wire [7:0]q2_reg_0;
  wire q2_reg_1;
  wire q2_reg_10;
  wire q2_reg_11;
  wire q2_reg_12;
  wire q2_reg_13;
  wire q2_reg_14;
  wire q2_reg_15;
  wire q2_reg_16;
  wire q2_reg_2;
  wire q2_reg_3;
  wire q2_reg_4;
  wire q2_reg_5;
  wire q2_reg_6;
  wire q2_reg_7;
  wire q2_reg_8;
  wire q2_reg_9;
  wire q2_reg_i_147_n_0;
  wire q2_reg_i_150_n_0;
  wire q2_reg_i_153_n_0;
  wire q2_reg_i_156_n_0;
  wire q2_reg_i_159_n_0;
  wire q2_reg_i_162_n_0;
  wire q2_reg_i_165_n_0;
  wire q2_reg_i_168_n_0;
  wire [7:0]q2_reg_i_57_0;
  wire [7:0]q2_reg_i_57_1;
  wire q2_reg_i_57_n_0;
  wire q2_reg_i_60_n_0;
  wire q2_reg_i_63_n_0;
  wire q2_reg_i_66_n_0;
  wire q2_reg_i_69_n_0;
  wire q2_reg_i_72_n_0;
  wire q2_reg_i_75_n_0;
  wire q2_reg_i_78_n_0;
  wire q3_reg;
  wire q3_reg_0;
  wire q3_reg_1;
  wire q3_reg_10;
  wire q3_reg_11;
  wire q3_reg_12;
  wire q3_reg_13;
  wire q3_reg_14;
  wire q3_reg_15;
  wire q3_reg_16;
  wire q3_reg_17;
  wire q3_reg_18;
  wire q3_reg_19;
  wire q3_reg_2;
  wire q3_reg_20;
  wire q3_reg_21;
  wire q3_reg_22;
  wire q3_reg_23;
  wire q3_reg_24;
  wire q3_reg_25;
  wire q3_reg_26;
  wire q3_reg_27;
  wire q3_reg_28;
  wire q3_reg_3;
  wire q3_reg_4;
  wire q3_reg_5;
  wire q3_reg_6;
  wire q3_reg_7;
  wire q3_reg_8;
  wire q3_reg_9;
  wire q3_reg_i_60__0_n_0;
  wire q3_reg_i_64_n_0;
  wire q3_reg_i_68__0_n_0;
  wire q3_reg_i_72__0_n_0;
  wire q3_reg_i_76__0_n_0;
  wire q3_reg_i_80__0_n_0;
  wire q3_reg_i_84__0_n_0;
  wire \rdata_reg[0] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[2] ;
  wire [31:0]\rdata_reg[31] ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[9] ;
  wire [7:0]\reg_2100_reg[7] ;
  wire [7:0]\reg_2110_reg[7] ;
  wire [7:0]\reg_2116_reg[7] ;
  wire [1:0]rstate;
  wire [1:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]\tmp_5_reg_27293_reg[0] ;
  wire [7:0]\trunc_ln134_10_reg_27374_reg[6] ;
  wire [7:0]\trunc_ln134_17_reg_27349_reg[6] ;
  wire [1:0]wstate;
  wire [3:0]x_assign_1_reg_27308;
  wire [7:0]x_assign_s_reg_27251;
  wire [2:0]\xor_ln124_11_reg_27462_reg[3] ;
  wire [2:0]\xor_ln124_11_reg_27462_reg[3]_0 ;
  wire [7:0]\xor_ln124_11_reg_27462_reg[7] ;
  wire [7:0]\xor_ln124_11_reg_27462_reg[7]_0 ;
  wire [7:0]\xor_ln124_11_reg_27462_reg[7]_1 ;
  wire [2:0]\xor_ln124_14_reg_27488_reg[4] ;
  wire [7:0]\xor_ln124_14_reg_27488_reg[7] ;
  wire [7:0]\xor_ln124_15_reg_27520_reg[7] ;
  wire [7:0]\xor_ln124_15_reg_27520_reg[7]_0 ;
  wire [7:0]\xor_ln124_15_reg_27520_reg[7]_1 ;
  wire [7:0]\xor_ln124_172_reg_29142_reg[7] ;
  wire [7:0]\xor_ln124_20_reg_27562_reg[7] ;
  wire [7:0]\xor_ln124_20_reg_27562_reg[7]_0 ;
  wire [7:0]\xor_ln124_20_reg_27562_reg[7]_1 ;
  wire [7:0]\xor_ln124_20_reg_27562_reg[7]_2 ;
  wire [3:0]xor_ln124_212_fu_17728_p2;
  wire [7:0]\xor_ln124_21_reg_27604_reg[7] ;
  wire [7:0]\xor_ln124_21_reg_27604_reg[7]_0 ;
  wire [7:0]\xor_ln124_21_reg_27604_reg[7]_1 ;
  wire [7:0]\xor_ln124_22_reg_27644_reg[7] ;
  wire [7:0]\xor_ln124_22_reg_27644_reg[7]_0 ;
  wire [7:0]\xor_ln124_22_reg_27644_reg[7]_1 ;
  wire [7:0]\xor_ln124_22_reg_27644_reg[7]_2 ;
  wire [7:0]\xor_ln124_23_reg_27691_reg[7] ;
  wire [7:0]\xor_ln124_23_reg_27691_reg[7]_0 ;
  wire [2:0]xor_ln124_38_fu_5430_p2;
  wire \xor_ln124_5_reg_27435_reg[0] ;
  wire \xor_ln124_5_reg_27435_reg[1] ;
  wire \xor_ln124_5_reg_27435_reg[2] ;
  wire \xor_ln124_5_reg_27435_reg[3] ;
  wire \xor_ln124_5_reg_27435_reg[4] ;
  wire \xor_ln124_5_reg_27435_reg[5] ;
  wire \xor_ln124_5_reg_27435_reg[6] ;
  wire [7:0]\xor_ln124_5_reg_27435_reg[7] ;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00[0]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_0_0_i_1
       (.I0(s_axi_control_WSTRB[0]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_0_3_0_0_i_2
       (.I0(mem_reg_0_3_0_0_i_4__0_n_0),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[11]),
        .I4(Q[10]),
        .O(mem_reg_0_3_0_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFFA8)) 
    mem_reg_0_3_0_0_i_3__0
       (.I0(mem_reg_0_3_0_0_i_5__0_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(mem_reg_0_3_0_0_i_4__0_n_0),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(mem_reg_0_3_0_0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_0_3_0_0_i_4__0
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(mem_reg_0_3_0_0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    mem_reg_0_3_0_0_i_5
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\q0_reg[31]_5 [0]),
        .O(int_pt_address1[0]));
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_0_3_0_0_i_5__0
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(mem_reg_0_3_0_0_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    mem_reg_0_3_0_0_i_6
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(\q0_reg[31]_5 [1]),
        .O(int_pt_address1[1]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00[10]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00[11]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00[12]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00[13]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00[14]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00[15]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00[16]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_16_16_i_1
       (.I0(s_axi_control_WSTRB[2]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00[17]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00[18]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00[19]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00[1]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00[20]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00[21]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00[22]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00[23]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00[24]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_24_24_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_24_24_i_2
       (.I0(s_axi_control_WSTRB[3]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[24]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_0_3_24_24_i_3
       (.I0(\q1_reg[0]_0 ),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_pt_be1));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00[25]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_25_25_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00[26]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_26_26_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00[27]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_27_27_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00[28]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_28_28_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00[29]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_29_29_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00[2]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00[30]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_30_30_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00[31]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_31_31_i_1
       (.I0(int_pt_be1),
        .I1(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00[3]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00[4]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00[5]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00[6]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00[7]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00[8]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    mem_reg_0_3_8_8_i_1
       (.I0(s_axi_control_WSTRB[1]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_WVALID),
        .I4(\q1_reg[0]_0 ),
        .I5(ar_hs),
        .O(p_0_in0_out__0[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00[9]),
        .DPRA0(mem_reg_0_3_0_0_i_2_n_0),
        .DPRA1(mem_reg_0_3_0_0_i_3__0_n_0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10__0[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out__0[8]));
  LUT4 #(
    .INIT(16'hA808)) 
    \pt_load_reg_27190[7]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q0[31]_i_1 
       (.I0(\q0[31]_i_2_n_0 ),
        .I1(\q0[31]_i_3_n_0 ),
        .I2(\q0_reg[31]_4 ),
        .I3(pt_ce07),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\q0_reg[31]_3 ),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFCFCFFFEFCFC)) 
    \q0[31]_i_2 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(Q[14]),
        .I4(\q0_reg[31]_2 ),
        .I5(Q[5]),
        .O(\q0[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \q0[31]_i_3 
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(Q[11]),
        .I3(\q0_reg[31]_2 ),
        .I4(Q[9]),
        .O(\q0[31]_i_3_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[0]),
        .Q(\q0_reg[31]_1 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[10]),
        .Q(\q0_reg[31]_1 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[11]),
        .Q(\q0_reg[31]_1 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[12]),
        .Q(\q0_reg[31]_1 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[13]),
        .Q(\q0_reg[31]_1 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[14]),
        .Q(\q0_reg[31]_1 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[15]),
        .Q(\q0_reg[31]_1 [15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[16]),
        .Q(\q0_reg[31]_1 [16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[17]),
        .Q(\q0_reg[31]_1 [17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[18]),
        .Q(\q0_reg[31]_1 [18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[19]),
        .Q(\q0_reg[31]_1 [19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[1]),
        .Q(\q0_reg[31]_1 [1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[20]),
        .Q(\q0_reg[31]_1 [20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[21]),
        .Q(\q0_reg[31]_1 [21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[22]),
        .Q(\q0_reg[31]_1 [22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[23]),
        .Q(\q0_reg[31]_1 [23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[24]),
        .Q(\q0_reg[31]_1 [24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[25]),
        .Q(\q0_reg[31]_1 [25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[26]),
        .Q(\q0_reg[31]_1 [26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[27]),
        .Q(\q0_reg[31]_1 [27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[28]),
        .Q(\q0_reg[31]_1 [28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[29]),
        .Q(\q0_reg[31]_1 [29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[2]),
        .Q(\q0_reg[31]_1 [2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[30]),
        .Q(\q0_reg[31]_1 [30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[31]),
        .Q(\q0_reg[31]_1 [31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[3]),
        .Q(\q0_reg[31]_1 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[4]),
        .Q(\q0_reg[31]_1 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[5]),
        .Q(\q0_reg[31]_1 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[6]),
        .Q(\q0_reg[31]_1 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[7]),
        .Q(\q0_reg[31]_1 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[8]),
        .Q(\q0_reg[31]_1 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0] ),
        .D(q00[9]),
        .Q(\q0_reg[31]_1 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF020202)) 
    \q1[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(\q1_reg[0]_0 ),
        .I4(s_axi_control_WVALID),
        .O(int_pt_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10__0[9]),
        .Q(q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFEFEFE0EFE0E0E)) 
    q1_reg_i_11
       (.I0(q1_reg_i_62_n_0),
        .I1(q1_reg_35),
        .I2(q1_reg_0),
        .I3(q1_reg_1),
        .I4(q1_reg_36),
        .I5(q1_reg_37),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hFEFEFEFE0EFE0E0E)) 
    q1_reg_i_12
       (.I0(q1_reg_i_67_n_0),
        .I1(q1_reg_31),
        .I2(q1_reg_0),
        .I3(q1_reg_1),
        .I4(q1_reg_32),
        .I5(q1_reg_33),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'hFEFEFEFE0EFE0E0E)) 
    q1_reg_i_13
       (.I0(q1_reg_i_71_n_0),
        .I1(q1_reg_27),
        .I2(q1_reg_0),
        .I3(q1_reg_1),
        .I4(q1_reg_28),
        .I5(q1_reg_29),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'hFEFEFEFE0EFE0E0E)) 
    q1_reg_i_14
       (.I0(q1_reg_i_75_n_0),
        .I1(q1_reg_22),
        .I2(q1_reg_0),
        .I3(q1_reg_1),
        .I4(q1_reg_23),
        .I5(q1_reg_24),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'hFEFEFEFE0EFE0E0E)) 
    q1_reg_i_15
       (.I0(q1_reg_i_79_n_0),
        .I1(q1_reg_17),
        .I2(q1_reg_0),
        .I3(q1_reg_1),
        .I4(q1_reg_18),
        .I5(q1_reg_19),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hFEFEFEFE0EFE0E0E)) 
    q1_reg_i_16
       (.I0(q1_reg_i_83_n_0),
        .I1(q1_reg_12),
        .I2(q1_reg_0),
        .I3(q1_reg_1),
        .I4(q1_reg_13),
        .I5(q1_reg_14),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'h00FFD8D8F0F0F0F0)) 
    q1_reg_i_164
       (.I0(Q[13]),
        .I1(q1_reg_i_62_0[7]),
        .I2(q3_reg_20),
        .I3(q1_reg_i_62_1[7]),
        .I4(Q[14]),
        .I5(\q0_reg[31]_2 ),
        .O(q1_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFE0EFE0E0E)) 
    q1_reg_i_17
       (.I0(q1_reg_i_87_n_0),
        .I1(q1_reg_7),
        .I2(q1_reg_0),
        .I3(q1_reg_1),
        .I4(q1_reg_8),
        .I5(q1_reg_9),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'h00FF47470F0F0F0F)) 
    q1_reg_i_175
       (.I0(q1_reg_i_62_0[6]),
        .I1(Q[13]),
        .I2(\xor_ln124_5_reg_27435_reg[6] ),
        .I3(q1_reg_i_62_1[6]),
        .I4(Q[14]),
        .I5(\q0_reg[31]_2 ),
        .O(q1_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFE0EFE0E0E)) 
    q1_reg_i_18
       (.I0(q1_reg_i_91_n_0),
        .I1(q1_reg),
        .I2(q1_reg_0),
        .I3(q1_reg_1),
        .I4(q1_reg_2),
        .I5(q1_reg_3),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hFF470F0F00470F0F)) 
    q1_reg_i_185
       (.I0(q1_reg_i_62_0[5]),
        .I1(Q[13]),
        .I2(\xor_ln124_5_reg_27435_reg[5] ),
        .I3(Q[14]),
        .I4(\q0_reg[31]_2 ),
        .I5(q1_reg_i_62_1[5]),
        .O(q1_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'hFF470F0F00470F0F)) 
    q1_reg_i_195
       (.I0(q1_reg_i_62_0[4]),
        .I1(Q[13]),
        .I2(\xor_ln124_5_reg_27435_reg[4] ),
        .I3(Q[14]),
        .I4(\q0_reg[31]_2 ),
        .I5(q1_reg_i_62_1[4]),
        .O(q1_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'h00FF47470F0F0F0F)) 
    q1_reg_i_205
       (.I0(q1_reg_i_62_0[3]),
        .I1(Q[13]),
        .I2(\xor_ln124_5_reg_27435_reg[3] ),
        .I3(q1_reg_i_62_1[3]),
        .I4(Q[14]),
        .I5(\q0_reg[31]_2 ),
        .O(q1_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'hFF74F0F00074F0F0)) 
    q1_reg_i_215
       (.I0(q1_reg_i_62_0[2]),
        .I1(Q[13]),
        .I2(\xor_ln124_5_reg_27435_reg[2] ),
        .I3(Q[14]),
        .I4(\q0_reg[31]_2 ),
        .I5(q1_reg_i_62_1[2]),
        .O(q1_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'hFF8D0F0F008D0F0F)) 
    q1_reg_i_225
       (.I0(Q[13]),
        .I1(q1_reg_i_62_0[1]),
        .I2(\xor_ln124_5_reg_27435_reg[1] ),
        .I3(Q[14]),
        .I4(\q0_reg[31]_2 ),
        .I5(q1_reg_i_62_1[1]),
        .O(q1_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    q1_reg_i_235
       (.I0(Q[13]),
        .I1(q1_reg_i_62_0[0]),
        .I2(\xor_ln124_5_reg_27435_reg[0] ),
        .I3(Q[14]),
        .I4(\q0_reg[31]_2 ),
        .I5(q1_reg_i_62_1[0]),
        .O(q1_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'h3333003022222222)) 
    q1_reg_i_62
       (.I0(q1_reg_i_164_n_0),
        .I1(q1_reg_4),
        .I2(clefia_s1_address21),
        .I3(q1_reg_38),
        .I4(q1_reg_39),
        .I5(q1_reg_6),
        .O(q1_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    q1_reg_i_67
       (.I0(q1_reg_i_175_n_0),
        .I1(q1_reg_4),
        .I2(xor_ln124_38_fu_5430_p2[2]),
        .I3(clefia_s1_address21),
        .I4(q1_reg_34),
        .I5(q1_reg_6),
        .O(q1_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    q1_reg_i_71
       (.I0(q1_reg_i_185_n_0),
        .I1(q1_reg_4),
        .I2(xor_ln124_38_fu_5430_p2[1]),
        .I3(clefia_s1_address21),
        .I4(q1_reg_30),
        .I5(q1_reg_6),
        .O(q1_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'h3333003022222222)) 
    q1_reg_i_75
       (.I0(q1_reg_i_195_n_0),
        .I1(q1_reg_4),
        .I2(clefia_s1_address21),
        .I3(q1_reg_25),
        .I4(q1_reg_26),
        .I5(q1_reg_6),
        .O(q1_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h3333003022222222)) 
    q1_reg_i_79
       (.I0(q1_reg_i_205_n_0),
        .I1(q1_reg_4),
        .I2(clefia_s1_address21),
        .I3(q1_reg_20),
        .I4(q1_reg_21),
        .I5(q1_reg_6),
        .O(q1_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'h3333003022222222)) 
    q1_reg_i_83
       (.I0(q1_reg_i_215_n_0),
        .I1(q1_reg_4),
        .I2(clefia_s1_address21),
        .I3(q1_reg_15),
        .I4(q1_reg_16),
        .I5(q1_reg_6),
        .O(q1_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h3333003022222222)) 
    q1_reg_i_87
       (.I0(q1_reg_i_225_n_0),
        .I1(q1_reg_4),
        .I2(clefia_s1_address21),
        .I3(q1_reg_10),
        .I4(q1_reg_11),
        .I5(q1_reg_6),
        .O(q1_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    q1_reg_i_91
       (.I0(q1_reg_i_235_n_0),
        .I1(q1_reg_4),
        .I2(xor_ln124_38_fu_5430_p2[0]),
        .I3(clefia_s1_address21),
        .I4(q1_reg_5),
        .I5(q1_reg_6),
        .O(q1_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'hFF0E000EFFFE00FE)) 
    q2_reg_i_11
       (.I0(q2_reg_i_57_n_0),
        .I1(q2_reg_15),
        .I2(clefia_s1_address116_out),
        .I3(clefia_s1_address31),
        .I4(q2_reg_0[7]),
        .I5(q2_reg_16),
        .O(\xor_ln124_172_reg_29142_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFE00FEFF0E000E)) 
    q2_reg_i_12
       (.I0(q2_reg_i_60_n_0),
        .I1(q2_reg_14),
        .I2(clefia_s1_address116_out),
        .I3(clefia_s1_address31),
        .I4(q2_reg_0[6]),
        .I5(p_47_in[1]),
        .O(\xor_ln124_172_reg_29142_reg[7] [6]));
  LUT6 #(
    .INIT(64'h000EFF0E00FEFFFE)) 
    q2_reg_i_13
       (.I0(q2_reg_i_63_n_0),
        .I1(q2_reg_12),
        .I2(clefia_s1_address116_out),
        .I3(clefia_s1_address31),
        .I4(q2_reg_0[5]),
        .I5(q2_reg_13),
        .O(\xor_ln124_172_reg_29142_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFF0E000EFFFE00FE)) 
    q2_reg_i_14
       (.I0(q2_reg_i_66_n_0),
        .I1(q2_reg_7),
        .I2(clefia_s1_address116_out),
        .I3(clefia_s1_address31),
        .I4(q2_reg_0[4]),
        .I5(q2_reg_8),
        .O(\xor_ln124_172_reg_29142_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_147
       (.I0(q2_reg_i_57_0[7]),
        .I1(q3_reg_20),
        .I2(q2_reg_i_57_1[7]),
        .I3(pt_ce05),
        .I4(\q0_reg[31]_3 ),
        .I5(pt_ce07),
        .O(q2_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'hFF0E000EFFFE00FE)) 
    q2_reg_i_15
       (.I0(q2_reg_i_69_n_0),
        .I1(q2_reg_5),
        .I2(clefia_s1_address116_out),
        .I3(clefia_s1_address31),
        .I4(q2_reg_0[3]),
        .I5(q2_reg_6),
        .O(\xor_ln124_172_reg_29142_reg[7] [3]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_150
       (.I0(q2_reg_i_57_0[6]),
        .I1(\xor_ln124_5_reg_27435_reg[6] ),
        .I2(q2_reg_i_57_1[6]),
        .I3(pt_ce05),
        .I4(\q0_reg[31]_3 ),
        .I5(pt_ce07),
        .O(q2_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    q2_reg_i_153
       (.I0(q2_reg_i_57_0[5]),
        .I1(\xor_ln124_5_reg_27435_reg[5] ),
        .I2(q2_reg_i_57_1[5]),
        .I3(pt_ce05),
        .I4(\q0_reg[31]_3 ),
        .I5(pt_ce07),
        .O(q2_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    q2_reg_i_156
       (.I0(q2_reg_i_57_0[4]),
        .I1(\xor_ln124_5_reg_27435_reg[4] ),
        .I2(q2_reg_i_57_1[4]),
        .I3(pt_ce05),
        .I4(\q0_reg[31]_3 ),
        .I5(pt_ce07),
        .O(q2_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_159
       (.I0(q2_reg_i_57_0[3]),
        .I1(\xor_ln124_5_reg_27435_reg[3] ),
        .I2(q2_reg_i_57_1[3]),
        .I3(pt_ce05),
        .I4(\q0_reg[31]_3 ),
        .I5(pt_ce07),
        .O(q2_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'h000EFF0E00FEFFFE)) 
    q2_reg_i_16
       (.I0(q2_reg_i_72_n_0),
        .I1(q2_reg_3),
        .I2(clefia_s1_address116_out),
        .I3(clefia_s1_address31),
        .I4(q2_reg_0[2]),
        .I5(q2_reg_4),
        .O(\xor_ln124_172_reg_29142_reg[7] [2]));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    q2_reg_i_162
       (.I0(q2_reg_i_57_0[2]),
        .I1(\xor_ln124_5_reg_27435_reg[2] ),
        .I2(q2_reg_i_57_1[2]),
        .I3(pt_ce05),
        .I4(\q0_reg[31]_3 ),
        .I5(pt_ce07),
        .O(q2_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    q2_reg_i_165
       (.I0(q2_reg_i_57_0[1]),
        .I1(\xor_ln124_5_reg_27435_reg[1] ),
        .I2(q2_reg_i_57_1[1]),
        .I3(pt_ce05),
        .I4(\q0_reg[31]_3 ),
        .I5(pt_ce07),
        .O(q2_reg_i_165_n_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    q2_reg_i_168
       (.I0(q2_reg_i_57_0[0]),
        .I1(\xor_ln124_5_reg_27435_reg[0] ),
        .I2(q2_reg_i_57_1[0]),
        .I3(pt_ce05),
        .I4(\q0_reg[31]_3 ),
        .I5(pt_ce07),
        .O(q2_reg_i_168_n_0));
  LUT6 #(
    .INIT(64'hFFFE00FEFF0E000E)) 
    q2_reg_i_17
       (.I0(q2_reg_i_75_n_0),
        .I1(q2_reg_2),
        .I2(clefia_s1_address116_out),
        .I3(clefia_s1_address31),
        .I4(q2_reg_0[1]),
        .I5(p_47_in[0]),
        .O(\xor_ln124_172_reg_29142_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFF0E000EFFFE00FE)) 
    q2_reg_i_18
       (.I0(q2_reg_i_78_n_0),
        .I1(q2_reg),
        .I2(clefia_s1_address116_out),
        .I3(clefia_s1_address31),
        .I4(q2_reg_0[0]),
        .I5(q2_reg_1),
        .O(\xor_ln124_172_reg_29142_reg[7] [0]));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    q2_reg_i_20
       (.I0(Q[3]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[12]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h0000FFFF0000009A)) 
    q2_reg_i_57
       (.I0(q3_reg_20),
        .I1(\q0_reg[31]_4 ),
        .I2(q2_reg_9),
        .I3(q2_reg_10),
        .I4(q2_reg_11),
        .I5(q2_reg_i_147_n_0),
        .O(q2_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'h00FF0009)) 
    q2_reg_i_60
       (.I0(\xor_ln124_5_reg_27435_reg[6] ),
        .I1(\q0_reg[31]_4 ),
        .I2(q2_reg_10),
        .I3(q2_reg_11),
        .I4(q2_reg_i_150_n_0),
        .O(q2_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF0000009A)) 
    q2_reg_i_63
       (.I0(\xor_ln124_5_reg_27435_reg[5] ),
        .I1(\q0_reg[31]_4 ),
        .I2(q2_reg_9),
        .I3(q2_reg_10),
        .I4(q2_reg_11),
        .I5(q2_reg_i_153_n_0),
        .O(q2_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF00000036)) 
    q2_reg_i_66
       (.I0(\q0_reg[31]_4 ),
        .I1(\xor_ln124_5_reg_27435_reg[4] ),
        .I2(q2_reg_9),
        .I3(q2_reg_10),
        .I4(q2_reg_11),
        .I5(q2_reg_i_156_n_0),
        .O(q2_reg_i_66_n_0));
  LUT4 #(
    .INIT(16'h0F01)) 
    q2_reg_i_69
       (.I0(\xor_ln124_5_reg_27435_reg[3] ),
        .I1(q2_reg_10),
        .I2(q2_reg_11),
        .I3(q2_reg_i_159_n_0),
        .O(q2_reg_i_69_n_0));
  LUT4 #(
    .INIT(16'h0F01)) 
    q2_reg_i_72
       (.I0(\xor_ln124_5_reg_27435_reg[2] ),
        .I1(q2_reg_10),
        .I2(q2_reg_11),
        .I3(q2_reg_i_162_n_0),
        .O(q2_reg_i_72_n_0));
  LUT5 #(
    .INIT(32'h00FF0006)) 
    q2_reg_i_75
       (.I0(\q0_reg[31]_4 ),
        .I1(\xor_ln124_5_reg_27435_reg[1] ),
        .I2(q2_reg_10),
        .I3(q2_reg_11),
        .I4(q2_reg_i_165_n_0),
        .O(q2_reg_i_75_n_0));
  LUT4 #(
    .INIT(16'h0F01)) 
    q2_reg_i_78
       (.I0(\xor_ln124_5_reg_27435_reg[0] ),
        .I1(q2_reg_10),
        .I2(q2_reg_11),
        .I3(q2_reg_i_168_n_0),
        .O(q2_reg_i_78_n_0));
  LUT5 #(
    .INIT(32'hFFFF0C0E)) 
    q3_reg_i_11__0
       (.I0(q3_reg_20),
        .I1(q3_reg_27),
        .I2(q3_reg),
        .I3(q3_reg_15),
        .I4(q3_reg_28),
        .O(\q0_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hAAAAEEEEEEEAEEEA)) 
    q3_reg_i_12
       (.I0(q3_reg_i_60__0_n_0),
        .I1(q3_reg),
        .I2(q3_reg_17),
        .I3(q3_reg_18),
        .I4(q3_reg_19),
        .I5(clefia_s1_address215_out),
        .O(\q0_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hEEEEEEEAAAAAEEEA)) 
    q3_reg_i_13
       (.I0(q3_reg_i_64_n_0),
        .I1(q3_reg),
        .I2(q3_reg_12),
        .I3(q3_reg_13),
        .I4(clefia_s1_address215_out),
        .I5(xor_ln124_212_fu_17728_p2[3]),
        .O(\q0_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hEEEEEEEAAAAAEEEA)) 
    q3_reg_i_14
       (.I0(q3_reg_i_68__0_n_0),
        .I1(q3_reg),
        .I2(q3_reg_10),
        .I3(q3_reg_11),
        .I4(clefia_s1_address215_out),
        .I5(xor_ln124_212_fu_17728_p2[2]),
        .O(\q0_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hAAAAEEEEEEEAEEEA)) 
    q3_reg_i_15
       (.I0(q3_reg_i_72__0_n_0),
        .I1(q3_reg),
        .I2(q3_reg_7),
        .I3(q3_reg_8),
        .I4(q3_reg_9),
        .I5(clefia_s1_address215_out),
        .O(\q0_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hAAAAEEEEEEEAEEEA)) 
    q3_reg_i_16
       (.I0(q3_reg_i_76__0_n_0),
        .I1(q3_reg),
        .I2(q3_reg_4),
        .I3(q3_reg_5),
        .I4(q3_reg_6),
        .I5(clefia_s1_address215_out),
        .O(\q0_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hEEEEEEEAAAAAEEEA)) 
    q3_reg_i_17
       (.I0(q3_reg_i_80__0_n_0),
        .I1(q3_reg),
        .I2(q3_reg_2),
        .I3(q3_reg_3),
        .I4(clefia_s1_address215_out),
        .I5(xor_ln124_212_fu_17728_p2[1]),
        .O(\q0_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hEEEEEEEAAAAAEEEA)) 
    q3_reg_i_18
       (.I0(q3_reg_i_84__0_n_0),
        .I1(q3_reg),
        .I2(q3_reg_0),
        .I3(q3_reg_1),
        .I4(clefia_s1_address215_out),
        .I5(xor_ln124_212_fu_17728_p2[0]),
        .O(\q0_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFFF000F0EEE000E0)) 
    q3_reg_i_19
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(ap_start),
        .I5(Q[7]),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'h00FF0006)) 
    q3_reg_i_60__0
       (.I0(q3_reg_14),
        .I1(\xor_ln124_5_reg_27435_reg[6] ),
        .I2(q3_reg_15),
        .I3(q3_reg),
        .I4(q3_reg_21),
        .O(q3_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF000000A9)) 
    q3_reg_i_64
       (.I0(\xor_ln124_5_reg_27435_reg[5] ),
        .I1(q3_reg_14),
        .I2(E),
        .I3(q3_reg_15),
        .I4(q3_reg),
        .I5(q3_reg_16),
        .O(q3_reg_i_64_n_0));
  LUT4 #(
    .INIT(16'h0F01)) 
    q3_reg_i_68__0
       (.I0(\xor_ln124_5_reg_27435_reg[4] ),
        .I1(q3_reg_15),
        .I2(q3_reg),
        .I3(q3_reg_22),
        .O(q3_reg_i_68__0_n_0));
  LUT4 #(
    .INIT(16'h0F01)) 
    q3_reg_i_72__0
       (.I0(\xor_ln124_5_reg_27435_reg[3] ),
        .I1(q3_reg_15),
        .I2(q3_reg),
        .I3(q3_reg_23),
        .O(q3_reg_i_72__0_n_0));
  LUT5 #(
    .INIT(32'h00FF0006)) 
    q3_reg_i_76__0
       (.I0(q3_reg_14),
        .I1(\xor_ln124_5_reg_27435_reg[2] ),
        .I2(q3_reg_15),
        .I3(q3_reg),
        .I4(q3_reg_24),
        .O(q3_reg_i_76__0_n_0));
  LUT5 #(
    .INIT(32'h00FF0009)) 
    q3_reg_i_80__0
       (.I0(\xor_ln124_5_reg_27435_reg[1] ),
        .I1(q3_reg_14),
        .I2(q3_reg_15),
        .I3(q3_reg),
        .I4(q3_reg_25),
        .O(q3_reg_i_80__0_n_0));
  LUT4 #(
    .INIT(16'h0F01)) 
    q3_reg_i_84__0
       (.I0(\xor_ln124_5_reg_27435_reg[0] ),
        .I1(q3_reg_15),
        .I2(q3_reg),
        .I3(q3_reg_26),
        .O(q3_reg_i_84__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0] ),
        .I1(ar_hs),
        .I2(q1[0]),
        .I3(int_pt_read),
        .I4(\rdata_reg[31] [0]),
        .O(\q1_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(q1[10]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [10]),
        .O(\q1_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(q1[11]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [11]),
        .O(\q1_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(q1[12]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [12]),
        .O(\q1_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(q1[13]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [13]),
        .O(\q1_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(q1[14]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [14]),
        .O(\q1_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(q1[15]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [15]),
        .O(\q1_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(q1[16]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [16]),
        .O(\q1_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(q1[17]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [17]),
        .O(\q1_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(q1[18]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [18]),
        .O(\q1_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(q1[19]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [19]),
        .O(\q1_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[1]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [1]),
        .O(\q1_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(q1[20]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [20]),
        .O(\q1_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(q1[21]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [21]),
        .O(\q1_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(q1[22]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [22]),
        .O(\q1_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(q1[23]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [23]),
        .O(\q1_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(q1[24]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [24]),
        .O(\q1_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(q1[25]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [25]),
        .O(\q1_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(q1[26]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [26]),
        .O(\q1_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(q1[27]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [27]),
        .O(\q1_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(q1[28]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [28]),
        .O(\q1_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(q1[29]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [29]),
        .O(\q1_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[2]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [2]),
        .O(\q1_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(q1[30]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [30]),
        .O(\q1_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(q1[31]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [31]),
        .O(\q1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[3]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [3]),
        .O(\q1_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(q1[4]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [4]),
        .O(\q1_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(q1[5]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [5]),
        .O(\q1_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(q1[6]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [6]),
        .O(\q1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[7]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [7]),
        .O(\q1_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(q1[8]),
        .I1(int_pt_read),
        .I2(\rdata_reg[31] [8]),
        .O(\q1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(ar_hs),
        .I3(q1[9]),
        .I4(int_pt_read),
        .I5(\rdata_reg[31] [9]),
        .O(\q1_reg[9]_0 [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_27462[0]_i_1 
       (.I0(or_ln134_2_fu_2967_p3[1]),
        .I1(or_ln134_6_fu_3178_p3[1]),
        .I2(\xor_ln124_11_reg_27462_reg[7] [0]),
        .I3(\xor_ln124_5_reg_27435_reg[0] ),
        .I4(\xor_ln124_11_reg_27462_reg[7]_0 [0]),
        .I5(\xor_ln124_11_reg_27462_reg[7]_1 [0]),
        .O(\tmp_5_reg_27293_reg[0] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_27462[1]_i_1 
       (.I0(\xor_ln124_11_reg_27462_reg[3] [0]),
        .I1(\xor_ln124_11_reg_27462_reg[3]_0 [0]),
        .I2(\xor_ln124_11_reg_27462_reg[7] [1]),
        .I3(\xor_ln124_5_reg_27435_reg[1] ),
        .I4(\xor_ln124_11_reg_27462_reg[7]_0 [1]),
        .I5(\xor_ln124_11_reg_27462_reg[7]_1 [1]),
        .O(\tmp_5_reg_27293_reg[0] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_27462[2]_i_1 
       (.I0(\xor_ln124_11_reg_27462_reg[3] [1]),
        .I1(\xor_ln124_11_reg_27462_reg[3]_0 [1]),
        .I2(\xor_ln124_11_reg_27462_reg[7] [2]),
        .I3(\xor_ln124_5_reg_27435_reg[2] ),
        .I4(\xor_ln124_11_reg_27462_reg[7]_0 [2]),
        .I5(\xor_ln124_11_reg_27462_reg[7]_1 [2]),
        .O(\tmp_5_reg_27293_reg[0] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_11_reg_27462[3]_i_1 
       (.I0(\xor_ln124_11_reg_27462_reg[3] [2]),
        .I1(\xor_ln124_11_reg_27462_reg[3]_0 [2]),
        .I2(\xor_ln124_11_reg_27462_reg[7] [3]),
        .I3(\xor_ln124_5_reg_27435_reg[3] ),
        .I4(\xor_ln124_11_reg_27462_reg[7]_0 [3]),
        .I5(\xor_ln124_11_reg_27462_reg[7]_1 [3]),
        .O(\tmp_5_reg_27293_reg[0] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_27462[4]_i_1 
       (.I0(or_ln134_2_fu_2967_p3[5]),
        .I1(or_ln134_6_fu_3178_p3[5]),
        .I2(\xor_ln124_11_reg_27462_reg[7] [4]),
        .I3(\xor_ln124_5_reg_27435_reg[4] ),
        .I4(\xor_ln124_11_reg_27462_reg[7]_0 [4]),
        .I5(\xor_ln124_11_reg_27462_reg[7]_1 [4]),
        .O(\tmp_5_reg_27293_reg[0] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_27462[5]_i_1 
       (.I0(or_ln134_2_fu_2967_p3[6]),
        .I1(or_ln134_6_fu_3178_p3[6]),
        .I2(\xor_ln124_11_reg_27462_reg[7] [5]),
        .I3(\xor_ln124_5_reg_27435_reg[5] ),
        .I4(\xor_ln124_11_reg_27462_reg[7]_0 [5]),
        .I5(\xor_ln124_11_reg_27462_reg[7]_1 [5]),
        .O(\tmp_5_reg_27293_reg[0] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_27462[6]_i_1 
       (.I0(or_ln134_2_fu_2967_p3[7]),
        .I1(or_ln134_6_fu_3178_p3[7]),
        .I2(\xor_ln124_11_reg_27462_reg[7] [6]),
        .I3(\xor_ln124_5_reg_27435_reg[6] ),
        .I4(\xor_ln124_11_reg_27462_reg[7]_0 [6]),
        .I5(\xor_ln124_11_reg_27462_reg[7]_1 [6]),
        .O(\tmp_5_reg_27293_reg[0] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_11_reg_27462[7]_i_1 
       (.I0(or_ln134_2_fu_2967_p3[0]),
        .I1(or_ln134_6_fu_3178_p3[0]),
        .I2(\xor_ln124_11_reg_27462_reg[7] [7]),
        .I3(q3_reg_20),
        .I4(\xor_ln124_11_reg_27462_reg[7]_0 [7]),
        .I5(\xor_ln124_11_reg_27462_reg[7]_1 [7]),
        .O(\tmp_5_reg_27293_reg[0] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_14_reg_27488[0]_i_1 
       (.I0(\xor_ln124_14_reg_27488_reg[7] [0]),
        .I1(x_assign_s_reg_27251[7]),
        .I2(\xor_ln124_5_reg_27435_reg[0] ),
        .I3(x_assign_s_reg_27251[0]),
        .I4(or_ln134_6_fu_3178_p3[0]),
        .I5(or_ln134_4_fu_2973_p3[0]),
        .O(\reg_2110_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_27488[1]_i_1 
       (.I0(\xor_ln124_14_reg_27488_reg[7] [1]),
        .I1(x_assign_s_reg_27251[0]),
        .I2(\xor_ln124_5_reg_27435_reg[1] ),
        .I3(x_assign_s_reg_27251[1]),
        .I4(or_ln134_6_fu_3178_p3[1]),
        .I5(x_assign_1_reg_27308[0]),
        .O(\reg_2110_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_14_reg_27488[2]_i_1 
       (.I0(\xor_ln124_14_reg_27488_reg[7] [2]),
        .I1(\xor_ln124_14_reg_27488_reg[4] [0]),
        .I2(\xor_ln124_5_reg_27435_reg[2] ),
        .I3(x_assign_s_reg_27251[2]),
        .I4(or_ln134_6_fu_3178_p3[2]),
        .I5(x_assign_1_reg_27308[1]),
        .O(\reg_2110_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_14_reg_27488[3]_i_1 
       (.I0(\xor_ln124_14_reg_27488_reg[7] [3]),
        .I1(\xor_ln124_14_reg_27488_reg[4] [1]),
        .I2(\xor_ln124_5_reg_27435_reg[3] ),
        .I3(x_assign_s_reg_27251[3]),
        .I4(or_ln134_6_fu_3178_p3[3]),
        .I5(x_assign_1_reg_27308[2]),
        .O(\reg_2110_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_27488[4]_i_1 
       (.I0(\xor_ln124_14_reg_27488_reg[7] [4]),
        .I1(\xor_ln124_14_reg_27488_reg[4] [2]),
        .I2(\xor_ln124_5_reg_27435_reg[4] ),
        .I3(x_assign_s_reg_27251[4]),
        .I4(or_ln134_6_fu_3178_p3[4]),
        .I5(or_ln134_4_fu_2973_p3[4]),
        .O(\reg_2110_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_27488[5]_i_1 
       (.I0(\xor_ln124_14_reg_27488_reg[7] [5]),
        .I1(x_assign_s_reg_27251[4]),
        .I2(\xor_ln124_5_reg_27435_reg[5] ),
        .I3(x_assign_s_reg_27251[5]),
        .I4(or_ln134_6_fu_3178_p3[5]),
        .I5(or_ln134_4_fu_2973_p3[5]),
        .O(\reg_2110_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_27488[6]_i_1 
       (.I0(\xor_ln124_14_reg_27488_reg[7] [6]),
        .I1(x_assign_s_reg_27251[5]),
        .I2(\xor_ln124_5_reg_27435_reg[6] ),
        .I3(x_assign_s_reg_27251[6]),
        .I4(or_ln134_6_fu_3178_p3[6]),
        .I5(or_ln134_4_fu_2973_p3[6]),
        .O(\reg_2110_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_14_reg_27488[7]_i_1 
       (.I0(\xor_ln124_14_reg_27488_reg[7] [7]),
        .I1(x_assign_s_reg_27251[6]),
        .I2(q3_reg_20),
        .I3(x_assign_s_reg_27251[7]),
        .I4(or_ln134_6_fu_3178_p3[7]),
        .I5(x_assign_1_reg_27308[3]),
        .O(\reg_2110_reg[7] [7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_27520[0]_i_1 
       (.I0(\xor_ln124_15_reg_27520_reg[7] [0]),
        .I1(\xor_ln124_5_reg_27435_reg[0] ),
        .I2(or_ln134_2_fu_2967_p3[1]),
        .I3(or_ln134_6_fu_3178_p3[1]),
        .I4(\xor_ln124_15_reg_27520_reg[7]_0 [0]),
        .I5(\xor_ln124_15_reg_27520_reg[7]_1 [0]),
        .O(\reg_2116_reg[7] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_27520[1]_i_1 
       (.I0(\xor_ln124_15_reg_27520_reg[7] [1]),
        .I1(\xor_ln124_5_reg_27435_reg[1] ),
        .I2(\xor_ln124_11_reg_27462_reg[3] [0]),
        .I3(\xor_ln124_11_reg_27462_reg[3]_0 [0]),
        .I4(\xor_ln124_15_reg_27520_reg[7]_0 [1]),
        .I5(\xor_ln124_15_reg_27520_reg[7]_1 [1]),
        .O(\reg_2116_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_15_reg_27520[2]_i_1 
       (.I0(\xor_ln124_15_reg_27520_reg[7] [2]),
        .I1(\xor_ln124_5_reg_27435_reg[2] ),
        .I2(\xor_ln124_11_reg_27462_reg[3] [1]),
        .I3(\xor_ln124_11_reg_27462_reg[3]_0 [1]),
        .I4(\xor_ln124_15_reg_27520_reg[7]_0 [2]),
        .I5(\xor_ln124_15_reg_27520_reg[7]_1 [2]),
        .O(\reg_2116_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_15_reg_27520[3]_i_1 
       (.I0(\xor_ln124_15_reg_27520_reg[7] [3]),
        .I1(\xor_ln124_5_reg_27435_reg[3] ),
        .I2(\xor_ln124_11_reg_27462_reg[3] [2]),
        .I3(\xor_ln124_11_reg_27462_reg[3]_0 [2]),
        .I4(\xor_ln124_15_reg_27520_reg[7]_0 [3]),
        .I5(\xor_ln124_15_reg_27520_reg[7]_1 [3]),
        .O(\reg_2116_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_27520[4]_i_1 
       (.I0(\xor_ln124_15_reg_27520_reg[7] [4]),
        .I1(\xor_ln124_5_reg_27435_reg[4] ),
        .I2(or_ln134_2_fu_2967_p3[5]),
        .I3(or_ln134_6_fu_3178_p3[5]),
        .I4(\xor_ln124_15_reg_27520_reg[7]_0 [4]),
        .I5(\xor_ln124_15_reg_27520_reg[7]_1 [4]),
        .O(\reg_2116_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_27520[5]_i_1 
       (.I0(\xor_ln124_15_reg_27520_reg[7] [5]),
        .I1(\xor_ln124_5_reg_27435_reg[5] ),
        .I2(or_ln134_2_fu_2967_p3[6]),
        .I3(or_ln134_6_fu_3178_p3[6]),
        .I4(\xor_ln124_15_reg_27520_reg[7]_0 [5]),
        .I5(\xor_ln124_15_reg_27520_reg[7]_1 [5]),
        .O(\reg_2116_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_27520[6]_i_1 
       (.I0(\xor_ln124_15_reg_27520_reg[7] [6]),
        .I1(\xor_ln124_5_reg_27435_reg[6] ),
        .I2(or_ln134_2_fu_2967_p3[7]),
        .I3(or_ln134_6_fu_3178_p3[7]),
        .I4(\xor_ln124_15_reg_27520_reg[7]_0 [6]),
        .I5(\xor_ln124_15_reg_27520_reg[7]_1 [6]),
        .O(\reg_2116_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_15_reg_27520[7]_i_1 
       (.I0(\xor_ln124_15_reg_27520_reg[7] [7]),
        .I1(q3_reg_20),
        .I2(or_ln134_2_fu_2967_p3[0]),
        .I3(or_ln134_6_fu_3178_p3[0]),
        .I4(\xor_ln124_15_reg_27520_reg[7]_0 [7]),
        .I5(\xor_ln124_15_reg_27520_reg[7]_1 [7]),
        .O(\reg_2116_reg[7] [7]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_20_reg_27562[0]_i_1 
       (.I0(\xor_ln124_20_reg_27562_reg[7]_0 [0]),
        .I1(\xor_ln124_5_reg_27435_reg[0] ),
        .I2(\xor_ln124_20_reg_27562_reg[7]_1 [0]),
        .I3(\xor_ln124_20_reg_27562_reg[7]_2 [0]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [0]),
        .O(\trunc_ln134_10_reg_27374_reg[6] [0]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_20_reg_27562[1]_i_1 
       (.I0(\xor_ln124_20_reg_27562_reg[7]_0 [1]),
        .I1(\xor_ln124_5_reg_27435_reg[1] ),
        .I2(\xor_ln124_20_reg_27562_reg[7]_1 [1]),
        .I3(\xor_ln124_20_reg_27562_reg[7]_2 [1]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [1]),
        .O(\trunc_ln134_10_reg_27374_reg[6] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_27562[2]_i_1 
       (.I0(\xor_ln124_20_reg_27562_reg[7]_0 [2]),
        .I1(\xor_ln124_5_reg_27435_reg[2] ),
        .I2(\xor_ln124_20_reg_27562_reg[7]_1 [2]),
        .I3(\xor_ln124_20_reg_27562_reg[7]_2 [2]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [2]),
        .O(\trunc_ln134_10_reg_27374_reg[6] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_20_reg_27562[3]_i_1 
       (.I0(\xor_ln124_20_reg_27562_reg[7]_0 [3]),
        .I1(\xor_ln124_5_reg_27435_reg[3] ),
        .I2(\xor_ln124_20_reg_27562_reg[7]_1 [3]),
        .I3(\xor_ln124_20_reg_27562_reg[7]_2 [3]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [3]),
        .O(\trunc_ln134_10_reg_27374_reg[6] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_27562[4]_i_1 
       (.I0(\xor_ln124_20_reg_27562_reg[7]_0 [4]),
        .I1(\xor_ln124_5_reg_27435_reg[4] ),
        .I2(\xor_ln124_20_reg_27562_reg[7]_1 [4]),
        .I3(\xor_ln124_20_reg_27562_reg[7]_2 [4]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [4]),
        .O(\trunc_ln134_10_reg_27374_reg[6] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_27562[5]_i_1 
       (.I0(\xor_ln124_20_reg_27562_reg[7]_0 [5]),
        .I1(\xor_ln124_5_reg_27435_reg[5] ),
        .I2(\xor_ln124_20_reg_27562_reg[7]_1 [5]),
        .I3(\xor_ln124_20_reg_27562_reg[7]_2 [5]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [5]),
        .O(\trunc_ln134_10_reg_27374_reg[6] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_27562[6]_i_1 
       (.I0(\xor_ln124_20_reg_27562_reg[7]_0 [6]),
        .I1(\xor_ln124_5_reg_27435_reg[6] ),
        .I2(\xor_ln124_20_reg_27562_reg[7]_1 [6]),
        .I3(\xor_ln124_20_reg_27562_reg[7]_2 [6]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [6]),
        .O(\trunc_ln134_10_reg_27374_reg[6] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_20_reg_27562[7]_i_1 
       (.I0(\xor_ln124_20_reg_27562_reg[7]_0 [7]),
        .I1(q3_reg_20),
        .I2(\xor_ln124_20_reg_27562_reg[7]_1 [7]),
        .I3(\xor_ln124_20_reg_27562_reg[7]_2 [7]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [7]),
        .O(\trunc_ln134_10_reg_27374_reg[6] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_27604[0]_i_1 
       (.I0(\xor_ln124_21_reg_27604_reg[7] [0]),
        .I1(\xor_ln124_5_reg_27435_reg[0] ),
        .I2(\xor_ln124_21_reg_27604_reg[7]_0 [0]),
        .I3(\xor_ln124_21_reg_27604_reg[7]_1 [0]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [0]),
        .O(\trunc_ln134_17_reg_27349_reg[6] [0]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_21_reg_27604[1]_i_1 
       (.I0(\xor_ln124_21_reg_27604_reg[7] [1]),
        .I1(\xor_ln124_5_reg_27435_reg[1] ),
        .I2(\xor_ln124_21_reg_27604_reg[7]_0 [1]),
        .I3(\xor_ln124_21_reg_27604_reg[7]_1 [1]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [1]),
        .O(\trunc_ln134_17_reg_27349_reg[6] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_27604[2]_i_1 
       (.I0(\xor_ln124_21_reg_27604_reg[7] [2]),
        .I1(\xor_ln124_5_reg_27435_reg[2] ),
        .I2(\xor_ln124_21_reg_27604_reg[7]_0 [2]),
        .I3(\xor_ln124_21_reg_27604_reg[7]_1 [2]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [2]),
        .O(\trunc_ln134_17_reg_27349_reg[6] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_21_reg_27604[3]_i_1 
       (.I0(\xor_ln124_21_reg_27604_reg[7] [3]),
        .I1(\xor_ln124_5_reg_27435_reg[3] ),
        .I2(\xor_ln124_21_reg_27604_reg[7]_0 [3]),
        .I3(\xor_ln124_21_reg_27604_reg[7]_1 [3]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [3]),
        .O(\trunc_ln134_17_reg_27349_reg[6] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_27604[4]_i_1 
       (.I0(\xor_ln124_21_reg_27604_reg[7] [4]),
        .I1(\xor_ln124_5_reg_27435_reg[4] ),
        .I2(\xor_ln124_21_reg_27604_reg[7]_0 [4]),
        .I3(\xor_ln124_21_reg_27604_reg[7]_1 [4]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [4]),
        .O(\trunc_ln134_17_reg_27349_reg[6] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_27604[5]_i_1 
       (.I0(\xor_ln124_21_reg_27604_reg[7] [5]),
        .I1(\xor_ln124_5_reg_27435_reg[5] ),
        .I2(\xor_ln124_21_reg_27604_reg[7]_0 [5]),
        .I3(\xor_ln124_21_reg_27604_reg[7]_1 [5]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [5]),
        .O(\trunc_ln134_17_reg_27349_reg[6] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_27604[6]_i_1 
       (.I0(\xor_ln124_21_reg_27604_reg[7] [6]),
        .I1(\xor_ln124_5_reg_27435_reg[6] ),
        .I2(\xor_ln124_21_reg_27604_reg[7]_0 [6]),
        .I3(\xor_ln124_21_reg_27604_reg[7]_1 [6]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [6]),
        .O(\trunc_ln134_17_reg_27349_reg[6] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_21_reg_27604[7]_i_1 
       (.I0(\xor_ln124_21_reg_27604_reg[7] [7]),
        .I1(q3_reg_20),
        .I2(\xor_ln124_21_reg_27604_reg[7]_0 [7]),
        .I3(\xor_ln124_21_reg_27604_reg[7]_1 [7]),
        .I4(\xor_ln124_20_reg_27562_reg[7] [7]),
        .O(\trunc_ln134_17_reg_27349_reg[6] [7]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_22_reg_27644[0]_i_1 
       (.I0(\xor_ln124_22_reg_27644_reg[7]_0 [0]),
        .I1(\xor_ln124_5_reg_27435_reg[0] ),
        .I2(\xor_ln124_22_reg_27644_reg[7]_1 [0]),
        .I3(\xor_ln124_22_reg_27644_reg[7]_2 [0]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [0]),
        .O(\or_ln134_9_reg_27552_reg[7] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_27644[1]_i_1 
       (.I0(\xor_ln124_22_reg_27644_reg[7]_0 [1]),
        .I1(\xor_ln124_5_reg_27435_reg[1] ),
        .I2(\xor_ln124_22_reg_27644_reg[7]_1 [1]),
        .I3(\xor_ln124_22_reg_27644_reg[7]_2 [1]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [1]),
        .O(\or_ln134_9_reg_27552_reg[7] [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_27644[2]_i_1 
       (.I0(\xor_ln124_22_reg_27644_reg[7]_0 [2]),
        .I1(\xor_ln124_5_reg_27435_reg[2] ),
        .I2(\xor_ln124_22_reg_27644_reg[7]_1 [2]),
        .I3(\xor_ln124_22_reg_27644_reg[7]_2 [2]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [2]),
        .O(\or_ln134_9_reg_27552_reg[7] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_22_reg_27644[3]_i_1 
       (.I0(\xor_ln124_22_reg_27644_reg[7]_0 [3]),
        .I1(\xor_ln124_5_reg_27435_reg[3] ),
        .I2(\xor_ln124_22_reg_27644_reg[7]_1 [3]),
        .I3(\xor_ln124_22_reg_27644_reg[7]_2 [3]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [3]),
        .O(\or_ln134_9_reg_27552_reg[7] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_27644[4]_i_1 
       (.I0(\xor_ln124_22_reg_27644_reg[7]_0 [4]),
        .I1(\xor_ln124_5_reg_27435_reg[4] ),
        .I2(\xor_ln124_22_reg_27644_reg[7]_1 [4]),
        .I3(\xor_ln124_22_reg_27644_reg[7]_2 [4]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [4]),
        .O(\or_ln134_9_reg_27552_reg[7] [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_27644[5]_i_1 
       (.I0(\xor_ln124_22_reg_27644_reg[7]_0 [5]),
        .I1(\xor_ln124_5_reg_27435_reg[5] ),
        .I2(\xor_ln124_22_reg_27644_reg[7]_1 [5]),
        .I3(\xor_ln124_22_reg_27644_reg[7]_2 [5]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [5]),
        .O(\or_ln134_9_reg_27552_reg[7] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_27644[6]_i_1 
       (.I0(\xor_ln124_22_reg_27644_reg[7]_0 [6]),
        .I1(\xor_ln124_5_reg_27435_reg[6] ),
        .I2(\xor_ln124_22_reg_27644_reg[7]_1 [6]),
        .I3(\xor_ln124_22_reg_27644_reg[7]_2 [6]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [6]),
        .O(\or_ln134_9_reg_27552_reg[7] [6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_22_reg_27644[7]_i_1 
       (.I0(\xor_ln124_22_reg_27644_reg[7]_0 [7]),
        .I1(q3_reg_20),
        .I2(\xor_ln124_22_reg_27644_reg[7]_1 [7]),
        .I3(\xor_ln124_22_reg_27644_reg[7]_2 [7]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [7]),
        .O(\or_ln134_9_reg_27552_reg[7] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_27691[0]_i_1 
       (.I0(\xor_ln124_23_reg_27691_reg[7] [0]),
        .I1(\xor_ln124_5_reg_27435_reg[0] ),
        .I2(\xor_ln124_23_reg_27691_reg[7]_0 [0]),
        .I3(\xor_ln124_5_reg_27435_reg[7] [0]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_27691[1]_i_1 
       (.I0(\xor_ln124_23_reg_27691_reg[7] [1]),
        .I1(\xor_ln124_5_reg_27435_reg[1] ),
        .I2(\xor_ln124_23_reg_27691_reg[7]_0 [1]),
        .I3(\xor_ln124_5_reg_27435_reg[7] [1]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_27691[2]_i_1 
       (.I0(\xor_ln124_23_reg_27691_reg[7] [2]),
        .I1(\xor_ln124_5_reg_27435_reg[2] ),
        .I2(\xor_ln124_23_reg_27691_reg[7]_0 [2]),
        .I3(\xor_ln124_5_reg_27435_reg[7] [2]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \xor_ln124_23_reg_27691[3]_i_1 
       (.I0(\xor_ln124_23_reg_27691_reg[7] [3]),
        .I1(\xor_ln124_5_reg_27435_reg[3] ),
        .I2(\xor_ln124_23_reg_27691_reg[7]_0 [3]),
        .I3(\xor_ln124_5_reg_27435_reg[7] [3]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_27691[4]_i_1 
       (.I0(\xor_ln124_23_reg_27691_reg[7] [4]),
        .I1(\xor_ln124_5_reg_27435_reg[4] ),
        .I2(\xor_ln124_23_reg_27691_reg[7]_0 [4]),
        .I3(\xor_ln124_5_reg_27435_reg[7] [4]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_27691[5]_i_1 
       (.I0(\xor_ln124_23_reg_27691_reg[7] [5]),
        .I1(\xor_ln124_5_reg_27435_reg[5] ),
        .I2(\xor_ln124_23_reg_27691_reg[7]_0 [5]),
        .I3(\xor_ln124_5_reg_27435_reg[7] [5]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_27691[6]_i_1 
       (.I0(\xor_ln124_23_reg_27691_reg[7] [6]),
        .I1(\xor_ln124_5_reg_27435_reg[6] ),
        .I2(\xor_ln124_23_reg_27691_reg[7]_0 [6]),
        .I3(\xor_ln124_5_reg_27435_reg[7] [6]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_ln124_23_reg_27691[7]_i_1 
       (.I0(\xor_ln124_23_reg_27691_reg[7] [7]),
        .I1(q3_reg_20),
        .I2(\xor_ln124_23_reg_27691_reg[7]_0 [7]),
        .I3(\xor_ln124_5_reg_27435_reg[7] [7]),
        .I4(\xor_ln124_22_reg_27644_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_27435[0]_i_1 
       (.I0(\xor_ln124_5_reg_27435_reg[7] [0]),
        .I1(or_ln134_2_fu_2967_p3[0]),
        .I2(\xor_ln124_5_reg_27435_reg[0] ),
        .I3(x_assign_1_reg_27308[3]),
        .I4(or_ln134_4_fu_2973_p3[0]),
        .I5(x_assign_s_reg_27251[0]),
        .O(\reg_2100_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_27435[1]_i_1 
       (.I0(\xor_ln124_5_reg_27435_reg[7] [1]),
        .I1(or_ln134_2_fu_2967_p3[1]),
        .I2(\xor_ln124_5_reg_27435_reg[1] ),
        .I3(or_ln134_4_fu_2973_p3[0]),
        .I4(x_assign_1_reg_27308[0]),
        .I5(x_assign_s_reg_27251[1]),
        .O(\reg_2100_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_27435[2]_i_1 
       (.I0(\xor_ln124_5_reg_27435_reg[7] [2]),
        .I1(or_ln134_2_fu_2967_p3[2]),
        .I2(\xor_ln124_5_reg_27435_reg[2] ),
        .I3(or_ln134_4_fu_2973_p3[1]),
        .I4(x_assign_1_reg_27308[1]),
        .I5(x_assign_s_reg_27251[2]),
        .O(\reg_2100_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \xor_ln124_5_reg_27435[3]_i_1 
       (.I0(\xor_ln124_5_reg_27435_reg[7] [3]),
        .I1(or_ln134_2_fu_2967_p3[3]),
        .I2(\xor_ln124_5_reg_27435_reg[3] ),
        .I3(or_ln134_4_fu_2973_p3[2]),
        .I4(x_assign_1_reg_27308[2]),
        .I5(x_assign_s_reg_27251[3]),
        .O(\reg_2100_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_27435[4]_i_1 
       (.I0(\xor_ln124_5_reg_27435_reg[7] [4]),
        .I1(or_ln134_2_fu_2967_p3[4]),
        .I2(\xor_ln124_5_reg_27435_reg[4] ),
        .I3(or_ln134_4_fu_2973_p3[3]),
        .I4(or_ln134_4_fu_2973_p3[4]),
        .I5(x_assign_s_reg_27251[4]),
        .O(\reg_2100_reg[7] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_27435[5]_i_1 
       (.I0(\xor_ln124_5_reg_27435_reg[7] [5]),
        .I1(or_ln134_2_fu_2967_p3[5]),
        .I2(\xor_ln124_5_reg_27435_reg[5] ),
        .I3(or_ln134_4_fu_2973_p3[4]),
        .I4(or_ln134_4_fu_2973_p3[5]),
        .I5(x_assign_s_reg_27251[5]),
        .O(\reg_2100_reg[7] [5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_27435[6]_i_1 
       (.I0(\xor_ln124_5_reg_27435_reg[7] [6]),
        .I1(or_ln134_2_fu_2967_p3[6]),
        .I2(\xor_ln124_5_reg_27435_reg[6] ),
        .I3(or_ln134_4_fu_2973_p3[5]),
        .I4(or_ln134_4_fu_2973_p3[6]),
        .I5(x_assign_s_reg_27251[6]),
        .O(\reg_2100_reg[7] [6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_ln124_5_reg_27435[7]_i_1 
       (.I0(\xor_ln124_5_reg_27435_reg[7] [7]),
        .I1(or_ln134_2_fu_2967_p3[7]),
        .I2(q3_reg_20),
        .I3(or_ln134_4_fu_2973_p3[6]),
        .I4(x_assign_1_reg_27308[3]),
        .I5(x_assign_s_reg_27251[7]),
        .O(\reg_2100_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "clefia_enc_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram__parameterized0
   (ap_done,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[10] ,
    ar_hs,
    \q1_reg[31]_0 ,
    ap_enable_reg_pp0_iter4,
    Q,
    mem_reg_0_3_7_7_i_1_0,
    mem_reg_0_3_7_7_i_1_1,
    mem_reg_0_3_7_7_i_1_2,
    mem_reg_0_3_7_7_i_1_3,
    ap_enable_reg_pp0_iter3,
    mem_reg_0_3_7_7_i_5_0,
    mem_reg_0_3_7_7_i_5_1,
    mem_reg_0_3_7_7_i_5_2,
    mem_reg_0_3_7_7_i_5_3,
    mem_reg_0_3_7_7_i_5_4,
    mem_reg_0_3_7_7_i_5_5,
    mem_reg_0_3_7_7_i_1_4,
    mem_reg_0_3_7_7_i_1_5,
    mem_reg_0_3_7_7_i_1_6,
    mem_reg_0_3_7_7_i_1_7,
    mem_reg_0_3_7_7_i_1_8,
    mem_reg_0_3_7_7_i_1_9,
    rstate,
    s_axi_control_ARVALID,
    ap_clk,
    int_pt_address1);
  output ap_done;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[10] ;
  output ar_hs;
  output [31:0]\q1_reg[31]_0 ;
  input ap_enable_reg_pp0_iter4;
  input [15:0]Q;
  input [7:0]mem_reg_0_3_7_7_i_1_0;
  input [7:0]mem_reg_0_3_7_7_i_1_1;
  input [7:0]mem_reg_0_3_7_7_i_1_2;
  input [7:0]mem_reg_0_3_7_7_i_1_3;
  input ap_enable_reg_pp0_iter3;
  input [7:0]mem_reg_0_3_7_7_i_5_0;
  input [7:0]mem_reg_0_3_7_7_i_5_1;
  input [7:0]mem_reg_0_3_7_7_i_5_2;
  input [7:0]mem_reg_0_3_7_7_i_5_3;
  input [7:0]mem_reg_0_3_7_7_i_5_4;
  input [7:0]mem_reg_0_3_7_7_i_5_5;
  input [7:0]mem_reg_0_3_7_7_i_1_4;
  input [7:0]mem_reg_0_3_7_7_i_1_5;
  input [7:0]mem_reg_0_3_7_7_i_1_6;
  input [7:0]mem_reg_0_3_7_7_i_1_7;
  input [7:0]mem_reg_0_3_7_7_i_1_8;
  input [7:0]mem_reg_0_3_7_7_i_1_9;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input ap_clk;
  input [1:0]int_pt_address1;

  wire [15:0]Q;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ar_hs;
  wire ct_address0123_out;
  wire ct_address0125_out;
  wire ct_address0126_out;
  wire ct_address0127_out;
  wire ct_address0128_out;
  wire ct_address0129_out;
  wire ct_address0130_out;
  wire ct_address0131_out;
  wire ct_address0132_out;
  wire ct_address0133_out;
  wire ct_address0134_out;
  wire ct_address0135_out;
  wire ct_ce0;
  wire [1:0]int_pt_address1;
  wire mem_reg_0_3_0_0_i_10_n_0;
  wire mem_reg_0_3_0_0_i_11_n_0;
  wire mem_reg_0_3_0_0_i_12_n_0;
  wire mem_reg_0_3_0_0_i_13_n_0;
  wire mem_reg_0_3_0_0_i_14_n_0;
  wire mem_reg_0_3_0_0_i_15_n_0;
  wire mem_reg_0_3_0_0_i_16_n_0;
  wire mem_reg_0_3_0_0_i_1__0_n_0;
  wire mem_reg_0_3_0_0_i_23_n_0;
  wire mem_reg_0_3_0_0_i_25_n_0;
  wire mem_reg_0_3_0_0_i_26_n_0;
  wire mem_reg_0_3_0_0_i_27_n_0;
  wire mem_reg_0_3_0_0_i_28_n_0;
  wire mem_reg_0_3_0_0_i_29_n_0;
  wire mem_reg_0_3_0_0_i_30_n_0;
  wire mem_reg_0_3_0_0_i_31_n_0;
  wire mem_reg_0_3_0_0_i_32_n_0;
  wire mem_reg_0_3_0_0_i_33_n_0;
  wire mem_reg_0_3_0_0_i_36_n_0;
  wire mem_reg_0_3_0_0_i_3_n_0;
  wire mem_reg_0_3_0_0_i_4_n_0;
  wire mem_reg_0_3_0_0_i_7_n_0;
  wire mem_reg_0_3_0_0_i_8_n_0;
  wire mem_reg_0_3_0_0_i_9_n_0;
  wire mem_reg_0_3_1_1_i_1_n_0;
  wire mem_reg_0_3_1_1_i_2_n_0;
  wire mem_reg_0_3_1_1_i_3_n_0;
  wire mem_reg_0_3_1_1_i_4_n_0;
  wire mem_reg_0_3_1_1_i_5_n_0;
  wire mem_reg_0_3_1_1_i_6_n_0;
  wire mem_reg_0_3_1_1_i_7_n_0;
  wire mem_reg_0_3_24_24_i_1_n_0;
  wire mem_reg_0_3_25_25_i_1_n_0;
  wire mem_reg_0_3_26_26_i_1_n_0;
  wire mem_reg_0_3_27_27_i_1_n_0;
  wire mem_reg_0_3_28_28_i_1_n_0;
  wire mem_reg_0_3_29_29_i_1_n_0;
  wire mem_reg_0_3_2_2_i_1_n_0;
  wire mem_reg_0_3_2_2_i_2_n_0;
  wire mem_reg_0_3_2_2_i_3_n_0;
  wire mem_reg_0_3_2_2_i_4_n_0;
  wire mem_reg_0_3_2_2_i_5_n_0;
  wire mem_reg_0_3_2_2_i_6_n_0;
  wire mem_reg_0_3_2_2_i_7_n_0;
  wire mem_reg_0_3_30_30_i_1_n_0;
  wire mem_reg_0_3_31_31_i_1_n_0;
  wire mem_reg_0_3_3_3_i_1_n_0;
  wire mem_reg_0_3_3_3_i_2_n_0;
  wire mem_reg_0_3_3_3_i_3_n_0;
  wire mem_reg_0_3_3_3_i_4_n_0;
  wire mem_reg_0_3_3_3_i_5_n_0;
  wire mem_reg_0_3_3_3_i_6_n_0;
  wire mem_reg_0_3_3_3_i_7_n_0;
  wire mem_reg_0_3_4_4_i_1_n_0;
  wire mem_reg_0_3_4_4_i_2_n_0;
  wire mem_reg_0_3_4_4_i_3_n_0;
  wire mem_reg_0_3_4_4_i_4_n_0;
  wire mem_reg_0_3_4_4_i_5_n_0;
  wire mem_reg_0_3_4_4_i_6_n_0;
  wire mem_reg_0_3_4_4_i_7_n_0;
  wire mem_reg_0_3_5_5_i_1_n_0;
  wire mem_reg_0_3_5_5_i_2_n_0;
  wire mem_reg_0_3_5_5_i_3_n_0;
  wire mem_reg_0_3_5_5_i_4_n_0;
  wire mem_reg_0_3_5_5_i_5_n_0;
  wire mem_reg_0_3_5_5_i_6_n_0;
  wire mem_reg_0_3_5_5_i_7_n_0;
  wire mem_reg_0_3_6_6_i_1_n_0;
  wire mem_reg_0_3_6_6_i_2_n_0;
  wire mem_reg_0_3_6_6_i_3_n_0;
  wire mem_reg_0_3_6_6_i_4_n_0;
  wire mem_reg_0_3_6_6_i_5_n_0;
  wire mem_reg_0_3_6_6_i_6_n_0;
  wire mem_reg_0_3_6_6_i_7_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_0;
  wire [7:0]mem_reg_0_3_7_7_i_1_1;
  wire [7:0]mem_reg_0_3_7_7_i_1_2;
  wire [7:0]mem_reg_0_3_7_7_i_1_3;
  wire [7:0]mem_reg_0_3_7_7_i_1_4;
  wire [7:0]mem_reg_0_3_7_7_i_1_5;
  wire [7:0]mem_reg_0_3_7_7_i_1_6;
  wire [7:0]mem_reg_0_3_7_7_i_1_7;
  wire [7:0]mem_reg_0_3_7_7_i_1_8;
  wire [7:0]mem_reg_0_3_7_7_i_1_9;
  wire mem_reg_0_3_7_7_i_1_n_0;
  wire mem_reg_0_3_7_7_i_2_n_0;
  wire mem_reg_0_3_7_7_i_3_n_0;
  wire mem_reg_0_3_7_7_i_4_n_0;
  wire [7:0]mem_reg_0_3_7_7_i_5_0;
  wire [7:0]mem_reg_0_3_7_7_i_5_1;
  wire [7:0]mem_reg_0_3_7_7_i_5_2;
  wire [7:0]mem_reg_0_3_7_7_i_5_3;
  wire [7:0]mem_reg_0_3_7_7_i_5_4;
  wire [7:0]mem_reg_0_3_7_7_i_5_5;
  wire mem_reg_0_3_7_7_i_5_n_0;
  wire mem_reg_0_3_7_7_i_6_n_0;
  wire mem_reg_0_3_7_7_i_7_n_0;
  wire [24:0]p_0_in0_out;
  wire p_0_in_i_10_n_0;
  wire p_0_in_i_12_n_0;
  wire p_0_in_i_5_n_0;
  wire p_0_in_i_6_n_0;
  wire p_0_in_i_7_n_0;
  wire p_0_in_i_9_n_0;
  wire p_2_out;
  wire [31:0]q10;
  wire [31:0]\q1_reg[31]_0 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED;
  wire NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[0]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_0_0_i_10
       (.I0(mem_reg_0_3_7_7_i_1_4[0]),
        .I1(mem_reg_0_3_7_7_i_1_5[0]),
        .I2(mem_reg_0_3_7_7_i_1_6[0]),
        .I3(ct_address0129_out),
        .I4(ct_address0127_out),
        .I5(ct_address0128_out),
        .O(mem_reg_0_3_0_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    mem_reg_0_3_0_0_i_11
       (.I0(mem_reg_0_3_0_0_i_25_n_0),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_0_0_i_12
       (.I0(mem_reg_0_3_0_0_i_26_n_0),
        .I1(mem_reg_0_3_0_0_i_25_n_0),
        .I2(mem_reg_0_3_0_0_i_27_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[9]),
        .I5(mem_reg_0_3_7_7_i_1_0[0]),
        .O(mem_reg_0_3_0_0_i_12_n_0));
  LUT6 #(
    .INIT(64'hAAAACCCFEEEFCCCF)) 
    mem_reg_0_3_0_0_i_13
       (.I0(Q[9]),
        .I1(mem_reg_0_3_0_0_i_28_n_0),
        .I2(mem_reg_0_3_0_0_i_29_n_0),
        .I3(mem_reg_0_3_0_0_i_30_n_0),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(Q[8]),
        .O(mem_reg_0_3_0_0_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    mem_reg_0_3_0_0_i_14
       (.I0(mem_reg_0_3_0_0_i_31_n_0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(ct_address0123_out),
        .I3(mem_reg_0_3_0_0_i_32_n_0),
        .I4(p_0_in_i_5_n_0),
        .I5(mem_reg_0_3_0_0_i_33_n_0),
        .O(mem_reg_0_3_0_0_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_0_3_0_0_i_15
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(mem_reg_0_3_0_0_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_0_3_0_0_i_16
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[4]),
        .O(mem_reg_0_3_0_0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_17
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[0]),
        .O(ct_address0127_out));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_18
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4),
        .O(ct_address0128_out));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_19
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(ct_address0126_out));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_0_0_i_1__0
       (.I0(mem_reg_0_3_0_0_i_7_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_0_0_i_9_n_0),
        .I3(mem_reg_0_3_0_0_i_10_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_0_0_i_12_n_0),
        .O(mem_reg_0_3_0_0_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_20
       (.I0(Q[14]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(ct_address0125_out));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_21
       (.I0(Q[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(ct_address0123_out));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_22
       (.I0(Q[11]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    mem_reg_0_3_0_0_i_23
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[15]),
        .O(mem_reg_0_3_0_0_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_24
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter4),
        .O(ct_address0129_out));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    mem_reg_0_3_0_0_i_25
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_25_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_0_0_i_26
       (.I0(mem_reg_0_3_7_7_i_5_3[0]),
        .I1(mem_reg_0_3_7_7_i_5_4[0]),
        .I2(mem_reg_0_3_7_7_i_5_5[0]),
        .I3(ct_address0135_out),
        .I4(ct_address0133_out),
        .I5(ct_address0134_out),
        .O(mem_reg_0_3_0_0_i_26_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_0_0_i_27
       (.I0(mem_reg_0_3_7_7_i_5_0[0]),
        .I1(mem_reg_0_3_7_7_i_5_1[0]),
        .I2(mem_reg_0_3_7_7_i_5_2[0]),
        .I3(ct_address0132_out),
        .I4(ct_address0130_out),
        .I5(ct_address0131_out),
        .O(mem_reg_0_3_0_0_i_27_n_0));
  LUT6 #(
    .INIT(64'hAF00AF00AA00AE00)) 
    mem_reg_0_3_0_0_i_28
       (.I0(Q[7]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(mem_reg_0_3_0_0_i_28_n_0));
  LUT6 #(
    .INIT(64'h0000000000AA00EF)) 
    mem_reg_0_3_0_0_i_29
       (.I0(ct_address0125_out),
        .I1(ct_address0123_out),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(mem_reg_0_3_0_0_i_36_n_0),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(ct_address0128_out),
        .O(mem_reg_0_3_0_0_i_29_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_3_0_0_i_2__0
       (.I0(ct_ce0),
        .I1(mem_reg_0_3_0_0_i_13_n_0),
        .I2(mem_reg_0_3_0_0_i_14_n_0),
        .O(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAEA)) 
    mem_reg_0_3_0_0_i_3
       (.I0(mem_reg_0_3_0_0_i_15_n_0),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(mem_reg_0_3_0_0_i_3_n_0));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    mem_reg_0_3_0_0_i_30
       (.I0(ct_address0131_out),
        .I1(ct_address0133_out),
        .I2(ct_address0129_out),
        .I3(ct_address0128_out),
        .I4(ct_address0127_out),
        .O(mem_reg_0_3_0_0_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_0_3_0_0_i_31
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h37)) 
    mem_reg_0_3_0_0_i_32
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(Q[5]),
        .O(mem_reg_0_3_0_0_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_0_3_0_0_i_33
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_34
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter4),
        .O(ct_address0133_out));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_0_0_i_35
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[7]),
        .O(ct_address0134_out));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    mem_reg_0_3_0_0_i_36
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[15]),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter4),
        .O(mem_reg_0_3_0_0_i_36_n_0));
  LUT6 #(
    .INIT(64'hFF55FF55FF55FF54)) 
    mem_reg_0_3_0_0_i_4
       (.I0(mem_reg_0_3_0_0_i_16_n_0),
        .I1(ct_address0127_out),
        .I2(ct_address0128_out),
        .I3(mem_reg_0_3_0_0_i_15_n_0),
        .I4(ct_address0126_out),
        .I5(ct_address0125_out),
        .O(mem_reg_0_3_0_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_0_0_i_7
       (.I0(mem_reg_0_3_7_7_i_1_1[0]),
        .I1(mem_reg_0_3_7_7_i_1_2[0]),
        .I2(mem_reg_0_3_7_7_i_1_3[0]),
        .I3(ct_address0126_out),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(ct_address0125_out),
        .O(mem_reg_0_3_0_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    mem_reg_0_3_0_0_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(Q[2]),
        .O(mem_reg_0_3_0_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_0_3_0_0_i_9
       (.I0(mem_reg_0_3_7_7_i_1_7[0]),
        .I1(ct_address0123_out),
        .I2(mem_reg_0_3_7_7_i_1_8[0]),
        .I3(mem_reg_0_3_7_7_i_1_9[0]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(mem_reg_0_3_0_0_i_23_n_0),
        .O(mem_reg_0_3_0_0_i_9_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[10]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[11]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[12]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[13]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[14]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[15]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[16]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT3 #(
    .INIT(8'h20)) 
    mem_reg_0_3_16_16_i_1__0
       (.I0(ct_ce0),
        .I1(mem_reg_0_3_0_0_i_13_n_0),
        .I2(mem_reg_0_3_0_0_i_14_n_0),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[17]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[18]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[19]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[1]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_1_1_i_1
       (.I0(mem_reg_0_3_1_1_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_1_1_i_3_n_0),
        .I3(mem_reg_0_3_1_1_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_1_1_i_5_n_0),
        .O(mem_reg_0_3_1_1_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_1_1_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[1]),
        .I1(mem_reg_0_3_7_7_i_1_2[1]),
        .I2(mem_reg_0_3_7_7_i_1_3[1]),
        .I3(ct_address0126_out),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(ct_address0125_out),
        .O(mem_reg_0_3_1_1_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_0_3_1_1_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[1]),
        .I1(ct_address0123_out),
        .I2(mem_reg_0_3_7_7_i_1_8[1]),
        .I3(mem_reg_0_3_7_7_i_1_9[1]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(mem_reg_0_3_0_0_i_23_n_0),
        .O(mem_reg_0_3_1_1_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_1_1_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[1]),
        .I1(mem_reg_0_3_7_7_i_1_5[1]),
        .I2(mem_reg_0_3_7_7_i_1_6[1]),
        .I3(ct_address0129_out),
        .I4(ct_address0127_out),
        .I5(ct_address0128_out),
        .O(mem_reg_0_3_1_1_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_1_1_i_5
       (.I0(mem_reg_0_3_1_1_i_6_n_0),
        .I1(mem_reg_0_3_0_0_i_25_n_0),
        .I2(mem_reg_0_3_1_1_i_7_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[9]),
        .I5(mem_reg_0_3_7_7_i_1_0[1]),
        .O(mem_reg_0_3_1_1_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_1_1_i_6
       (.I0(mem_reg_0_3_7_7_i_5_3[1]),
        .I1(mem_reg_0_3_7_7_i_5_4[1]),
        .I2(mem_reg_0_3_7_7_i_5_5[1]),
        .I3(ct_address0135_out),
        .I4(ct_address0133_out),
        .I5(ct_address0134_out),
        .O(mem_reg_0_3_1_1_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_1_1_i_7
       (.I0(mem_reg_0_3_7_7_i_5_0[1]),
        .I1(mem_reg_0_3_7_7_i_5_1[1]),
        .I2(mem_reg_0_3_7_7_i_5_2[1]),
        .I3(ct_address0132_out),
        .I4(ct_address0130_out),
        .I5(ct_address0131_out),
        .O(mem_reg_0_3_1_1_i_7_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[20]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[21]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[22]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[23]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_24_24_i_1_n_0),
        .DPO(q10[24]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_24_24_i_1
       (.I0(p_2_out),
        .I1(mem_reg_0_3_0_0_i_1__0_n_0),
        .O(mem_reg_0_3_24_24_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_25_25_i_1_n_0),
        .DPO(q10[25]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_25_25_i_1
       (.I0(p_2_out),
        .I1(mem_reg_0_3_1_1_i_1_n_0),
        .O(mem_reg_0_3_25_25_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_26_26_i_1_n_0),
        .DPO(q10[26]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_26_26_i_1
       (.I0(p_2_out),
        .I1(mem_reg_0_3_2_2_i_1_n_0),
        .O(mem_reg_0_3_26_26_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_27_27_i_1_n_0),
        .DPO(q10[27]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_27_27_i_1
       (.I0(p_2_out),
        .I1(mem_reg_0_3_3_3_i_1_n_0),
        .O(mem_reg_0_3_27_27_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_28_28_i_1_n_0),
        .DPO(q10[28]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_28_28_i_1
       (.I0(p_2_out),
        .I1(mem_reg_0_3_4_4_i_1_n_0),
        .O(mem_reg_0_3_28_28_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_29_29_i_1_n_0),
        .DPO(q10[29]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_29_29_i_1
       (.I0(p_2_out),
        .I1(mem_reg_0_3_5_5_i_1_n_0),
        .O(mem_reg_0_3_29_29_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_2_2_i_1_n_0),
        .DPO(q10[2]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_2_2_i_1
       (.I0(mem_reg_0_3_2_2_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_2_2_i_3_n_0),
        .I3(mem_reg_0_3_2_2_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_2_2_i_5_n_0),
        .O(mem_reg_0_3_2_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_2_2_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[2]),
        .I1(mem_reg_0_3_7_7_i_1_2[2]),
        .I2(mem_reg_0_3_7_7_i_1_3[2]),
        .I3(ct_address0126_out),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(ct_address0125_out),
        .O(mem_reg_0_3_2_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_0_3_2_2_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[2]),
        .I1(ct_address0123_out),
        .I2(mem_reg_0_3_7_7_i_1_8[2]),
        .I3(mem_reg_0_3_7_7_i_1_9[2]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(mem_reg_0_3_0_0_i_23_n_0),
        .O(mem_reg_0_3_2_2_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_2_2_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[2]),
        .I1(mem_reg_0_3_7_7_i_1_5[2]),
        .I2(mem_reg_0_3_7_7_i_1_6[2]),
        .I3(ct_address0129_out),
        .I4(ct_address0127_out),
        .I5(ct_address0128_out),
        .O(mem_reg_0_3_2_2_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_2_2_i_5
       (.I0(mem_reg_0_3_2_2_i_6_n_0),
        .I1(mem_reg_0_3_0_0_i_25_n_0),
        .I2(mem_reg_0_3_2_2_i_7_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[9]),
        .I5(mem_reg_0_3_7_7_i_1_0[2]),
        .O(mem_reg_0_3_2_2_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_2_2_i_6
       (.I0(mem_reg_0_3_7_7_i_5_3[2]),
        .I1(mem_reg_0_3_7_7_i_5_4[2]),
        .I2(mem_reg_0_3_7_7_i_5_5[2]),
        .I3(ct_address0135_out),
        .I4(ct_address0133_out),
        .I5(ct_address0134_out),
        .O(mem_reg_0_3_2_2_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_2_2_i_7
       (.I0(mem_reg_0_3_7_7_i_5_0[2]),
        .I1(mem_reg_0_3_7_7_i_5_1[2]),
        .I2(mem_reg_0_3_7_7_i_5_2[2]),
        .I3(ct_address0132_out),
        .I4(ct_address0130_out),
        .I5(ct_address0131_out),
        .O(mem_reg_0_3_2_2_i_7_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_30_30_i_1_n_0),
        .DPO(q10[30]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_30_30_i_1
       (.I0(p_2_out),
        .I1(mem_reg_0_3_6_6_i_1_n_0),
        .O(mem_reg_0_3_30_30_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_31_31_i_1_n_0),
        .DPO(q10[31]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_3_31_31_i_1
       (.I0(p_2_out),
        .I1(mem_reg_0_3_7_7_i_1_n_0),
        .O(mem_reg_0_3_31_31_i_1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_3_3_i_1_n_0),
        .DPO(q10[3]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_3_3_i_1
       (.I0(mem_reg_0_3_3_3_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_3_3_i_3_n_0),
        .I3(mem_reg_0_3_3_3_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_3_3_i_5_n_0),
        .O(mem_reg_0_3_3_3_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_3_3_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[3]),
        .I1(mem_reg_0_3_7_7_i_1_2[3]),
        .I2(mem_reg_0_3_7_7_i_1_3[3]),
        .I3(ct_address0126_out),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(ct_address0125_out),
        .O(mem_reg_0_3_3_3_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_0_3_3_3_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[3]),
        .I1(ct_address0123_out),
        .I2(mem_reg_0_3_7_7_i_1_8[3]),
        .I3(mem_reg_0_3_7_7_i_1_9[3]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(mem_reg_0_3_0_0_i_23_n_0),
        .O(mem_reg_0_3_3_3_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_3_3_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[3]),
        .I1(mem_reg_0_3_7_7_i_1_5[3]),
        .I2(mem_reg_0_3_7_7_i_1_6[3]),
        .I3(ct_address0129_out),
        .I4(ct_address0127_out),
        .I5(ct_address0128_out),
        .O(mem_reg_0_3_3_3_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_3_3_i_5
       (.I0(mem_reg_0_3_3_3_i_6_n_0),
        .I1(mem_reg_0_3_0_0_i_25_n_0),
        .I2(mem_reg_0_3_3_3_i_7_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[9]),
        .I5(mem_reg_0_3_7_7_i_1_0[3]),
        .O(mem_reg_0_3_3_3_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_3_3_i_6
       (.I0(mem_reg_0_3_7_7_i_5_3[3]),
        .I1(mem_reg_0_3_7_7_i_5_4[3]),
        .I2(mem_reg_0_3_7_7_i_5_5[3]),
        .I3(ct_address0135_out),
        .I4(ct_address0133_out),
        .I5(ct_address0134_out),
        .O(mem_reg_0_3_3_3_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_3_3_i_7
       (.I0(mem_reg_0_3_7_7_i_5_0[3]),
        .I1(mem_reg_0_3_7_7_i_5_1[3]),
        .I2(mem_reg_0_3_7_7_i_5_2[3]),
        .I3(ct_address0132_out),
        .I4(ct_address0130_out),
        .I5(ct_address0131_out),
        .O(mem_reg_0_3_3_3_i_7_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_4_4_i_1_n_0),
        .DPO(q10[4]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_4_4_i_1
       (.I0(mem_reg_0_3_4_4_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_4_4_i_3_n_0),
        .I3(mem_reg_0_3_4_4_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_4_4_i_5_n_0),
        .O(mem_reg_0_3_4_4_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_4_4_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[4]),
        .I1(mem_reg_0_3_7_7_i_1_2[4]),
        .I2(mem_reg_0_3_7_7_i_1_3[4]),
        .I3(ct_address0126_out),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(ct_address0125_out),
        .O(mem_reg_0_3_4_4_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_0_3_4_4_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[4]),
        .I1(ct_address0123_out),
        .I2(mem_reg_0_3_7_7_i_1_8[4]),
        .I3(mem_reg_0_3_7_7_i_1_9[4]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(mem_reg_0_3_0_0_i_23_n_0),
        .O(mem_reg_0_3_4_4_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_4_4_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[4]),
        .I1(mem_reg_0_3_7_7_i_1_5[4]),
        .I2(mem_reg_0_3_7_7_i_1_6[4]),
        .I3(ct_address0129_out),
        .I4(ct_address0127_out),
        .I5(ct_address0128_out),
        .O(mem_reg_0_3_4_4_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_4_4_i_5
       (.I0(mem_reg_0_3_4_4_i_6_n_0),
        .I1(mem_reg_0_3_0_0_i_25_n_0),
        .I2(mem_reg_0_3_4_4_i_7_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[9]),
        .I5(mem_reg_0_3_7_7_i_1_0[4]),
        .O(mem_reg_0_3_4_4_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_4_4_i_6
       (.I0(mem_reg_0_3_7_7_i_5_3[4]),
        .I1(mem_reg_0_3_7_7_i_5_4[4]),
        .I2(mem_reg_0_3_7_7_i_5_5[4]),
        .I3(ct_address0135_out),
        .I4(ct_address0133_out),
        .I5(ct_address0134_out),
        .O(mem_reg_0_3_4_4_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_4_4_i_7
       (.I0(mem_reg_0_3_7_7_i_5_0[4]),
        .I1(mem_reg_0_3_7_7_i_5_1[4]),
        .I2(mem_reg_0_3_7_7_i_5_2[4]),
        .I3(ct_address0132_out),
        .I4(ct_address0130_out),
        .I5(ct_address0131_out),
        .O(mem_reg_0_3_4_4_i_7_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_5_5_i_1_n_0),
        .DPO(q10[5]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_5_5_i_1
       (.I0(mem_reg_0_3_5_5_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_5_5_i_3_n_0),
        .I3(mem_reg_0_3_5_5_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_5_5_i_5_n_0),
        .O(mem_reg_0_3_5_5_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_5_5_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[5]),
        .I1(mem_reg_0_3_7_7_i_1_2[5]),
        .I2(mem_reg_0_3_7_7_i_1_3[5]),
        .I3(ct_address0126_out),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(ct_address0125_out),
        .O(mem_reg_0_3_5_5_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_0_3_5_5_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[5]),
        .I1(ct_address0123_out),
        .I2(mem_reg_0_3_7_7_i_1_8[5]),
        .I3(mem_reg_0_3_7_7_i_1_9[5]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(mem_reg_0_3_0_0_i_23_n_0),
        .O(mem_reg_0_3_5_5_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_5_5_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[5]),
        .I1(mem_reg_0_3_7_7_i_1_5[5]),
        .I2(mem_reg_0_3_7_7_i_1_6[5]),
        .I3(ct_address0129_out),
        .I4(ct_address0127_out),
        .I5(ct_address0128_out),
        .O(mem_reg_0_3_5_5_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_5_5_i_5
       (.I0(mem_reg_0_3_5_5_i_6_n_0),
        .I1(mem_reg_0_3_0_0_i_25_n_0),
        .I2(mem_reg_0_3_5_5_i_7_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[9]),
        .I5(mem_reg_0_3_7_7_i_1_0[5]),
        .O(mem_reg_0_3_5_5_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_5_5_i_6
       (.I0(mem_reg_0_3_7_7_i_5_3[5]),
        .I1(mem_reg_0_3_7_7_i_5_4[5]),
        .I2(mem_reg_0_3_7_7_i_5_5[5]),
        .I3(ct_address0135_out),
        .I4(ct_address0133_out),
        .I5(ct_address0134_out),
        .O(mem_reg_0_3_5_5_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_5_5_i_7
       (.I0(mem_reg_0_3_7_7_i_5_0[5]),
        .I1(mem_reg_0_3_7_7_i_5_1[5]),
        .I2(mem_reg_0_3_7_7_i_5_2[5]),
        .I3(ct_address0132_out),
        .I4(ct_address0130_out),
        .I5(ct_address0131_out),
        .O(mem_reg_0_3_5_5_i_7_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_6_6_i_1_n_0),
        .DPO(q10[6]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_6_6_i_1
       (.I0(mem_reg_0_3_6_6_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_6_6_i_3_n_0),
        .I3(mem_reg_0_3_6_6_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_6_6_i_5_n_0),
        .O(mem_reg_0_3_6_6_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_6_6_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[6]),
        .I1(mem_reg_0_3_7_7_i_1_2[6]),
        .I2(mem_reg_0_3_7_7_i_1_3[6]),
        .I3(ct_address0126_out),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(ct_address0125_out),
        .O(mem_reg_0_3_6_6_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_0_3_6_6_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[6]),
        .I1(ct_address0123_out),
        .I2(mem_reg_0_3_7_7_i_1_8[6]),
        .I3(mem_reg_0_3_7_7_i_1_9[6]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(mem_reg_0_3_0_0_i_23_n_0),
        .O(mem_reg_0_3_6_6_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_6_6_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[6]),
        .I1(mem_reg_0_3_7_7_i_1_5[6]),
        .I2(mem_reg_0_3_7_7_i_1_6[6]),
        .I3(ct_address0129_out),
        .I4(ct_address0127_out),
        .I5(ct_address0128_out),
        .O(mem_reg_0_3_6_6_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_6_6_i_5
       (.I0(mem_reg_0_3_6_6_i_6_n_0),
        .I1(mem_reg_0_3_0_0_i_25_n_0),
        .I2(mem_reg_0_3_6_6_i_7_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[9]),
        .I5(mem_reg_0_3_7_7_i_1_0[6]),
        .O(mem_reg_0_3_6_6_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_6_6_i_6
       (.I0(mem_reg_0_3_7_7_i_5_3[6]),
        .I1(mem_reg_0_3_7_7_i_5_4[6]),
        .I2(mem_reg_0_3_7_7_i_5_5[6]),
        .I3(ct_address0135_out),
        .I4(ct_address0133_out),
        .I5(ct_address0134_out),
        .O(mem_reg_0_3_6_6_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_6_6_i_7
       (.I0(mem_reg_0_3_7_7_i_5_0[6]),
        .I1(mem_reg_0_3_7_7_i_5_1[6]),
        .I2(mem_reg_0_3_7_7_i_5_2[6]),
        .I3(ct_address0132_out),
        .I4(ct_address0130_out),
        .I5(ct_address0131_out),
        .O(mem_reg_0_3_6_6_i_7_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_7_7_i_1_n_0),
        .DPO(q10[7]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_0_3_7_7_i_1
       (.I0(mem_reg_0_3_7_7_i_2_n_0),
        .I1(mem_reg_0_3_0_0_i_8_n_0),
        .I2(mem_reg_0_3_7_7_i_3_n_0),
        .I3(mem_reg_0_3_7_7_i_4_n_0),
        .I4(mem_reg_0_3_0_0_i_11_n_0),
        .I5(mem_reg_0_3_7_7_i_5_n_0),
        .O(mem_reg_0_3_7_7_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_7_7_i_2
       (.I0(mem_reg_0_3_7_7_i_1_1[7]),
        .I1(mem_reg_0_3_7_7_i_1_2[7]),
        .I2(mem_reg_0_3_7_7_i_1_3[7]),
        .I3(ct_address0126_out),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(ct_address0125_out),
        .O(mem_reg_0_3_7_7_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_0_3_7_7_i_3
       (.I0(mem_reg_0_3_7_7_i_1_7[7]),
        .I1(ct_address0123_out),
        .I2(mem_reg_0_3_7_7_i_1_8[7]),
        .I3(mem_reg_0_3_7_7_i_1_9[7]),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(mem_reg_0_3_0_0_i_23_n_0),
        .O(mem_reg_0_3_7_7_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_7_7_i_4
       (.I0(mem_reg_0_3_7_7_i_1_4[7]),
        .I1(mem_reg_0_3_7_7_i_1_5[7]),
        .I2(mem_reg_0_3_7_7_i_1_6[7]),
        .I3(ct_address0129_out),
        .I4(ct_address0127_out),
        .I5(ct_address0128_out),
        .O(mem_reg_0_3_7_7_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFBABABA00BABABA)) 
    mem_reg_0_3_7_7_i_5
       (.I0(mem_reg_0_3_7_7_i_6_n_0),
        .I1(mem_reg_0_3_0_0_i_25_n_0),
        .I2(mem_reg_0_3_7_7_i_7_n_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[9]),
        .I5(mem_reg_0_3_7_7_i_1_0[7]),
        .O(mem_reg_0_3_7_7_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_7_7_i_6
       (.I0(mem_reg_0_3_7_7_i_5_3[7]),
        .I1(mem_reg_0_3_7_7_i_5_4[7]),
        .I2(mem_reg_0_3_7_7_i_5_5[7]),
        .I3(ct_address0135_out),
        .I4(ct_address0133_out),
        .I5(ct_address0134_out),
        .O(mem_reg_0_3_7_7_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_0_3_7_7_i_7
       (.I0(mem_reg_0_3_7_7_i_5_0[7]),
        .I1(mem_reg_0_3_7_7_i_5_1[7]),
        .I2(mem_reg_0_3_7_7_i_5_2[7]),
        .I3(ct_address0132_out),
        .I4(ct_address0130_out),
        .I5(ct_address0131_out),
        .O(mem_reg_0_3_7_7_i_7_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_0_0_i_1__0_n_0),
        .DPO(q10[8]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_0_3_8_8_i_1__0
       (.I0(mem_reg_0_3_0_0_i_13_n_0),
        .I1(ct_ce0),
        .I2(mem_reg_0_3_0_0_i_14_n_0),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_ct/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(mem_reg_0_3_0_0_i_3_n_0),
        .A1(mem_reg_0_3_0_0_i_4_n_0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(mem_reg_0_3_1_1_i_1_n_0),
        .DPO(q10[9]),
        .DPRA0(int_pt_address1[0]),
        .DPRA1(int_pt_address1[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT2 #(
    .INIT(4'h8)) 
    p_0_in
       (.I0(p_2_out),
        .I1(ct_ce0),
        .O(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    p_0_in_i_1
       (.I0(ap_done),
        .I1(ct_address0135_out),
        .I2(p_0_in_i_5_n_0),
        .I3(p_0_in_i_6_n_0),
        .I4(ct_ce0),
        .I5(mem_reg_0_3_0_0_i_13_n_0),
        .O(p_2_out));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    p_0_in_i_10
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(ap_enable_reg_pp0_iter4),
        .O(p_0_in_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    p_0_in_i_11
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter4),
        .O(ct_address0132_out));
  LUT6 #(
    .INIT(64'hFFFFEEEF000F000F)) 
    p_0_in_i_12
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ct_address0125_out),
        .I3(ct_address0126_out),
        .I4(Q[4]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(p_0_in_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    p_0_in_i_13
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter4),
        .O(ct_address0131_out));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    p_0_in_i_14
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[12]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_0_in_i_2
       (.I0(p_0_in_i_7_n_0),
        .I1(ct_address0135_out),
        .I2(ap_done),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(ct_address0130_out),
        .I5(p_0_in_i_9_n_0),
        .O(ct_ce0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    p_0_in_i_3
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[9]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    p_0_in_i_4
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[8]),
        .O(ct_address0135_out));
  LUT6 #(
    .INIT(64'h3330333030303130)) 
    p_0_in_i_5
       (.I0(ct_address0130_out),
        .I1(p_0_in_i_10_n_0),
        .I2(ct_address0132_out),
        .I3(p_0_in_i_12_n_0),
        .I4(ct_address0129_out),
        .I5(ct_address0131_out),
        .O(p_0_in_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    p_0_in_i_6
       (.I0(mem_reg_0_3_0_0_i_32_n_0),
        .I1(ct_address0123_out),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(mem_reg_0_3_0_0_i_33_n_0),
        .I4(ct_address0128_out),
        .I5(ct_address0127_out),
        .O(p_0_in_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_0_in_i_7
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(ct_address0126_out),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(ct_address0128_out),
        .I4(ct_address0131_out),
        .I5(p_0_in_i_10_n_0),
        .O(p_0_in_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    p_0_in_i_8
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter4),
        .O(ct_address0130_out));
  LUT6 #(
    .INIT(64'hFFFF8888FFF88888)) 
    p_0_in_i_9
       (.I0(Q[14]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(Q[2]),
        .O(p_0_in_i_9_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    \q1[31]_i_1__0 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .O(ar_hs));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[0]),
        .Q(\q1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[10]),
        .Q(\q1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[11]),
        .Q(\q1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[12]),
        .Q(\q1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[13]),
        .Q(\q1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[14]),
        .Q(\q1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[15]),
        .Q(\q1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[16]),
        .Q(\q1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[17]),
        .Q(\q1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[18]),
        .Q(\q1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[19]),
        .Q(\q1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[1]),
        .Q(\q1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[20]),
        .Q(\q1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[21]),
        .Q(\q1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[22]),
        .Q(\q1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[23]),
        .Q(\q1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[24]),
        .Q(\q1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[25]),
        .Q(\q1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[26]),
        .Q(\q1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[27]),
        .Q(\q1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[28]),
        .Q(\q1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[29]),
        .Q(\q1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[2]),
        .Q(\q1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[30]),
        .Q(\q1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[31]),
        .Q(\q1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[3]),
        .Q(\q1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[4]),
        .Q(\q1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[5]),
        .Q(\q1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[6]),
        .Q(\q1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[7]),
        .Q(\q1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[8]),
        .Q(\q1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(q10[9]),
        .Q(\q1_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \z_175_reg_31307[7]_i_1 
       (.I0(Q[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm_reg[13] ));
endmodule

(* CHECK_LICENSE_TYPE = "design_enc_clefia_enc_0_0,clefia_enc,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "clefia_enc,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_enc_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_enc_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "16'b0000000000000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "16'b0000000000000010" *) 
  (* ap_ST_fsm_pp0_stage10 = "16'b0000010000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "16'b0000100000000000" *) 
  (* ap_ST_fsm_pp0_stage12 = "16'b0001000000000000" *) 
  (* ap_ST_fsm_pp0_stage13 = "16'b0010000000000000" *) 
  (* ap_ST_fsm_pp0_stage14 = "16'b0100000000000000" *) 
  (* ap_ST_fsm_pp0_stage15 = "16'b1000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "16'b0000000000000100" *) 
  (* ap_ST_fsm_pp0_stage3 = "16'b0000000000001000" *) 
  (* ap_ST_fsm_pp0_stage4 = "16'b0000000000010000" *) 
  (* ap_ST_fsm_pp0_stage5 = "16'b0000000000100000" *) 
  (* ap_ST_fsm_pp0_stage6 = "16'b0000000001000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "16'b0000000010000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "16'b0000000100000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "16'b0000001000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
