
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.044293                       # Number of seconds simulated
sim_ticks                                 44293434500                       # Number of ticks simulated
final_tick                                44293434500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1383459                       # Simulator instruction rate (inst/s)
host_op_rate                                  2347694                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2183504213                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659188                       # Number of bytes of host memory used
host_seconds                                    20.29                       # Real time elapsed on the host
sim_insts                                    28064123                       # Number of instructions simulated
sim_ops                                      47624098                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          449408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             471936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        51968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           51968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             508608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10146154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10654762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        508608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           508608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1173266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1173266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1173266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            508608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10146154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11828028                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4488665                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2193936                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35206206                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         88586869                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    28064123                       # Number of instructions committed
system.cpu.committedOps                      47624098                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              47536413                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1935                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      772572                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4056702                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     47536413                       # number of integer instructions
system.cpu.num_fp_insts                          1935                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            90177477                       # number of times the integer registers were read
system.cpu.num_int_register_writes           39127112                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3763                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1476                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             22557816                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16666253                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6682598                       # number of memory refs
system.cpu.num_load_insts                     4488662                       # Number of load instructions
system.cpu.num_store_insts                    2193936                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   88586869                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6415418                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 86264      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                  40654258     85.36%     85.55% # Class of executed instruction
system.cpu.op_class::IntMult                   200004      0.42%     85.97% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::MemRead                  4488610      9.43%     95.39% # Class of executed instruction
system.cpu.op_class::MemWrite                 2193525      4.61%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  52      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                411      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   47624098                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.205424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6682601                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36746                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.859277                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1005.205424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.981646                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981646                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          832                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13401948                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13401948                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4458441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4458441                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2162427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2162427                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       6620868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6620868                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      6620868                       # number of overall hits
system.cpu.dcache.overall_hits::total         6620868                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30224                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        31509                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31509                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        61733                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          61733                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        61733                       # number of overall misses
system.cpu.dcache.overall_misses::total         61733                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1443061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1443061000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    962777000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    962777000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2405838000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2405838000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2405838000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2405838000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4488665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4488665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2193936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2193936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      6682601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6682601                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      6682601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6682601                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006733                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009238                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009238                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009238                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009238                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47745.533351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47745.533351                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30555.619029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30555.619029                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38971.668314                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38971.668314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38971.668314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38971.668314                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        33142                       # number of writebacks
system.cpu.dcache.writebacks::total             33142                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30224                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        31509                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31509                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        61733                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61733                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        61733                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61733                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1412837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1412837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    931268000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    931268000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2344105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2344105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2344105000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2344105000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.014362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009238                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46745.533351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46745.533351                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29555.619029                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29555.619029                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37971.668314                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37971.668314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37971.668314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37971.668314                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35722                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.159742                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35206206                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          100017.630682                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.159742                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          70412764                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         70412764                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     35205854                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35205854                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      35205854                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35205854                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     35205854                       # number of overall hits
system.cpu.icache.overall_hits::total        35205854                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     60877500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60877500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     60877500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60877500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     60877500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60877500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     35206206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35206206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     35206206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35206206                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     35206206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35206206                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 172947.443182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 172947.443182                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 172947.443182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 172947.443182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 172947.443182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 172947.443182                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     60525500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60525500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     60525500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60525500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     60525500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60525500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 171947.443182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 171947.443182                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 171947.443182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 171947.443182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 171947.443182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 171947.443182                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   510.336563                       # Cycle average of tags in use
system.l2.tags.total_refs                       94600                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     67309                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.405458                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    435000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      274.919782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.733982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        232.682799                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.536953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.454459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996751                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    263011                       # Number of tag accesses
system.l2.tags.data_accesses                   263011                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        33142                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33142                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             24312                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                24312                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                 65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    65                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data           2079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2079                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                  2144                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2144                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                 2144                       # number of overall hits
system.l2.overall_hits::total                    2144                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data             675                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                675                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6457                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        28145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28145                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               34602                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34954                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data              34602                       # number of overall misses
system.l2.overall_misses::total                 34954                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    611507500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     611507500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     59994500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59994500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1345671500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1345671500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      59994500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1957179000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2017173500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     59994500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1957179000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2017173500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        33142                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33142                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         24987                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24987                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        30224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             36746                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37098                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            36746                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37098                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.027014                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.027014                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.990034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990034                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.931214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.931214                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.941654                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.942207                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.941654                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.942207                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 94704.584172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94704.584172                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 170438.920455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 170438.920455                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 47812.098064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 47812.098064                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 170438.920455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 56562.597538                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57709.375179                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 170438.920455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 56562.597538                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57709.375179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                33956                       # number of writebacks
system.l2.writebacks::total                     33956                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2576                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2576                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          675                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           675                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6457                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        28145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28145                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          34602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34954                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         34602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34954                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data      9787500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9787500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    546937500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    546937500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     56474500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56474500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1064221500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1064221500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     56474500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1611159000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1667633500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     56474500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1611159000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1667633500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.027014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.027014                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.990034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.931214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.931214                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.941654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.942207                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.941654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.942207                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        14500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        14500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 84704.584172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84704.584172                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 160438.920455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 160438.920455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 37812.098064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 37812.098064                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 160438.920455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 46562.597538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47709.375179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 160438.920455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 46562.597538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47709.375179                       # average overall mshr miss latency
system.l2.replacements                          66797                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5587.892443                       # Cycle average of tags in use
system.l3.tags.total_refs                       68910                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      7384                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      9.332340                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    419000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.654191                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        220.641684                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5366.596568                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000080                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.026934                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.655102                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.682116                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6397                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6335                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.780884                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    145204                       # Number of tag accesses
system.l3.tags.data_accesses                   145204                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        33956                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33956                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 74                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    74                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          27506                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             27506                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 27580                       # number of demand (read+write) hits
system.l3.demand_hits::total                    27580                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                27580                       # number of overall hits
system.l3.overall_hits::total                   27580                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6383                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6383                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          639                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             991                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7022                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7374                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data               7022                       # number of overall misses
system.l3.overall_misses::total                  7374                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    471276000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     471276000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     52426500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    217940000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    270366500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      52426500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     689216000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        741642500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     52426500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    689216000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       741642500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        33956                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33956                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6457                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6457                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        28145                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         28497                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             34602                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                34954                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            34602                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               34954                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.988540                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.988540                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.022704                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.034776                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.202936                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.210963                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.202936                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.210963                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 73832.993890                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 73832.993890                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 148938.920455                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 341064.162754                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 272821.897074                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 148938.920455                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 98150.954144                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 100575.332248                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 148938.920455                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 98150.954144                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 100575.332248                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  812                       # number of writebacks
system.l3.writebacks::total                       812                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data         6383                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6383                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          639                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          991                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7022                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7374                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7022                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7374                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    375531000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    375531000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     47146500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    208355000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    255501500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     47146500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    583886000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    631032500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     47146500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    583886000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    631032500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.988540                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.988540                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.022704                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.034776                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.202936                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.210963                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.202936                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.210963                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 58832.993890                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 58832.993890                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 133938.920455                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 326064.162754                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 257821.897074                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 133938.920455                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 83150.954144                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 85575.332248                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 133938.920455                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 83150.954144                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 85575.332248                       # average overall mshr miss latency
system.l3.replacements                            987                       # number of replacements
system.membus.snoop_filter.tot_requests          8248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                991                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          812                       # Transaction distribution
system.membus.trans_dist::CleanEvict               62                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6383                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6383                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           991                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        15622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        15622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       523904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       523904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  523904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7374                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7374    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7374                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11500500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36874500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        97851                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          36091                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        36091                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30576                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           35534                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24987                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          24987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6522                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6522                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30224                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       159188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                159936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4472832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4498176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           66910                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2173184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           128995                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.279786                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.448896                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92904     72.02%     72.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36091     27.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             128995                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           82111500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67612500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        72196                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        37242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            113                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          113                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  44293434500                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             28497                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        34768                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            2786                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             675                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6457                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6457                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        28497                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       107150                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      4410240                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             987                       # Total snoops (count)
system.tol3bus.snoopTraffic                     51968                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            36616                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.003086                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.055467                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  36503     99.69%     99.69% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    113      0.31%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              36616                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          104010000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          87385000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
