Archive Project report for DE10_LITE_D8M_VIP
Mon Jun 07 19:52:03 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Mon Jun 07 19:52:03 2021 ;
; Revision Name          ; DE10_LITE_D8M_VIP                     ;
; Top-level Entity Name  ; DE10_LITE_D8M_VIP                     ;
; Family                 ; MAX 10                                ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory C:/Users/0tian/Desktop/Mars_FPGA/EEE2Rover/DE10_LITE_D8M_VIP_16/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:/Users/0tian/Desktop/Mars_FPGA/EEE2Rover/DE10_LITE_D8M_VIP_16/Archive070621_SemiLineDetect.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'DE10_LITE_D8M_VIP.archive.rpt'
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/16.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4850 megabytes
    Info: Processing ended: Mon Jun 07 19:52:03 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:03


+-------------------------------------------------------------------------------------------+
; Files Archived                                                                            ;
+-------------------------------------------------------------------------------------------+
; File Name                                                                                 ;
+-------------------------------------------------------------------------------------------+
; Chain.cdf                                                                                 ;
; db/DE10_LITE_D8M_VIP.cmp.rdb                                                              ;
; db/stp1_auto_stripped.stp                                                                 ;
; DE10_LITE_D8M_VIP.qpf                                                                     ;
; DE10_LITE_D8M_VIP.qsf                                                                     ;
; DE10_LITE_D8M_VIP.SDC                                                                     ;
; DE10_LITE_D8M_VIP.v                                                                       ;
; DE10_LITE_D8M_VIP_assignment_defaults.qdf                                                 ;
; EEE_IMGPROC_hw.tcl                                                                        ;
; FpsMonitor.v                                                                              ;
; ip/EEE_IMGPROC/edge_detect/edge_detect.v                                                  ;
; ip/EEE_IMGPROC/edge_detect/G_get.qip                                                      ;
; ip/EEE_IMGPROC/edge_detect/G_get.v                                                        ;
; ip/EEE_IMGPROC/edge_detect/G_get_bb.v                                                     ;
; ip/EEE_IMGPROC/edge_detect/line_buf.qip                                                   ;
; ip/EEE_IMGPROC/edge_detect/line_buf.v                                                     ;
; ip/EEE_IMGPROC/edge_detect/line_buf_bb.v                                                  ;
; ip/EEE_IMGPROC/edge_detect/mult_1_11_u.qip                                                ;
; ip/EEE_IMGPROC/edge_detect/mult_1_11_u.v                                                  ;
; ip/EEE_IMGPROC/edge_detect/mult_1_11_u_bb.v                                               ;
; ip/EEE_IMGPROC/edge_detect/sqrt_1.qip                                                     ;
; ip/EEE_IMGPROC/edge_detect/sqrt_1.v                                                       ;
; ip/EEE_IMGPROC/edge_detect/sqrt_1_bb.v                                                    ;
; ip/EEE_IMGPROC/EEE_IMGPROC.v                                                              ;
; ip/EEE_IMGPROC/hough_transform/accum.qip                                                  ;
; ip/EEE_IMGPROC/hough_transform/accum.v                                                    ;
; ip/EEE_IMGPROC/hough_transform/accum_bb.v                                                 ;
; ip/EEE_IMGPROC/hough_transform/buffer.qip                                                 ;
; ip/EEE_IMGPROC/hough_transform/buffer.v                                                   ;
; ip/EEE_IMGPROC/hough_transform/buffer_bb.v                                                ;
; ip/EEE_IMGPROC/hough_transform/hough_transform.v                                          ;
; ip/EEE_IMGPROC/hough_transform/mult_round.v                                               ;
; ip/EEE_IMGPROC/median_filter/add_mult.qip                                                 ;
; ip/EEE_IMGPROC/median_filter/add_mult.v                                                   ;
; ip/EEE_IMGPROC/median_filter/add_mult_7.qip                                               ;
; ip/EEE_IMGPROC/median_filter/add_mult_7.v                                                 ;
; ip/EEE_IMGPROC/median_filter/add_mult_7_bb.v                                              ;
; ip/EEE_IMGPROC/median_filter/add_mult_bb.v                                                ;
; ip/EEE_IMGPROC/median_filter/add_mult_inst.v                                              ;
; ip/EEE_IMGPROC/median_filter/add_multiple.qip                                             ;
; ip/EEE_IMGPROC/median_filter/add_multiple.v                                               ;
; ip/EEE_IMGPROC/median_filter/add_multiple_15.qip                                          ;
; ip/EEE_IMGPROC/median_filter/add_multiple_15.v                                            ;
; ip/EEE_IMGPROC/median_filter/add_multiple_15_bb.v                                         ;
; ip/EEE_IMGPROC/median_filter/add_multiple_bb.v                                            ;
; ip/EEE_IMGPROC/median_filter/div_terms.qip                                                ;
; ip/EEE_IMGPROC/median_filter/div_terms.v                                                  ;
; ip/EEE_IMGPROC/median_filter/div_terms_bb.v                                               ;
; ip/EEE_IMGPROC/median_filter/gauss_kernel.v                                               ;
; ip/EEE_IMGPROC/median_filter/median_filter.v                                              ;
; ip/EEE_IMGPROC/median_filter/mult_coeffs.qip                                              ;
; ip/EEE_IMGPROC/median_filter/mult_coeffs.v                                                ;
; ip/EEE_IMGPROC/median_filter/mult_coeffs_bb.v                                             ;
; ip/EEE_IMGPROC/MSG_FIFO.qip                                                               ;
; ip/EEE_IMGPROC/MSG_FIFO.v                                                                 ;
; ip/EEE_IMGPROC/MSG_FIFO_bb.v                                                              ;
; ip/EEE_IMGPROC/MSG_FIFO_inst.v                                                            ;
; ip/EEE_IMGPROC/non_max_suppress/div_1_17_14_s.qip                                         ;
; ip/EEE_IMGPROC/non_max_suppress/div_1_17_14_s.v                                           ;
; ip/EEE_IMGPROC/non_max_suppress/div_1_17_14_s_bb.v                                        ;
; ip/EEE_IMGPROC/non_max_suppress/div_2_17_14_s.qip                                         ;
; ip/EEE_IMGPROC/non_max_suppress/div_2_17_14_s.v                                           ;
; ip/EEE_IMGPROC/non_max_suppress/div_2_17_14_s_bb.v                                        ;
; ip/EEE_IMGPROC/non_max_suppress/line_buf_36.qip                                           ;
; ip/EEE_IMGPROC/non_max_suppress/line_buf_36.v                                             ;
; ip/EEE_IMGPROC/non_max_suppress/line_buf_36_bb.v                                          ;
; ip/EEE_IMGPROC/non_max_suppress/non_max_suppress.v                                        ;
; ip/EEE_IMGPROC/rgb_to_hsv/div.qip                                                         ;
; ip/EEE_IMGPROC/rgb_to_hsv/div.v                                                           ;
; ip/EEE_IMGPROC/rgb_to_hsv/div_bb.v                                                        ;
; ip/EEE_IMGPROC/rgb_to_hsv/onehot_mux.v                                                    ;
; ip/EEE_IMGPROC/rgb_to_hsv/rgb_to_hsv.v                                                    ;
; ip/EEE_IMGPROC/rgb_to_hsv/rgb_to_hsv_pipe.v                                               ;
; ip/EEE_IMGPROC/smooth_detect/div_1_14_11_u.qip                                            ;
; ip/EEE_IMGPROC/smooth_detect/div_1_14_11_u.v                                              ;
; ip/EEE_IMGPROC/smooth_detect/div_1_14_11_u_bb.v                                           ;
; ip/EEE_IMGPROC/smooth_detect/div_2_14_11_u.qip                                            ;
; ip/EEE_IMGPROC/smooth_detect/div_2_14_11_u.v                                              ;
; ip/EEE_IMGPROC/smooth_detect/div_2_14_11_u_bb.v                                           ;
; ip/EEE_IMGPROC/smooth_detect/smooth_detect.v                                              ;
; ip/EEE_IMGPROC/STREAM_REG.v                                                               ;
; ip/EEE_IMGPROC/STREAM_REG_TEST.v                                                          ;
; ip/EEE_IMGPROC/STREAM_REG_TEST.vwf                                                        ;
; mult_1_14.qip                                                                             ;
; mult_1_14.v                                                                               ;
; mult_1_14_bb.v                                                                            ;
; output_files/Chain1.cdf                                                                   ;
; output_files/Chain2.cdf                                                                   ;
; output_files/stp1.stp                                                                     ;
; Qsys.qsys                                                                                 ;
; Qsys.sopcinfo                                                                             ;
; Qsys/Qsys.bsf                                                                             ;
; Qsys/Qsys.cmp                                                                             ;
; Qsys/Qsys.html                                                                            ;
; Qsys/Qsys.xml                                                                             ;
; Qsys/Qsys_bb.v                                                                            ;
; Qsys/Qsys_generation.rpt                                                                  ;
; Qsys/Qsys_generation_previous.rpt                                                         ;
; Qsys/Qsys_inst.v                                                                          ;
; Qsys/Qsys_inst.vhd                                                                        ;
; Qsys/synthesis/Qsys.debuginfo                                                             ;
; Qsys/synthesis/Qsys.qip                                                                   ;
; Qsys/synthesis/Qsys.regmap                                                                ;
; Qsys/synthesis/Qsys.v                                                                     ;
; Qsys/synthesis/submodules/add2.v                                                          ;
; Qsys/synthesis/submodules/add4.v                                                          ;
; Qsys/synthesis/submodules/alt_cusp161_addsubcarry.vhd                                     ;
; Qsys/synthesis/submodules/alt_cusp161_atlantic_reporter.vhd                               ;
; Qsys/synthesis/submodules/alt_cusp161_au.vhd                                              ;
; Qsys/synthesis/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd                  ;
; Qsys/synthesis/submodules/alt_cusp161_avalon_st_input.vhd                                 ;
; Qsys/synthesis/submodules/alt_cusp161_avalon_st_output.vhd                                ;
; Qsys/synthesis/submodules/alt_cusp161_clock_reset.vhd                                     ;
; Qsys/synthesis/submodules/alt_cusp161_cmp.vhd                                             ;
; Qsys/synthesis/submodules/alt_cusp161_fifo.vhd                                            ;
; Qsys/synthesis/submodules/alt_cusp161_fifo_usedw_calculator.vhd                           ;
; Qsys/synthesis/submodules/alt_cusp161_general_fifo.vhd                                    ;
; Qsys/synthesis/submodules/alt_cusp161_gray_clock_crosser.vhd                              ;
; Qsys/synthesis/submodules/alt_cusp161_logic_fifo.vhd                                      ;
; Qsys/synthesis/submodules/alt_cusp161_muxbin2.vhd                                         ;
; Qsys/synthesis/submodules/alt_cusp161_muxhot16.vhd                                        ;
; Qsys/synthesis/submodules/alt_cusp161_one_bit_delay.vhd                                   ;
; Qsys/synthesis/submodules/alt_cusp161_package.vhd                                         ;
; Qsys/synthesis/submodules/alt_cusp161_pc.vhd                                              ;
; Qsys/synthesis/submodules/alt_cusp161_pulling_width_adapter.vhd                           ;
; Qsys/synthesis/submodules/alt_cusp161_pushing_width_adapter.vhd                           ;
; Qsys/synthesis/submodules/alt_cusp161_ram_fifo.vhd                                        ;
; Qsys/synthesis/submodules/alt_cusp161_reg.vhd                                             ;
; Qsys/synthesis/submodules/alt_cusp161_std_logic_vector_delay.vhd                          ;
; Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v                                     ;
; Qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v                            ;
; Qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v                            ;
; Qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v                           ;
; Qsys/synthesis/submodules/alt_vipitc131_common_sync.v                                     ;
; Qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v                          ;
; Qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v                                ;
; Qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v                             ;
; Qsys/synthesis/submodules/alt_vipitc131_cvo.sdc                                           ;
; Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv                                         ;
; Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v                           ;
; Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v                                  ;
; Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv                              ;
; Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v                             ;
; Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v                             ;
; Qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                         ;
; Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ;
; Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc                    ;
; Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ;
; Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v                                ;
; Qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                              ;
; Qsys/synthesis/submodules/altera_default_burst_converter.sv                               ;
; Qsys/synthesis/submodules/altera_incr_burst_converter.sv                                  ;
; Qsys/synthesis/submodules/altera_merlin_address_alignment.sv                              ;
; Qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                     ;
; Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ;
; Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                             ;
; Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv                              ;
; Qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ;
; Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ;
; Qsys/synthesis/submodules/altera_merlin_master_agent.sv                                   ;
; Qsys/synthesis/submodules/altera_merlin_master_translator.sv                              ;
; Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv                                 ;
; Qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                    ;
; Qsys/synthesis/submodules/altera_merlin_slave_translator.sv                               ;
; Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ;
; Qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                  ;
; Qsys/synthesis/submodules/altera_reset_controller.sdc                                     ;
; Qsys/synthesis/submodules/altera_reset_controller.v                                       ;
; Qsys/synthesis/submodules/altera_reset_synchronizer.v                                     ;
; Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ;
; Qsys/synthesis/submodules/altera_wrap_burst_converter.sv                                  ;
; Qsys/synthesis/submodules/Bayer2RGB.v                                                     ;
; Qsys/synthesis/submodules/Bayer_LineBuffer.v                                              ;
; Qsys/synthesis/submodules/CAMERA_Bayer.v                                                  ;
; Qsys/synthesis/submodules/CAMERA_RGB.v                                                    ;
; Qsys/synthesis/submodules/EEE_IMGPROC.v                                                   ;
; Qsys/synthesis/submodules/F_VCM.v                                                         ;
; Qsys/synthesis/submodules/i2c_master_bit_ctrl.v                                           ;
; Qsys/synthesis/submodules/i2c_master_byte_ctrl.v                                          ;
; Qsys/synthesis/submodules/i2c_master_defines.v                                            ;
; Qsys/synthesis/submodules/i2c_master_top.v                                                ;
; Qsys/synthesis/submodules/i2c_opencores.v                                                 ;
; Qsys/synthesis/submodules/I2C_VCM_Config.v                                                ;
; Qsys/synthesis/submodules/I2C_VCM_Controller.v                                            ;
; Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.ocp                                          ;
; Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0.vhd                                          ;
; Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0_tb.vhd                                       ;
; Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0_vfb_reader_vfb_reader.trace                  ;
; Qsys/synthesis/submodules/Qsys_alt_vip_vfb_0_vfb_writer_vfb_writer.trace                  ;
; Qsys/synthesis/submodules/Qsys_altpll_0.v                                                 ;
; Qsys/synthesis/submodules/Qsys_gpio_STOP.v                                                ;
; Qsys/synthesis/submodules/Qsys_irq_mapper.sv                                              ;
; Qsys/synthesis/submodules/Qsys_jtag_uart.v                                                ;
; Qsys/synthesis/submodules/Qsys_key.v                                                      ;
; Qsys/synthesis/submodules/Qsys_led.v                                                      ;
; Qsys/synthesis/submodules/Qsys_mipi_pwdn_n.v                                              ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v                                        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v                      ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_015.v                  ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_016.v                  ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0.sv ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_017.v                  ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0.sv ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_demux.sv                             ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv                         ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_demux_002.sv                         ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_demux_003.sv                         ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_demux_005.sv                         ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux.sv                               ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv                           ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux_015.sv                           ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux_016.sv                           ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux_017.sv                           ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv                                ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_002.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_003.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_004.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_005.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_006.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_008.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_010.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_018.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_019.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_020.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_021.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_022.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux.sv                             ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux_004.sv                         ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux_005.sv                         ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux_014.sv                         ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux_016.sv                         ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux.sv                               ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv                           ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux_002.sv                           ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v                                        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v                      ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv     ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_demux.sv                             ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux.sv                               ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv                                ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv                            ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_demux.sv                             ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv                               ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2.v                                               ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu.ocp                                         ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu.sdc                                         ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu.v                                           ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu_bht_ram.mif                                 ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu_dc_tag_ram.mif                              ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu_debug_slave_sysclk.v                        ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu_debug_slave_tck.v                           ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v                       ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu_ic_tag_ram.mif                              ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu_mult_cell.v                                 ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu_ociram_default_contents.mif                 ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu_rf_ram_a.mif                                ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu_rf_ram_b.mif                                ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_cpu_test_bench.v                                ;
; Qsys/synthesis/submodules/Qsys_onchip_memory2_0.v                                         ;
; Qsys/synthesis/submodules/Qsys_sdram.v                                                    ;
; Qsys/synthesis/submodules/Qsys_sdram_0.v                                                  ;
; Qsys/synthesis/submodules/Qsys_sdram_0_test_component.v                                   ;
; Qsys/synthesis/submodules/Qsys_sdram_test_component.v                                     ;
; Qsys/synthesis/submodules/Qsys_spi_0.v                                                    ;
; Qsys/synthesis/submodules/Qsys_sw.v                                                       ;
; Qsys/synthesis/submodules/Qsys_sysid_qsys.v                                               ;
; Qsys/synthesis/submodules/Qsys_timer.v                                                    ;
; Qsys/synthesis/submodules/rgb_fifo.v                                                      ;
; Qsys/synthesis/submodules/TERASIC_AUTO_FOCUS.v                                            ;
; Qsys/synthesis/submodules/TERASIC_CAMERA.v                                                ;
; Qsys/synthesis/submodules/VCM_CTRL_P.v                                                    ;
+-------------------------------------------------------------------------------------------+


