Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Oct  6 15:57:36 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                2.99e-02    0.140 1.54e+07    0.186 100.0
  mux_prescale (custom_mux)            8.71e-06 8.25e-06 4.61e+04 6.30e-05   0.0
  u3 (RST_SYNC_test_1)                 7.90e-06 7.08e-04 2.83e+04 7.44e-04   0.4
  u2 (RST_SYNC_test_0)                 7.15e-06 6.74e-04 2.81e+04 7.09e-04   0.4
  u1 (ClkDiv_test_1)                   2.66e-04 3.79e-03 5.98e+05 4.65e-03   2.5
    add_30 (ClkDiv_1_DW01_inc_1)          0.000    0.000 8.60e+04 8.60e-05   0.0
    add_36 (ClkDiv_1_DW01_inc_0)       1.38e-05 9.17e-05 8.14e+04 1.87e-04   0.1
  u0 (ClkDiv_test_0)                   3.72e-04 4.10e-03 5.66e+05 5.03e-03   2.7
    add_30 (ClkDiv_0_DW01_inc_1)       1.01e-05 6.26e-05 8.67e+04 1.59e-04   0.1
    add_36 (ClkDiv_0_DW01_inc_0)       2.38e-05 1.03e-04 8.15e+04 2.08e-04   0.1
  busy_faling (PULSE_NEG_GEN_test_1)   1.44e-07 5.14e-04 3.12e+04 5.46e-04   0.3
  u7 (PULSE_SAMEZERO_GEN_test_1)       6.80e-05 3.60e-04 1.88e+04 4.47e-04   0.2
  pulse_valid (PULSE_GEN_test_1)       5.65e-06 5.72e-04 3.18e+04 6.09e-04   0.3
  pulse_en (PULSE_GEN_test_0)          1.16e-05 6.44e-04 3.20e+04 6.88e-04   0.4
  clkGate (CLK_GATE)                   3.67e-03 5.83e-03 4.86e+04 9.55e-03   5.1
  data_synch (DATA_SYNC_test_1)        2.74e-07 3.07e-03 2.10e+05 3.28e-03   1.8
  tx (UART_TX_test_1)                  8.45e-04 6.57e-03 7.17e+05 8.13e-03   4.4
    parity (parityCalc_test_1)         1.87e-05 2.34e-03 2.96e+05 2.66e-03   1.4
    ser (serializer_test_1)            7.62e-05 3.34e-03 2.68e+05 3.68e-03   2.0
    controller (FSM_test_1)            1.06e-05 8.20e-04 9.81e+04 9.29e-04   0.5
  rx (UART_RX_test_1)                  3.93e-03 1.50e-02 1.81e+06 2.08e-02  11.2
    stop_checker (stp_chk)             8.36e-04 5.86e-05 1.37e+04 9.09e-04   0.5
    start_checker (strt_chk)           2.36e-08 6.64e-08 2.80e+03 2.89e-06   0.0
    par_checker (parity_chk_test_1)    3.27e-04 4.04e-04 4.37e+04 7.74e-04   0.4
    deserial (deserializer_edge_width6_scaler_width6_data_width8_test_1)
                                       2.44e-04 3.72e-03 3.74e+05 4.34e-03   2.3
    controller (FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6_test_1)
                                       5.39e-04 4.31e-03 4.84e+05 5.34e-03   2.9
    sampling (data_sampling_prescalar_WIDTH6_scaler6_test_1)
                                       1.05e-04 1.40e-03 3.82e+05 1.89e-03   1.0
    EDGE_U0 (edge_bit_counter_prescalar_width6_bit_width_count3_test_1)
                                       6.87e-04 5.03e-03 4.97e+05 6.22e-03   3.3
  fifo (FIFO_test_1)                   1.50e-03 2.85e-02 2.62e+06 3.26e-02  17.6
    write_synch (Synchronizer_test_1)  1.52e-06 2.06e-03 1.07e+05 2.17e-03   1.2
    fifo_rd (FIFO_Empty_test_1)        1.01e-04 1.76e-03 2.28e+05 2.08e-03   1.1
    read_synch (Synchronizer_test_0)   6.11e-06 2.17e-03 1.08e+05 2.29e-03   1.2
    fifo_w (FIFO_Full_test_1)          4.17e-05 1.52e-03 2.27e+05 1.79e-03   1.0
    mem (Ram_test_1)                   1.34e-03 2.10e-02 1.95e+06 2.43e-02  13.1
  FSM (SYS_CTRL_test_1)                1.73e-04 2.62e-03 5.46e+05 3.34e-03   1.8
  alu (ALU_test_1)                     6.83e-05 2.52e-02 4.29e+06 2.96e-02  15.9
    mult_35 (ALU_DW02_mult_0)          1.36e-05 1.25e-05 1.66e+06 1.68e-03   0.9
    add_33 (ALU_DW01_add_0)            1.57e-06 1.68e-05 2.05e+05 2.23e-04   0.1
    sub_34 (ALU_DW01_sub_0)            1.84e-06 1.72e-05 2.48e+05 2.67e-04   0.1
    div_36 (ALU_DW_div_uns_0)          2.03e-05 9.73e-05 1.24e+06 1.36e-03   0.7
  RegFile (RegisterFile_test_1)        6.68e-03 4.02e-02 3.64e+06 5.05e-02  27.2
  rst2mux (mux2X1_6)                   1.96e-05 8.52e-05 1.31e+04 1.18e-04   0.1
  rst1mux (mux2X1_0)                   1.96e-05 8.52e-05 1.32e+04 1.18e-04   0.1
  rstmux (mux2X1_2)                    1.17e-04 9.18e-05 1.15e+04 2.20e-04   0.1
  rxmux (mux2X1_3)                     8.46e-04 1.93e-04 1.15e+04 1.05e-03   0.6
  txmux (mux2X1_4)                     9.38e-04 1.94e-04 1.15e+04 1.14e-03   0.6
  uartmux (mux2X1_5)                   5.09e-04 1.88e-04 1.15e+04 7.09e-04   0.4
  refmux (mux2X1_1)                    5.25e-03 4.13e-04 1.88e+04 5.68e-03   3.1
1
