/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [5:0] _01_;
  reg [22:0] _02_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [14:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [9:0] celloutsig_0_53z;
  wire [2:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [5:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_76z;
  wire [2:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~((celloutsig_0_31z[5] | celloutsig_0_24z) & celloutsig_0_25z);
  assign celloutsig_1_5z = ~((celloutsig_1_1z[5] | celloutsig_1_2z[0]) & celloutsig_1_4z[1]);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_1z[5]) & celloutsig_1_6z[9]);
  assign celloutsig_1_15z = ~((celloutsig_1_4z[1] | celloutsig_1_11z) & celloutsig_1_10z[0]);
  assign celloutsig_0_11z = ~((celloutsig_0_5z[0] | celloutsig_0_10z) & celloutsig_0_6z);
  assign celloutsig_0_19z = ~((celloutsig_0_10z | in_data[90]) & celloutsig_0_6z);
  assign celloutsig_0_24z = ~((celloutsig_0_8z[1] | celloutsig_0_22z[10]) & celloutsig_0_3z[2]);
  assign celloutsig_1_11z = in_data[140] | in_data[168];
  assign celloutsig_1_16z = celloutsig_1_15z | celloutsig_1_8z;
  assign celloutsig_0_14z = celloutsig_0_7z | celloutsig_0_1z;
  assign celloutsig_0_16z = celloutsig_0_13z[5] | celloutsig_0_11z;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _00_ <= 8'h00;
    else _00_ <= celloutsig_1_0z;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= celloutsig_0_9z;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 23'h000000;
    else _02_ <= { celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_9z };
  assign celloutsig_0_77z = celloutsig_0_34z[3:1] & { celloutsig_0_52z, celloutsig_0_67z, celloutsig_0_37z };
  assign celloutsig_0_9z = { celloutsig_0_8z[4:0], celloutsig_0_1z } & { celloutsig_0_8z[4:3], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_33z = { celloutsig_0_27z[10:9], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_19z } == celloutsig_0_8z[4:0];
  assign celloutsig_0_36z = celloutsig_0_22z[11:6] == celloutsig_0_22z[7:2];
  assign celloutsig_0_67z = in_data[41:23] == { celloutsig_0_53z[8:1], celloutsig_0_43z, celloutsig_0_17z, celloutsig_0_45z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z } == { in_data[170:141], celloutsig_1_5z };
  assign celloutsig_0_29z = { celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_25z } == celloutsig_0_15z[12:9];
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z } >= { celloutsig_0_3z[12:6], celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_17z[8:3], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z } >= { celloutsig_0_3z[1], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_37z = { _02_[5:4], celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_35z } > { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_13z };
  assign celloutsig_1_3z = { celloutsig_1_0z[1:0], celloutsig_1_2z } > { celloutsig_1_1z[8:6], celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[66:53] > celloutsig_0_0z[14:1];
  assign celloutsig_0_30z = { _01_[4:1], celloutsig_0_6z } > _02_[18:14];
  assign celloutsig_0_21z = celloutsig_0_8z[2:0] && celloutsig_0_13z[2:0];
  assign celloutsig_0_25z = { celloutsig_0_0z[12:10], celloutsig_0_11z, celloutsig_0_3z } && { celloutsig_0_3z[8:6], celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_0_43z = ! { _02_[22:6], celloutsig_0_33z };
  assign celloutsig_0_45z = ! { celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_52z = ! { _01_[3], celloutsig_0_29z, celloutsig_0_14z };
  assign celloutsig_0_7z = ! in_data[39:32];
  assign celloutsig_0_10z = ! { celloutsig_0_9z[4:1], celloutsig_0_9z };
  assign celloutsig_0_2z = ! in_data[55:52];
  assign celloutsig_0_56z = celloutsig_0_0z[8:6] % { 1'h1, celloutsig_0_47z[1:0] };
  assign celloutsig_0_68z = celloutsig_0_22z[6:1] % { 1'h1, celloutsig_0_8z[4:0] };
  assign celloutsig_0_8z = celloutsig_0_0z[7:2] % { 1'h1, celloutsig_0_3z[4:1], celloutsig_0_6z };
  assign celloutsig_0_34z = { celloutsig_0_13z[6:4], celloutsig_0_6z } * { celloutsig_0_24z, celloutsig_0_5z };
  assign celloutsig_0_40z = { celloutsig_0_3z[14:6], celloutsig_0_36z, celloutsig_0_7z, celloutsig_0_25z } * { celloutsig_0_3z[13:11], celloutsig_0_13z };
  assign celloutsig_0_15z = { celloutsig_0_13z[2:1], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_4z } * { celloutsig_0_0z[13:3], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[109] ? in_data[152:144] : { in_data[180], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_5z ? { celloutsig_1_0z[6:2], celloutsig_1_2z } : { celloutsig_1_2z[8:2], celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_1z ? { celloutsig_0_0z[12:5], celloutsig_0_6z } : celloutsig_0_13z;
  assign celloutsig_0_3z = celloutsig_0_2z ? { in_data[22:10], celloutsig_0_1z, 1'h1 } : { in_data[81:70], celloutsig_0_1z, 2'h0 };
  assign celloutsig_0_31z = celloutsig_0_2z ? { 1'h1, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_21z } : { _02_[19:8], celloutsig_0_7z, celloutsig_0_24z };
  assign celloutsig_0_35z = { celloutsig_0_27z[4:3], celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_11z } != { celloutsig_0_8z[5:2], celloutsig_0_16z };
  assign celloutsig_0_4z = { celloutsig_0_3z[6:4], celloutsig_0_2z } != celloutsig_0_0z[13:10];
  assign celloutsig_0_66z = { celloutsig_0_3z[7], celloutsig_0_20z, celloutsig_0_56z } != { celloutsig_0_34z, celloutsig_0_37z };
  assign celloutsig_0_23z = celloutsig_0_22z[4:1] != { celloutsig_0_3z[3], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_5z = { celloutsig_0_0z[12], celloutsig_0_2z, celloutsig_0_1z } | { in_data[72:71], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[153:146] | in_data[190:183];
  assign celloutsig_0_12z = { celloutsig_0_0z[9:3], celloutsig_0_1z } | celloutsig_0_0z[11:4];
  assign celloutsig_0_22z = celloutsig_0_3z[11:0] | { celloutsig_0_13z[5:4], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_46z = & { celloutsig_0_38z, celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_15z[13:11], celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_38z = | celloutsig_0_27z[6:1];
  assign celloutsig_0_20z = | { celloutsig_0_15z[12:11], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_0_47z = { celloutsig_0_17z[8:6], celloutsig_0_38z } >> { celloutsig_0_15z[12:11], celloutsig_0_45z, celloutsig_0_24z };
  assign celloutsig_0_50z = { celloutsig_0_15z[13:1], celloutsig_0_16z, celloutsig_0_47z } - { in_data[37:34], celloutsig_0_20z, celloutsig_0_40z, celloutsig_0_38z };
  assign celloutsig_0_53z = celloutsig_0_50z[17:8] - celloutsig_0_40z[11:2];
  assign celloutsig_0_76z = { celloutsig_0_68z[1:0], celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_42z, celloutsig_0_66z, celloutsig_0_46z } - { celloutsig_0_17z[8:2], celloutsig_0_29z };
  assign celloutsig_1_4z = celloutsig_1_0z[7:4] - { celloutsig_1_0z[2:0], celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_6z[14:9], celloutsig_1_16z } - _00_[6:0];
  assign celloutsig_0_0z = in_data[85:71] ~^ in_data[20:6];
  assign celloutsig_1_2z = { celloutsig_1_0z[1:0], celloutsig_1_0z } ~^ in_data[157:148];
  assign celloutsig_1_10z = celloutsig_1_2z[5:2] ~^ { celloutsig_1_0z[0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_18z = celloutsig_1_1z[4:2] ~^ in_data[156:154];
  assign celloutsig_0_13z = { in_data[16:11], celloutsig_0_5z } ~^ { celloutsig_0_12z[1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_8z[2:1], celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_9z } ~^ celloutsig_0_3z[14:4];
  assign { out_data[130:128], out_data[102:96], out_data[39:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
