\hypertarget{maglev-regalloc_8cc}{}\doxysection{/mnt/\+V8\+Source\+Code/src/maglev/maglev-\/regalloc.cc File Reference}
\label{maglev-regalloc_8cc}\index{/mnt/V8SourceCode/src/maglev/maglev-\/regalloc.cc@{/mnt/V8SourceCode/src/maglev/maglev-\/regalloc.cc}}
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/regalloc.\+h\char`\"{}}\newline
{\ttfamily \#include $<$sstream$>$}\newline
{\ttfamily \#include $<$type\+\_\+traits$>$}\newline
{\ttfamily \#include \char`\"{}src/base/bits.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/base/logging.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/machine-\/type.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/register.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/reglist.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/compiler/backend/instruction.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/heap/parked-\/scope.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/code-\/gen-\/state.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/compilation-\/info.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/compilation-\/unit.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/graph-\/labeller.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/graph-\/printer.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/graph-\/processor.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/graph.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/interpreter-\/frame-\/state.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/ir-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/ir.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/regalloc-\/data.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/zone/zone-\/containers.\+h\char`\"{}}\newline
Include dependency graph for maglev-\/regalloc.cc\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{maglev-regalloc_8cc__incl}
\end{center}
\end{figure}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacev8}{v8}}
\begin{DoxyCompactList}\small\item\em This file provides additional API on top of the default one for making API calls, which come from embedder C++ functions. \end{DoxyCompactList}\item 
 \mbox{\hyperlink{namespacev8_1_1internal}{v8\+::internal}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev}{v8\+::internal\+::maglev}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}}}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_aac0154321e91e7a3d0aa93d1fce21a9d}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Block\+Reverse\+Iterator}} = std\+::vector$<$ Basic\+Block $>$\+::reverse\+\_\+iterator
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
bool \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_a2ad179cd7622d4310864738d221b864f}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Is\+Target\+Of\+Node\+Fallthrough}} (Control\+Node $\ast$node, Basic\+Block $\ast$target)
\item 
Control\+Node $\ast$ \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_a3de33ad8786d517e279abaefe9866f7b}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Nearest\+Post\+Dominating\+Hole}} (Control\+Node $\ast$node)
\item 
Control\+Node $\ast$ \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_ad31ca762e693af3dab3b0c27b155d675}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Highest\+Post\+Dominating\+Hole}} (Control\+Node $\ast$first, Control\+Node $\ast$second)
\item 
{\footnotesize template$<$size\+\_\+t k\+Size$>$ }\\Control\+Node $\ast$ \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_a2a3f6842356c01d8195564f3787e3aac}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Highest\+Post\+Dominating\+Hole}} (base\+::\+Small\+Vector$<$ Control\+Node $\ast$, k\+Size $>$ \&holes)
\item 
bool \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_a1734b81a6e299f173861ed10ff9eef67}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Is\+Live\+At\+Target}} (Value\+Node $\ast$node, Control\+Node $\ast$source, Basic\+Block $\ast$target)
\item 
bool \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_aae79f305fa7b396dee1a5968db293af2}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Is\+Dead\+Node\+To\+Skip}} (Node $\ast$node)
\item 
bool \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_a8721b4c694b26f7bfd4ff17ea89e6bbb}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Same\+As\+Input}} (Value\+Node $\ast$node, Input \&input)
\item 
compiler\+::\+Instruction\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_a2bfdad091cc448769c98862dba853d87}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Input\+Hint}} (Node\+Base $\ast$node, Input \&input)
\item 
{\footnotesize template$<$typename RegisterT $>$ }\\static RegisterT \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_ae90a8369aef39b40004ca0fd912bb9f1}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Get\+Register\+Hint}} (const compiler\+::\+Instruction\+Operand \&hint)
\item 
{\footnotesize template$<$typename RegisterT $>$ }\\compiler\+::\+Allocated\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_ab4d8a31c490ec7d5be215d5295ddaf3c}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Operand\+For\+Node\+Register}} (Value\+Node $\ast$node, RegisterT reg)
\item 
{\footnotesize template$<$typename RegisterT $>$ }\\Reg\+List\+Base$<$ RegisterT $>$ \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_a95fc1e7b974fcfb2b070ed3eb305e543}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::\+Get\+Reserved\+Registers}} (Node\+Base $\ast$node\+\_\+base)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
constexpr Register\+State\+Flags \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_adc4a4e4d34f19a4cb5ebe5a10dfc166d}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::initialized\+\_\+node}} \{\mbox{\hyperlink{flag-definitions_8h_ae56df915684f69fc6f5c0f3bd3b3c80c}{true}}, \mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}\}
\item 
constexpr Register\+State\+Flags \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-regalloc_8cc_03_a4be9602b1b9cfa13463380f584b81177}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/regalloc.\+cc\}\+::initialized\+\_\+merge}} \{\mbox{\hyperlink{flag-definitions_8h_ae56df915684f69fc6f5c0f3bd3b3c80c}{true}}, \mbox{\hyperlink{flag-definitions_8h_ae56df915684f69fc6f5c0f3bd3b3c80c}{true}}\}
\end{DoxyCompactItemize}
