#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 28 19:02:30 2020
# Process ID: 11680
# Current directory: C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.runs/synth_1
# Command line: vivado.exe -log guessing_game.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source guessing_game.tcl
# Log file: C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.runs/synth_1/guessing_game.vds
# Journal file: C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source guessing_game.tcl -notrace
Command: synth_design -top guessing_game -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 360.137 ; gain = 101.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'guessing_game' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:4]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/debounce.sv:5]
	Parameter N bound to: 21 - type: integer 
	Parameter zero bound to: 2'b00 
	Parameter wait1 bound to: 2'b01 
	Parameter one bound to: 2'b11 
	Parameter wait0 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/debounce.sv:5]
WARNING: [Synth 8-350] instance 'd1' of module 'debounce' requires 5 connections, but only 4 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:25]
WARNING: [Synth 8-350] instance 'd2' of module 'debounce' requires 5 connections, but only 4 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:26]
WARNING: [Synth 8-350] instance 'd3' of module 'debounce' requires 5 connections, but only 4 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:27]
WARNING: [Synth 8-350] instance 'd4' of module 'debounce' requires 5 connections, but only 4 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:28]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/Counter.sv:4]
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/Counter.sv:4]
WARNING: [Synth 8-689] width (2) of port connection 'tick' does not match port width (1) of module 'Counter' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:30]
WARNING: [Synth 8-350] instance 'count' of module 'Counter' requires 5 connections, but only 3 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:30]
INFO: [Synth 8-6157] synthesizing module 'Counter__parameterized0' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/Counter.sv:4]
	Parameter N bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter__parameterized0' (2#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/Counter.sv:4]
WARNING: [Synth 8-689] width (2) of port connection 'tick' does not match port width (1) of module 'Counter__parameterized0' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:31]
WARNING: [Synth 8-350] instance 'count1' of module 'Counter' requires 5 connections, but only 3 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/mux2.sv:3]
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/mux2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'guess_fSM' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/Desktop/guess_FSM.sv:5]
	Parameter N bound to: 21 - type: integer 
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter swin bound to: 3'b100 
	Parameter slose bound to: 3'b101 
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/Desktop/guess_FSM.sv:82]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/Desktop/guess_FSM.sv:91]
WARNING: [Synth 8-87] always_comb on 'win_reg' did not result in combinational logic [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/Desktop/guess_FSM.sv:41]
WARNING: [Synth 8-87] always_comb on 'lose_reg' did not result in combinational logic [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/Desktop/guess_FSM.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'guess_fSM' (4#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/Desktop/guess_FSM.sv:5]
WARNING: [Synth 8-689] width (16) of port connection 'clk' does not match port width (1) of module 'guess_fSM' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'guessing_game' (5#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:4]
WARNING: [Synth 8-3917] design guessing_game has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port dp driven by constant 1
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[24]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[23]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[22]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[21]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[20]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[19]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[18]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[17]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[16]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[24]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[23]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[22]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[21]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[20]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[19]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[18]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[17]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[16]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[15]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[14]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[13]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[12]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[11]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[10]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[9]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[8]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[7]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[6]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[5]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[4]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[3]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[2]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 415.809 ; gain = 156.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin count:rst to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:30]
WARNING: [Synth 8-3295] tying undriven pin count1:rst to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:31]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 415.809 ; gain = 156.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 415.809 ; gain = 156.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnC.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnD.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnD.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnU.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/clock.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/switches.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/switches.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/switches.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/led.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/sseg.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/sseg.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/sseg.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnL.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnL.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnL.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnR.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 748.867 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 748.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 748.875 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 748.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 748.875 ; gain = 489.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 748.875 ; gain = 489.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 748.875 ; gain = 489.926
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'guess_fSM'
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "win" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                      s3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'guess_fSM'
WARNING: [Synth 8-327] inferring latch for variable 'win_reg' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/Desktop/guess_FSM.sv:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 748.875 ; gain = 489.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 4     
+---Registers : 
	               21 Bit    Registers := 4     
	                2 Bit    Registers := 4     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module guess_fSM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "count/tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count1/tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count/tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count1/tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design guessing_game has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port dp driven by constant 1
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[15]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[14]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[13]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[12]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[11]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[10]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[9]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[8]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[7]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[6]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[5]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[4]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[3]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[2]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gFSM/win_reg )
WARNING: [Synth 8-3332] Sequential element (gFSM/win_reg) is unused and will be removed from module guessing_game.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 748.875 ; gain = 489.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 748.875 ; gain = 489.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 765.578 ; gain = 506.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 765.578 ; gain = 506.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 765.578 ; gain = 506.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 765.578 ; gain = 506.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 765.578 ; gain = 506.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 765.578 ; gain = 506.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 765.578 ; gain = 506.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 765.578 ; gain = 506.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    33|
|3     |LUT1   |    82|
|4     |LUT2   |     4|
|5     |LUT3   |    88|
|6     |LUT4   |    20|
|7     |LUT5   |     9|
|8     |LUT6   |    11|
|9     |FDCE   |    10|
|10    |FDPE   |    84|
|11    |FDRE   |    48|
|12    |IBUF   |     7|
|13    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------------+------+
|      |Instance |Module                  |Cells |
+------+---------+------------------------+------+
|1     |top      |                        |   425|
|2     |  count  |Counter                 |    38|
|3     |  count1 |Counter__parameterized0 |    35|
|4     |  d1     |debounce                |    77|
|5     |  d2     |debounce_0              |    77|
|6     |  d3     |debounce_1              |    77|
|7     |  d4     |debounce_2              |    77|
|8     |  gFSM   |guess_fSM               |     8|
+------+---------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 765.578 ; gain = 506.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 765.578 ; gain = 173.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 765.578 ; gain = 506.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 766.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 766.906 ; gain = 520.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.906 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.runs/synth_1/guessing_game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file guessing_game_utilization_synth.rpt -pb guessing_game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 28 19:03:07 2020...
