#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 19 16:14:16 2020
# Process ID: 13040
# Current directory: C:/Users/jcoel/Desktop/CR/pratico7/StreamCopDemo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9412 C:\Users\jcoel\Desktop\CR\pratico7\StreamCopDemo\StreamCopDemo.xpr
# Log file: C:/Users/jcoel/Desktop/CR/pratico7/StreamCopDemo/vivado.log
# Journal file: C:/Users/jcoel/Desktop/CR/pratico7/StreamCopDemo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jcoel/Desktop/CR/pratico7/StreamCopDemo/StreamCopDemo.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jcoel/Desktop/CR/pratico7/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/mb_design.bd}
create_peripheral xilinx.com user PopulationCount 1.0 -dir C:/Users/jcoel/Desktop/CR/pratico7/StreamCopDemo/../ip_repo
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:PopulationCount:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:PopulationCount:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:PopulationCount:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:PopulationCount:1.0]
set_property  ip_repo_paths  {C:/Users/jcoel/Desktop/CR/pratico7/StreamCopDemo/../ip_repo/PopulationCount_1.0 C:/Users/jcoel/Desktop/CR/pratico7/ip_repo/ReverseEndianessCop_1.0} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PopulationCount:1.0 PopulationCount_0
endgroup
startgroup
set_property -dict [list CONFIG.C_FSL_LINKS {2}] [get_bd_cells microblaze_0]
endgroup
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins PopulationCount_0/M00_AXIS] [get_bd_intf_pins microblaze_0/S1_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PopulationCount_0/m00_axis_aclk]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins PopulationCount_0/S00_AXIS] [get_bd_intf_pins microblaze_0/M1_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PopulationCount_0/s00_axis_aclk]
ipx::edit_ip_in_project -upgrade true -name PopulationCount_v1_0_project -directory C:/Users/jcoel/Desktop/CR/pratico7/StreamCopDemo/StreamCopDemo.tmp/PopulationCount_v1_0_project c:/Users/jcoel/Desktop/CR/pratico7/ip_repo/PopulationCount_1.0/component.xml
update_compile_order -fileset sources_1
current_project StreamCopDemo
current_project PopulationCount_v1_0_project
