// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition"

// DATE "05/06/2022 19:49:48"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SEC_FILTER (
	din,
	clk,
	val_in,
	rst,
	val_out,
	dout);
input 	[15:0] din;
input 	clk;
input 	val_in;
input 	rst;
output 	val_out;
output 	[18:0] dout;

// Design Ports Information
// val_out	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[0]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[2]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[3]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[4]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[5]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[6]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[7]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[8]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[9]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[10]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[11]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[12]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[13]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[14]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[15]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[16]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[17]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[18]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val_in	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[0]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[2]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[5]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[6]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[7]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[8]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[9]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[10]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[11]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[12]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[13]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[15]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Quartus_Simulations_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \MULT_ACC0|Mult0|auto_generated|mac_out2~0 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~1 ;
wire \val_out~output_o ;
wire \dout[0]~output_o ;
wire \dout[1]~output_o ;
wire \dout[2]~output_o ;
wire \dout[3]~output_o ;
wire \dout[4]~output_o ;
wire \dout[5]~output_o ;
wire \dout[6]~output_o ;
wire \dout[7]~output_o ;
wire \dout[8]~output_o ;
wire \dout[9]~output_o ;
wire \dout[10]~output_o ;
wire \dout[11]~output_o ;
wire \dout[12]~output_o ;
wire \dout[13]~output_o ;
wire \dout[14]~output_o ;
wire \dout[15]~output_o ;
wire \dout[16]~output_o ;
wire \dout[17]~output_o ;
wire \dout[18]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \val_in~input_o ;
wire \CONTROL0|state~8_combout ;
wire \CONTROL0|state.ini_filter~feeder_combout ;
wire \CONTROL0|state.ini_filter~q ;
wire \CONTROL0|timer[0]~6_combout ;
wire \CONTROL0|timer[0]~16_combout ;
wire \CONTROL0|timer[0]~7 ;
wire \CONTROL0|timer[1]~8_combout ;
wire \CONTROL0|timer[1]~9 ;
wire \CONTROL0|timer[2]~10_combout ;
wire \CONTROL0|timer[2]~11 ;
wire \CONTROL0|timer[3]~12_combout ;
wire \CONTROL0|LessThan0~0_combout ;
wire \CONTROL0|timer[3]~13 ;
wire \CONTROL0|timer[4]~14_combout ;
wire \CONTROL0|state~6_combout ;
wire \CONTROL0|state~7_combout ;
wire \CONTROL0|state.start_filter~q ;
wire \CONTROL0|state~5_combout ;
wire \CONTROL0|state.end_filter~q ;
wire \CONTROL0|ce_Reg~feeder_combout ;
wire \CONTROL0|ce_Reg~q ;
wire \val_out~reg0feeder_combout ;
wire \val_out~reg0_q ;
wire \MULT_ACC0|acc_res~0_combout ;
wire \CONTROL0|ce_Acc~feeder_combout ;
wire \CONTROL0|ce_Acc~q ;
wire \MULT_ACC0|acc_res[17]~1_combout ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a8 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a9 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a10 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a11 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a12 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a13 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a14 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a15 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a16 ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a17 ;
wire \din[0]~input_o ;
wire \REG_MUX0|SR_9k[0][0]~q ;
wire \REG_MUX0|SR_9k[1][0]~q ;
wire \REG_MUX0|SR_9k[2][0]~q ;
wire \REG_MUX0|SR_9k[3][0]~q ;
wire \REG_MUX0|SR_9k[4][0]~feeder_combout ;
wire \REG_MUX0|SR_9k[4][0]~q ;
wire \REG_MUX0|SR_9k[5][0]~q ;
wire \REG_MUX0|SR_9k[6][0]~q ;
wire \REG_MUX0|SR_9k[7][0]~feeder_combout ;
wire \REG_MUX0|SR_9k[7][0]~q ;
wire \REG_MUX0|SR_9k[8][0]~feeder_combout ;
wire \REG_MUX0|SR_9k[8][0]~q ;
wire \REG_MUX0|SR_9k[9][0]~feeder_combout ;
wire \REG_MUX0|SR_9k[9][0]~q ;
wire \REG_MUX0|SR_9k[10][0]~q ;
wire \REG_MUX0|SR_9k[11][0]~feeder_combout ;
wire \REG_MUX0|SR_9k[11][0]~q ;
wire \REG_MUX0|SR_9k[12][0]~q ;
wire \REG_MUX0|SR_9k[13][0]~q ;
wire \REG_MUX0|SR_9k[14][0]~q ;
wire \REG_MUX0|SR_9k[15][0]~q ;
wire \REG_MUX0|Mux15~7_combout ;
wire \REG_MUX0|Mux15~8_combout ;
wire \REG_MUX0|Mux15~2_combout ;
wire \REG_MUX0|Mux15~3_combout ;
wire \REG_MUX0|Mux15~4_combout ;
wire \REG_MUX0|Mux15~5_combout ;
wire \REG_MUX0|Mux15~6_combout ;
wire \REG_MUX0|Mux15~0_combout ;
wire \REG_MUX0|Mux15~1_combout ;
wire \REG_MUX0|Mux15~9_combout ;
wire \REG_MUX0|SR_9k[16][0]~q ;
wire \REG_MUX0|Mux15~10_combout ;
wire \din[1]~input_o ;
wire \REG_MUX0|SR_9k[0][1]~q ;
wire \REG_MUX0|SR_9k[1][1]~feeder_combout ;
wire \REG_MUX0|SR_9k[1][1]~q ;
wire \REG_MUX0|SR_9k[2][1]~feeder_combout ;
wire \REG_MUX0|SR_9k[2][1]~q ;
wire \REG_MUX0|SR_9k[3][1]~q ;
wire \REG_MUX0|SR_9k[4][1]~q ;
wire \REG_MUX0|SR_9k[5][1]~feeder_combout ;
wire \REG_MUX0|SR_9k[5][1]~q ;
wire \REG_MUX0|SR_9k[6][1]~q ;
wire \REG_MUX0|SR_9k[7][1]~q ;
wire \REG_MUX0|Mux14~0_combout ;
wire \REG_MUX0|Mux14~1_combout ;
wire \REG_MUX0|SR_9k[8][1]~q ;
wire \REG_MUX0|SR_9k[9][1]~q ;
wire \REG_MUX0|SR_9k[10][1]~q ;
wire \REG_MUX0|SR_9k[11][1]~q ;
wire \REG_MUX0|SR_9k[12][1]~q ;
wire \REG_MUX0|SR_9k[13][1]~q ;
wire \REG_MUX0|SR_9k[14][1]~feeder_combout ;
wire \REG_MUX0|SR_9k[14][1]~q ;
wire \REG_MUX0|SR_9k[15][1]~q ;
wire \REG_MUX0|Mux14~7_combout ;
wire \REG_MUX0|Mux14~8_combout ;
wire \REG_MUX0|Mux14~2_combout ;
wire \REG_MUX0|Mux14~3_combout ;
wire \REG_MUX0|Mux14~4_combout ;
wire \REG_MUX0|Mux14~5_combout ;
wire \REG_MUX0|Mux14~6_combout ;
wire \REG_MUX0|Mux14~9_combout ;
wire \REG_MUX0|SR_9k[16][1]~feeder_combout ;
wire \REG_MUX0|SR_9k[16][1]~q ;
wire \REG_MUX0|Mux14~10_combout ;
wire \din[2]~input_o ;
wire \REG_MUX0|SR_9k[0][2]~q ;
wire \REG_MUX0|SR_9k[1][2]~q ;
wire \REG_MUX0|SR_9k[2][2]~q ;
wire \REG_MUX0|SR_9k[3][2]~q ;
wire \REG_MUX0|SR_9k[4][2]~feeder_combout ;
wire \REG_MUX0|SR_9k[4][2]~q ;
wire \REG_MUX0|SR_9k[5][2]~feeder_combout ;
wire \REG_MUX0|SR_9k[5][2]~q ;
wire \REG_MUX0|Mux13~2_combout ;
wire \REG_MUX0|SR_9k[6][2]~q ;
wire \REG_MUX0|SR_9k[7][2]~q ;
wire \REG_MUX0|SR_9k[8][2]~feeder_combout ;
wire \REG_MUX0|SR_9k[8][2]~q ;
wire \REG_MUX0|SR_9k[9][2]~feeder_combout ;
wire \REG_MUX0|SR_9k[9][2]~q ;
wire \REG_MUX0|SR_9k[10][2]~feeder_combout ;
wire \REG_MUX0|SR_9k[10][2]~q ;
wire \REG_MUX0|SR_9k[11][2]~feeder_combout ;
wire \REG_MUX0|SR_9k[11][2]~q ;
wire \REG_MUX0|SR_9k[12][2]~q ;
wire \REG_MUX0|SR_9k[13][2]~q ;
wire \REG_MUX0|Mux13~3_combout ;
wire \REG_MUX0|Mux13~4_combout ;
wire \REG_MUX0|Mux13~5_combout ;
wire \REG_MUX0|Mux13~6_combout ;
wire \REG_MUX0|SR_9k[14][2]~feeder_combout ;
wire \REG_MUX0|SR_9k[14][2]~q ;
wire \REG_MUX0|Mux13~0_combout ;
wire \REG_MUX0|Mux13~1_combout ;
wire \REG_MUX0|SR_9k[15][2]~q ;
wire \REG_MUX0|Mux13~7_combout ;
wire \REG_MUX0|Mux13~8_combout ;
wire \REG_MUX0|Mux13~9_combout ;
wire \REG_MUX0|SR_9k[16][2]~q ;
wire \REG_MUX0|Mux13~10_combout ;
wire \din[3]~input_o ;
wire \REG_MUX0|SR_9k[0][3]~q ;
wire \REG_MUX0|SR_9k[1][3]~q ;
wire \REG_MUX0|SR_9k[2][3]~feeder_combout ;
wire \REG_MUX0|SR_9k[2][3]~q ;
wire \REG_MUX0|SR_9k[3][3]~q ;
wire \REG_MUX0|SR_9k[4][3]~q ;
wire \REG_MUX0|SR_9k[5][3]~q ;
wire \REG_MUX0|SR_9k[6][3]~q ;
wire \REG_MUX0|SR_9k[7][3]~q ;
wire \REG_MUX0|SR_9k[8][3]~q ;
wire \REG_MUX0|SR_9k[9][3]~feeder_combout ;
wire \REG_MUX0|SR_9k[9][3]~q ;
wire \REG_MUX0|SR_9k[10][3]~q ;
wire \REG_MUX0|SR_9k[11][3]~feeder_combout ;
wire \REG_MUX0|SR_9k[11][3]~q ;
wire \REG_MUX0|SR_9k[12][3]~q ;
wire \REG_MUX0|SR_9k[13][3]~q ;
wire \REG_MUX0|SR_9k[14][3]~feeder_combout ;
wire \REG_MUX0|SR_9k[14][3]~q ;
wire \REG_MUX0|SR_9k[15][3]~q ;
wire \REG_MUX0|Mux12~7_combout ;
wire \REG_MUX0|Mux12~8_combout ;
wire \REG_MUX0|Mux12~0_combout ;
wire \REG_MUX0|Mux12~1_combout ;
wire \REG_MUX0|Mux12~2_combout ;
wire \REG_MUX0|Mux12~3_combout ;
wire \REG_MUX0|Mux12~4_combout ;
wire \REG_MUX0|Mux12~5_combout ;
wire \REG_MUX0|Mux12~6_combout ;
wire \REG_MUX0|Mux12~9_combout ;
wire \REG_MUX0|SR_9k[16][3]~feeder_combout ;
wire \REG_MUX0|SR_9k[16][3]~q ;
wire \REG_MUX0|Mux12~10_combout ;
wire \din[4]~input_o ;
wire \REG_MUX0|SR_9k[0][4]~q ;
wire \REG_MUX0|SR_9k[1][4]~q ;
wire \REG_MUX0|SR_9k[2][4]~q ;
wire \REG_MUX0|SR_9k[3][4]~q ;
wire \REG_MUX0|SR_9k[4][4]~q ;
wire \REG_MUX0|SR_9k[5][4]~q ;
wire \REG_MUX0|SR_9k[6][4]~feeder_combout ;
wire \REG_MUX0|SR_9k[6][4]~q ;
wire \REG_MUX0|SR_9k[7][4]~feeder_combout ;
wire \REG_MUX0|SR_9k[7][4]~q ;
wire \REG_MUX0|SR_9k[8][4]~q ;
wire \REG_MUX0|SR_9k[9][4]~feeder_combout ;
wire \REG_MUX0|SR_9k[9][4]~q ;
wire \REG_MUX0|SR_9k[10][4]~feeder_combout ;
wire \REG_MUX0|SR_9k[10][4]~q ;
wire \REG_MUX0|SR_9k[11][4]~feeder_combout ;
wire \REG_MUX0|SR_9k[11][4]~q ;
wire \REG_MUX0|SR_9k[12][4]~feeder_combout ;
wire \REG_MUX0|SR_9k[12][4]~q ;
wire \REG_MUX0|SR_9k[13][4]~feeder_combout ;
wire \REG_MUX0|SR_9k[13][4]~q ;
wire \REG_MUX0|SR_9k[14][4]~q ;
wire \REG_MUX0|SR_9k[15][4]~q ;
wire \REG_MUX0|SR_9k[16][4]~q ;
wire \REG_MUX0|Mux11~7_combout ;
wire \REG_MUX0|Mux11~8_combout ;
wire \REG_MUX0|Mux11~2_combout ;
wire \REG_MUX0|Mux11~3_combout ;
wire \REG_MUX0|Mux11~4_combout ;
wire \REG_MUX0|Mux11~5_combout ;
wire \REG_MUX0|Mux11~6_combout ;
wire \REG_MUX0|Mux11~0_combout ;
wire \REG_MUX0|Mux11~1_combout ;
wire \REG_MUX0|Mux11~9_combout ;
wire \REG_MUX0|Mux11~10_combout ;
wire \din[5]~input_o ;
wire \REG_MUX0|SR_9k[0][5]~q ;
wire \REG_MUX0|SR_9k[1][5]~feeder_combout ;
wire \REG_MUX0|SR_9k[1][5]~q ;
wire \REG_MUX0|SR_9k[2][5]~feeder_combout ;
wire \REG_MUX0|SR_9k[2][5]~q ;
wire \REG_MUX0|SR_9k[3][5]~q ;
wire \REG_MUX0|SR_9k[4][5]~feeder_combout ;
wire \REG_MUX0|SR_9k[4][5]~q ;
wire \REG_MUX0|SR_9k[5][5]~q ;
wire \REG_MUX0|SR_9k[6][5]~q ;
wire \REG_MUX0|SR_9k[7][5]~feeder_combout ;
wire \REG_MUX0|SR_9k[7][5]~q ;
wire \REG_MUX0|Mux10~0_combout ;
wire \REG_MUX0|Mux10~1_combout ;
wire \REG_MUX0|SR_9k[8][5]~q ;
wire \REG_MUX0|SR_9k[9][5]~q ;
wire \REG_MUX0|SR_9k[10][5]~feeder_combout ;
wire \REG_MUX0|SR_9k[10][5]~q ;
wire \REG_MUX0|SR_9k[11][5]~q ;
wire \REG_MUX0|SR_9k[12][5]~q ;
wire \REG_MUX0|SR_9k[13][5]~feeder_combout ;
wire \REG_MUX0|SR_9k[13][5]~q ;
wire \REG_MUX0|Mux10~7_combout ;
wire \REG_MUX0|SR_9k[14][5]~feeder_combout ;
wire \REG_MUX0|SR_9k[14][5]~q ;
wire \REG_MUX0|SR_9k[15][5]~q ;
wire \REG_MUX0|Mux10~8_combout ;
wire \REG_MUX0|Mux10~2_combout ;
wire \REG_MUX0|Mux10~3_combout ;
wire \REG_MUX0|Mux10~4_combout ;
wire \REG_MUX0|Mux10~5_combout ;
wire \REG_MUX0|Mux10~6_combout ;
wire \REG_MUX0|Mux10~9_combout ;
wire \REG_MUX0|SR_9k[16][5]~feeder_combout ;
wire \REG_MUX0|SR_9k[16][5]~q ;
wire \REG_MUX0|Mux10~10_combout ;
wire \din[6]~input_o ;
wire \REG_MUX0|SR_9k[0][6]~q ;
wire \REG_MUX0|SR_9k[1][6]~q ;
wire \REG_MUX0|SR_9k[2][6]~q ;
wire \REG_MUX0|SR_9k[3][6]~q ;
wire \REG_MUX0|SR_9k[4][6]~q ;
wire \REG_MUX0|SR_9k[5][6]~feeder_combout ;
wire \REG_MUX0|SR_9k[5][6]~q ;
wire \REG_MUX0|SR_9k[6][6]~q ;
wire \REG_MUX0|SR_9k[7][6]~q ;
wire \REG_MUX0|SR_9k[8][6]~feeder_combout ;
wire \REG_MUX0|SR_9k[8][6]~q ;
wire \REG_MUX0|SR_9k[9][6]~feeder_combout ;
wire \REG_MUX0|SR_9k[9][6]~q ;
wire \REG_MUX0|SR_9k[10][6]~feeder_combout ;
wire \REG_MUX0|SR_9k[10][6]~q ;
wire \REG_MUX0|SR_9k[11][6]~feeder_combout ;
wire \REG_MUX0|SR_9k[11][6]~q ;
wire \REG_MUX0|SR_9k[12][6]~q ;
wire \REG_MUX0|SR_9k[13][6]~q ;
wire \REG_MUX0|SR_9k[14][6]~feeder_combout ;
wire \REG_MUX0|SR_9k[14][6]~q ;
wire \REG_MUX0|SR_9k[15][6]~q ;
wire \REG_MUX0|Mux9~7_combout ;
wire \REG_MUX0|Mux9~8_combout ;
wire \REG_MUX0|Mux9~2_combout ;
wire \REG_MUX0|Mux9~3_combout ;
wire \REG_MUX0|Mux9~4_combout ;
wire \REG_MUX0|Mux9~5_combout ;
wire \REG_MUX0|Mux9~6_combout ;
wire \REG_MUX0|Mux9~0_combout ;
wire \REG_MUX0|Mux9~1_combout ;
wire \REG_MUX0|Mux9~9_combout ;
wire \REG_MUX0|SR_9k[16][6]~q ;
wire \REG_MUX0|Mux9~10_combout ;
wire \din[7]~input_o ;
wire \REG_MUX0|SR_9k[0][7]~q ;
wire \REG_MUX0|SR_9k[1][7]~feeder_combout ;
wire \REG_MUX0|SR_9k[1][7]~q ;
wire \REG_MUX0|SR_9k[2][7]~feeder_combout ;
wire \REG_MUX0|SR_9k[2][7]~q ;
wire \REG_MUX0|SR_9k[3][7]~q ;
wire \REG_MUX0|SR_9k[4][7]~q ;
wire \REG_MUX0|SR_9k[5][7]~q ;
wire \REG_MUX0|SR_9k[6][7]~feeder_combout ;
wire \REG_MUX0|SR_9k[6][7]~q ;
wire \REG_MUX0|Mux8~2_combout ;
wire \REG_MUX0|SR_9k[7][7]~q ;
wire \REG_MUX0|Mux8~3_combout ;
wire \REG_MUX0|Mux8~4_combout ;
wire \REG_MUX0|Mux8~5_combout ;
wire \REG_MUX0|Mux8~6_combout ;
wire \REG_MUX0|SR_9k[8][7]~q ;
wire \REG_MUX0|SR_9k[9][7]~feeder_combout ;
wire \REG_MUX0|SR_9k[9][7]~q ;
wire \REG_MUX0|SR_9k[10][7]~q ;
wire \REG_MUX0|SR_9k[11][7]~q ;
wire \REG_MUX0|SR_9k[12][7]~q ;
wire \REG_MUX0|SR_9k[13][7]~feeder_combout ;
wire \REG_MUX0|SR_9k[13][7]~q ;
wire \REG_MUX0|SR_9k[14][7]~feeder_combout ;
wire \REG_MUX0|SR_9k[14][7]~q ;
wire \REG_MUX0|Mux8~7_combout ;
wire \REG_MUX0|SR_9k[15][7]~q ;
wire \REG_MUX0|Mux8~8_combout ;
wire \REG_MUX0|Mux8~0_combout ;
wire \REG_MUX0|Mux8~1_combout ;
wire \REG_MUX0|Mux8~9_combout ;
wire \REG_MUX0|SR_9k[16][7]~feeder_combout ;
wire \REG_MUX0|SR_9k[16][7]~q ;
wire \REG_MUX0|Mux8~10_combout ;
wire \din[8]~input_o ;
wire \REG_MUX0|SR_9k[0][8]~q ;
wire \REG_MUX0|SR_9k[1][8]~q ;
wire \REG_MUX0|SR_9k[2][8]~q ;
wire \REG_MUX0|SR_9k[3][8]~q ;
wire \REG_MUX0|SR_9k[4][8]~q ;
wire \REG_MUX0|SR_9k[5][8]~q ;
wire \REG_MUX0|SR_9k[6][8]~feeder_combout ;
wire \REG_MUX0|SR_9k[6][8]~q ;
wire \REG_MUX0|SR_9k[7][8]~feeder_combout ;
wire \REG_MUX0|SR_9k[7][8]~q ;
wire \REG_MUX0|SR_9k[8][8]~feeder_combout ;
wire \REG_MUX0|SR_9k[8][8]~q ;
wire \REG_MUX0|SR_9k[9][8]~q ;
wire \REG_MUX0|Mux7~0_combout ;
wire \REG_MUX0|SR_9k[10][8]~feeder_combout ;
wire \REG_MUX0|SR_9k[10][8]~q ;
wire \REG_MUX0|SR_9k[11][8]~feeder_combout ;
wire \REG_MUX0|SR_9k[11][8]~q ;
wire \REG_MUX0|SR_9k[12][8]~q ;
wire \REG_MUX0|SR_9k[13][8]~feeder_combout ;
wire \REG_MUX0|SR_9k[13][8]~q ;
wire \REG_MUX0|Mux7~1_combout ;
wire \REG_MUX0|SR_9k[14][8]~q ;
wire \REG_MUX0|SR_9k[15][8]~q ;
wire \REG_MUX0|Mux7~7_combout ;
wire \REG_MUX0|Mux7~8_combout ;
wire \REG_MUX0|Mux7~4_combout ;
wire \REG_MUX0|Mux7~5_combout ;
wire \REG_MUX0|Mux7~2_combout ;
wire \REG_MUX0|Mux7~3_combout ;
wire \REG_MUX0|Mux7~6_combout ;
wire \REG_MUX0|Mux7~9_combout ;
wire \REG_MUX0|SR_9k[16][8]~feeder_combout ;
wire \REG_MUX0|SR_9k[16][8]~q ;
wire \REG_MUX0|Mux7~10_combout ;
wire \din[9]~input_o ;
wire \REG_MUX0|SR_9k[0][9]~q ;
wire \REG_MUX0|SR_9k[1][9]~q ;
wire \REG_MUX0|SR_9k[2][9]~feeder_combout ;
wire \REG_MUX0|SR_9k[2][9]~q ;
wire \REG_MUX0|SR_9k[3][9]~q ;
wire \REG_MUX0|SR_9k[4][9]~q ;
wire \REG_MUX0|SR_9k[5][9]~feeder_combout ;
wire \REG_MUX0|SR_9k[5][9]~q ;
wire \REG_MUX0|SR_9k[6][9]~q ;
wire \REG_MUX0|SR_9k[7][9]~feeder_combout ;
wire \REG_MUX0|SR_9k[7][9]~q ;
wire \REG_MUX0|SR_9k[8][9]~q ;
wire \REG_MUX0|SR_9k[9][9]~q ;
wire \REG_MUX0|SR_9k[10][9]~feeder_combout ;
wire \REG_MUX0|SR_9k[10][9]~q ;
wire \REG_MUX0|Mux6~2_combout ;
wire \REG_MUX0|SR_9k[11][9]~q ;
wire \REG_MUX0|Mux6~3_combout ;
wire \REG_MUX0|Mux6~4_combout ;
wire \REG_MUX0|Mux6~5_combout ;
wire \REG_MUX0|Mux6~6_combout ;
wire \REG_MUX0|SR_9k[12][9]~q ;
wire \REG_MUX0|SR_9k[13][9]~q ;
wire \REG_MUX0|SR_9k[14][9]~feeder_combout ;
wire \REG_MUX0|SR_9k[14][9]~q ;
wire \REG_MUX0|Mux6~7_combout ;
wire \REG_MUX0|SR_9k[15][9]~q ;
wire \REG_MUX0|Mux6~8_combout ;
wire \REG_MUX0|Mux6~0_combout ;
wire \REG_MUX0|Mux6~1_combout ;
wire \REG_MUX0|Mux6~9_combout ;
wire \REG_MUX0|SR_9k[16][9]~feeder_combout ;
wire \REG_MUX0|SR_9k[16][9]~q ;
wire \REG_MUX0|Mux6~10_combout ;
wire \din[10]~input_o ;
wire \REG_MUX0|SR_9k[0][10]~q ;
wire \REG_MUX0|SR_9k[1][10]~q ;
wire \REG_MUX0|SR_9k[2][10]~q ;
wire \REG_MUX0|SR_9k[3][10]~q ;
wire \REG_MUX0|SR_9k[4][10]~q ;
wire \REG_MUX0|SR_9k[5][10]~feeder_combout ;
wire \REG_MUX0|SR_9k[5][10]~q ;
wire \REG_MUX0|SR_9k[6][10]~q ;
wire \REG_MUX0|SR_9k[7][10]~feeder_combout ;
wire \REG_MUX0|SR_9k[7][10]~q ;
wire \REG_MUX0|SR_9k[8][10]~feeder_combout ;
wire \REG_MUX0|SR_9k[8][10]~q ;
wire \REG_MUX0|SR_9k[9][10]~feeder_combout ;
wire \REG_MUX0|SR_9k[9][10]~q ;
wire \REG_MUX0|SR_9k[10][10]~feeder_combout ;
wire \REG_MUX0|SR_9k[10][10]~q ;
wire \REG_MUX0|SR_9k[11][10]~feeder_combout ;
wire \REG_MUX0|SR_9k[11][10]~q ;
wire \REG_MUX0|SR_9k[12][10]~q ;
wire \REG_MUX0|SR_9k[13][10]~q ;
wire \REG_MUX0|SR_9k[14][10]~q ;
wire \REG_MUX0|SR_9k[15][10]~q ;
wire \REG_MUX0|SR_9k[16][10]~feeder_combout ;
wire \REG_MUX0|SR_9k[16][10]~q ;
wire \REG_MUX0|Mux5~4_combout ;
wire \REG_MUX0|Mux5~5_combout ;
wire \REG_MUX0|Mux5~2_combout ;
wire \REG_MUX0|Mux5~3_combout ;
wire \REG_MUX0|Mux5~6_combout ;
wire \REG_MUX0|Mux5~7_combout ;
wire \REG_MUX0|Mux5~8_combout ;
wire \REG_MUX0|Mux5~0_combout ;
wire \REG_MUX0|Mux5~1_combout ;
wire \REG_MUX0|Mux5~9_combout ;
wire \REG_MUX0|Mux5~10_combout ;
wire \din[11]~input_o ;
wire \REG_MUX0|SR_9k[0][11]~q ;
wire \REG_MUX0|SR_9k[1][11]~q ;
wire \REG_MUX0|SR_9k[2][11]~feeder_combout ;
wire \REG_MUX0|SR_9k[2][11]~q ;
wire \REG_MUX0|SR_9k[3][11]~q ;
wire \REG_MUX0|SR_9k[4][11]~q ;
wire \REG_MUX0|SR_9k[5][11]~q ;
wire \REG_MUX0|SR_9k[6][11]~feeder_combout ;
wire \REG_MUX0|SR_9k[6][11]~q ;
wire \REG_MUX0|Mux4~2_combout ;
wire \REG_MUX0|SR_9k[7][11]~q ;
wire \REG_MUX0|Mux4~3_combout ;
wire \REG_MUX0|Mux4~4_combout ;
wire \REG_MUX0|Mux4~5_combout ;
wire \REG_MUX0|Mux4~6_combout ;
wire \REG_MUX0|SR_9k[8][11]~q ;
wire \REG_MUX0|SR_9k[9][11]~q ;
wire \REG_MUX0|SR_9k[10][11]~q ;
wire \REG_MUX0|SR_9k[11][11]~q ;
wire \REG_MUX0|SR_9k[12][11]~q ;
wire \REG_MUX0|SR_9k[13][11]~q ;
wire \REG_MUX0|SR_9k[14][11]~feeder_combout ;
wire \REG_MUX0|SR_9k[14][11]~q ;
wire \REG_MUX0|Mux4~7_combout ;
wire \REG_MUX0|SR_9k[15][11]~q ;
wire \REG_MUX0|Mux4~8_combout ;
wire \REG_MUX0|Mux4~0_combout ;
wire \REG_MUX0|Mux4~1_combout ;
wire \REG_MUX0|Mux4~9_combout ;
wire \REG_MUX0|SR_9k[16][11]~feeder_combout ;
wire \REG_MUX0|SR_9k[16][11]~q ;
wire \REG_MUX0|Mux4~10_combout ;
wire \din[12]~input_o ;
wire \REG_MUX0|SR_9k[0][12]~q ;
wire \REG_MUX0|SR_9k[1][12]~q ;
wire \REG_MUX0|SR_9k[2][12]~q ;
wire \REG_MUX0|SR_9k[3][12]~q ;
wire \REG_MUX0|SR_9k[4][12]~q ;
wire \REG_MUX0|SR_9k[5][12]~q ;
wire \REG_MUX0|SR_9k[6][12]~feeder_combout ;
wire \REG_MUX0|SR_9k[6][12]~q ;
wire \REG_MUX0|SR_9k[7][12]~feeder_combout ;
wire \REG_MUX0|SR_9k[7][12]~q ;
wire \REG_MUX0|SR_9k[8][12]~feeder_combout ;
wire \REG_MUX0|SR_9k[8][12]~q ;
wire \REG_MUX0|SR_9k[9][12]~q ;
wire \REG_MUX0|SR_9k[10][12]~feeder_combout ;
wire \REG_MUX0|SR_9k[10][12]~q ;
wire \REG_MUX0|SR_9k[11][12]~feeder_combout ;
wire \REG_MUX0|SR_9k[11][12]~q ;
wire \REG_MUX0|SR_9k[12][12]~q ;
wire \REG_MUX0|SR_9k[13][12]~feeder_combout ;
wire \REG_MUX0|SR_9k[13][12]~q ;
wire \REG_MUX0|SR_9k[14][12]~q ;
wire \REG_MUX0|SR_9k[15][12]~q ;
wire \REG_MUX0|SR_9k[16][12]~feeder_combout ;
wire \REG_MUX0|SR_9k[16][12]~q ;
wire \REG_MUX0|Mux3~2_combout ;
wire \REG_MUX0|Mux3~3_combout ;
wire \REG_MUX0|Mux3~4_combout ;
wire \REG_MUX0|Mux3~5_combout ;
wire \REG_MUX0|Mux3~6_combout ;
wire \REG_MUX0|Mux3~0_combout ;
wire \REG_MUX0|Mux3~1_combout ;
wire \REG_MUX0|Mux3~7_combout ;
wire \REG_MUX0|Mux3~8_combout ;
wire \REG_MUX0|Mux3~9_combout ;
wire \REG_MUX0|Mux3~10_combout ;
wire \din[13]~input_o ;
wire \REG_MUX0|SR_9k[0][13]~q ;
wire \REG_MUX0|SR_9k[1][13]~feeder_combout ;
wire \REG_MUX0|SR_9k[1][13]~q ;
wire \REG_MUX0|SR_9k[2][13]~feeder_combout ;
wire \REG_MUX0|SR_9k[2][13]~q ;
wire \REG_MUX0|SR_9k[3][13]~q ;
wire \REG_MUX0|SR_9k[4][13]~q ;
wire \REG_MUX0|SR_9k[5][13]~q ;
wire \REG_MUX0|SR_9k[6][13]~q ;
wire \REG_MUX0|SR_9k[7][13]~q ;
wire \REG_MUX0|SR_9k[8][13]~q ;
wire \REG_MUX0|SR_9k[9][13]~q ;
wire \REG_MUX0|SR_9k[10][13]~feeder_combout ;
wire \REG_MUX0|SR_9k[10][13]~q ;
wire \REG_MUX0|SR_9k[11][13]~q ;
wire \REG_MUX0|SR_9k[12][13]~q ;
wire \REG_MUX0|SR_9k[13][13]~feeder_combout ;
wire \REG_MUX0|SR_9k[13][13]~q ;
wire \REG_MUX0|SR_9k[14][13]~feeder_combout ;
wire \REG_MUX0|SR_9k[14][13]~q ;
wire \REG_MUX0|Mux2~7_combout ;
wire \REG_MUX0|SR_9k[15][13]~q ;
wire \REG_MUX0|Mux2~8_combout ;
wire \REG_MUX0|Mux2~0_combout ;
wire \REG_MUX0|Mux2~1_combout ;
wire \REG_MUX0|Mux2~2_combout ;
wire \REG_MUX0|Mux2~3_combout ;
wire \REG_MUX0|Mux2~4_combout ;
wire \REG_MUX0|Mux2~5_combout ;
wire \REG_MUX0|Mux2~6_combout ;
wire \REG_MUX0|Mux2~9_combout ;
wire \REG_MUX0|SR_9k[16][13]~feeder_combout ;
wire \REG_MUX0|SR_9k[16][13]~q ;
wire \REG_MUX0|Mux2~10_combout ;
wire \din[14]~input_o ;
wire \REG_MUX0|SR_9k[0][14]~q ;
wire \REG_MUX0|SR_9k[1][14]~q ;
wire \REG_MUX0|SR_9k[2][14]~q ;
wire \REG_MUX0|SR_9k[3][14]~q ;
wire \REG_MUX0|SR_9k[4][14]~feeder_combout ;
wire \REG_MUX0|SR_9k[4][14]~q ;
wire \REG_MUX0|SR_9k[5][14]~q ;
wire \REG_MUX0|SR_9k[6][14]~q ;
wire \REG_MUX0|SR_9k[7][14]~feeder_combout ;
wire \REG_MUX0|SR_9k[7][14]~q ;
wire \REG_MUX0|SR_9k[8][14]~feeder_combout ;
wire \REG_MUX0|SR_9k[8][14]~q ;
wire \REG_MUX0|SR_9k[9][14]~feeder_combout ;
wire \REG_MUX0|SR_9k[9][14]~q ;
wire \REG_MUX0|SR_9k[10][14]~feeder_combout ;
wire \REG_MUX0|SR_9k[10][14]~q ;
wire \REG_MUX0|SR_9k[11][14]~q ;
wire \REG_MUX0|SR_9k[12][14]~q ;
wire \REG_MUX0|SR_9k[13][14]~q ;
wire \REG_MUX0|SR_9k[14][14]~q ;
wire \REG_MUX0|Mux1~0_combout ;
wire \REG_MUX0|Mux1~1_combout ;
wire \REG_MUX0|SR_9k[15][14]~q ;
wire \REG_MUX0|Mux1~7_combout ;
wire \REG_MUX0|Mux1~8_combout ;
wire \REG_MUX0|Mux1~4_combout ;
wire \REG_MUX0|Mux1~5_combout ;
wire \REG_MUX0|Mux1~2_combout ;
wire \REG_MUX0|Mux1~3_combout ;
wire \REG_MUX0|Mux1~6_combout ;
wire \REG_MUX0|Mux1~9_combout ;
wire \REG_MUX0|SR_9k[16][14]~feeder_combout ;
wire \REG_MUX0|SR_9k[16][14]~q ;
wire \REG_MUX0|Mux1~10_combout ;
wire \din[15]~input_o ;
wire \REG_MUX0|SR_9k[0][15]~q ;
wire \REG_MUX0|SR_9k[1][15]~feeder_combout ;
wire \REG_MUX0|SR_9k[1][15]~q ;
wire \REG_MUX0|SR_9k[2][15]~q ;
wire \REG_MUX0|SR_9k[3][15]~q ;
wire \REG_MUX0|SR_9k[4][15]~q ;
wire \REG_MUX0|SR_9k[5][15]~q ;
wire \REG_MUX0|SR_9k[6][15]~feeder_combout ;
wire \REG_MUX0|SR_9k[6][15]~q ;
wire \REG_MUX0|SR_9k[7][15]~q ;
wire \REG_MUX0|SR_9k[8][15]~q ;
wire \REG_MUX0|SR_9k[9][15]~feeder_combout ;
wire \REG_MUX0|SR_9k[9][15]~q ;
wire \REG_MUX0|SR_9k[10][15]~q ;
wire \REG_MUX0|SR_9k[11][15]~q ;
wire \REG_MUX0|SR_9k[12][15]~q ;
wire \REG_MUX0|SR_9k[13][15]~q ;
wire \REG_MUX0|SR_9k[14][15]~feeder_combout ;
wire \REG_MUX0|SR_9k[14][15]~q ;
wire \REG_MUX0|SR_9k[15][15]~q ;
wire \REG_MUX0|SR_9k[16][15]~q ;
wire \REG_MUX0|Mux0~7_combout ;
wire \REG_MUX0|Mux0~8_combout ;
wire \REG_MUX0|Mux0~0_combout ;
wire \REG_MUX0|Mux0~1_combout ;
wire \REG_MUX0|Mux0~4_combout ;
wire \REG_MUX0|Mux0~5_combout ;
wire \REG_MUX0|Mux0~2_combout ;
wire \REG_MUX0|Mux0~3_combout ;
wire \REG_MUX0|Mux0~6_combout ;
wire \REG_MUX0|Mux0~9_combout ;
wire \REG_MUX0|Mux0~10_combout ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \ROM0|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~dataout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~0 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_mult1~1 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~dataout ;
wire \MULT_ACC0|Add0~0_combout ;
wire \CONTROL0|ce_Acc~clkctrl_outclk ;
wire \MULT_ACC0|acc_res~16_combout ;
wire \MULT_ACC0|Add0~1 ;
wire \MULT_ACC0|Add0~2_combout ;
wire \MULT_ACC0|acc_res~15_combout ;
wire \MULT_ACC0|Add0~3 ;
wire \MULT_ACC0|Add0~4_combout ;
wire \MULT_ACC0|acc_res~14_combout ;
wire \MULT_ACC0|Add0~5 ;
wire \MULT_ACC0|Add0~6_combout ;
wire \MULT_ACC0|acc_res~13_combout ;
wire \MULT_ACC0|Add0~7 ;
wire \MULT_ACC0|Add0~8_combout ;
wire \MULT_ACC0|acc_res~12_combout ;
wire \MULT_ACC0|Add0~9 ;
wire \MULT_ACC0|Add0~10_combout ;
wire \MULT_ACC0|acc_res~11_combout ;
wire \MULT_ACC0|Add0~11 ;
wire \MULT_ACC0|Add0~12_combout ;
wire \MULT_ACC0|acc_res~10_combout ;
wire \MULT_ACC0|Add0~13 ;
wire \MULT_ACC0|Add0~14_combout ;
wire \MULT_ACC0|acc_res~9_combout ;
wire \MULT_ACC0|Add0~15 ;
wire \MULT_ACC0|Add0~16_combout ;
wire \MULT_ACC0|acc_res~8_combout ;
wire \MULT_ACC0|Add0~17 ;
wire \MULT_ACC0|Add0~18_combout ;
wire \MULT_ACC0|acc_res~7_combout ;
wire \MULT_ACC0|Add0~19 ;
wire \MULT_ACC0|Add0~20_combout ;
wire \MULT_ACC0|acc_res~6_combout ;
wire \MULT_ACC0|Add0~21 ;
wire \MULT_ACC0|Add0~22_combout ;
wire \MULT_ACC0|acc_res~5_combout ;
wire \MULT_ACC0|Add0~23 ;
wire \MULT_ACC0|Add0~24_combout ;
wire \MULT_ACC0|acc_res~4_combout ;
wire \MULT_ACC0|Add0~25 ;
wire \MULT_ACC0|Add0~26_combout ;
wire \MULT_ACC0|acc_res~3_combout ;
wire \MULT_ACC0|Add0~27 ;
wire \MULT_ACC0|Add0~28_combout ;
wire \MULT_ACC0|acc_res~2_combout ;
wire \MULT_ACC0|Add0~29 ;
wire \MULT_ACC0|Add0~30_combout ;
wire \dout[0]~reg0feeder_combout ;
wire \dout[0]~reg0_q ;
wire \MULT_ACC0|acc_res~17_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \MULT_ACC0|Add0~31 ;
wire \MULT_ACC0|Add0~32_combout ;
wire \dout[1]~reg0feeder_combout ;
wire \dout[1]~reg0_q ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \MULT_ACC0|acc_res~18_combout ;
wire \MULT_ACC0|Add0~33 ;
wire \MULT_ACC0|Add0~34_combout ;
wire \dout[2]~reg0_q ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \MULT_ACC0|acc_res~19_combout ;
wire \MULT_ACC0|Add0~35 ;
wire \MULT_ACC0|Add0~36_combout ;
wire \dout[3]~reg0feeder_combout ;
wire \dout[3]~reg0_q ;
wire \MULT_ACC0|acc_res~20_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \MULT_ACC0|Add0~37 ;
wire \MULT_ACC0|Add0~38_combout ;
wire \dout[4]~reg0feeder_combout ;
wire \dout[4]~reg0_q ;
wire \MULT_ACC0|acc_res~21_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \MULT_ACC0|Add0~39 ;
wire \MULT_ACC0|Add0~40_combout ;
wire \dout[5]~reg0feeder_combout ;
wire \dout[5]~reg0_q ;
wire \MULT_ACC0|acc_res~22_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \MULT_ACC0|Add0~41 ;
wire \MULT_ACC0|Add0~42_combout ;
wire \dout[6]~reg0_q ;
wire \MULT_ACC0|acc_res~23_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \MULT_ACC0|Add0~43 ;
wire \MULT_ACC0|Add0~44_combout ;
wire \dout[7]~reg0_q ;
wire \MULT_ACC0|acc_res~24_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \MULT_ACC0|Add0~45 ;
wire \MULT_ACC0|Add0~46_combout ;
wire \dout[8]~reg0_q ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \MULT_ACC0|acc_res~25_combout ;
wire \MULT_ACC0|Add0~47 ;
wire \MULT_ACC0|Add0~48_combout ;
wire \dout[9]~reg0_q ;
wire \MULT_ACC0|acc_res~26_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \MULT_ACC0|Add0~49 ;
wire \MULT_ACC0|Add0~50_combout ;
wire \dout[10]~reg0_q ;
wire \MULT_ACC0|acc_res~27_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \MULT_ACC0|Add0~51 ;
wire \MULT_ACC0|Add0~52_combout ;
wire \dout[11]~reg0_q ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \MULT_ACC0|acc_res~28_combout ;
wire \MULT_ACC0|Add0~53 ;
wire \MULT_ACC0|Add0~54_combout ;
wire \dout[12]~reg0_q ;
wire \MULT_ACC0|acc_res~29_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \MULT_ACC0|Add0~55 ;
wire \MULT_ACC0|Add0~56_combout ;
wire \dout[13]~reg0_q ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \MULT_ACC0|acc_res~30_combout ;
wire \MULT_ACC0|Add0~57 ;
wire \MULT_ACC0|Add0~58_combout ;
wire \dout[14]~reg0_q ;
wire \MULT_ACC0|acc_res~31_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \MULT_ACC0|Add0~59 ;
wire \MULT_ACC0|Add0~60_combout ;
wire \dout[15]~reg0_q ;
wire \MULT_ACC0|acc_res~32_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \MULT_ACC0|Add0~61 ;
wire \MULT_ACC0|Add0~62_combout ;
wire \dout[16]~reg0_q ;
wire \MULT_ACC0|acc_res~33_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \MULT_ACC0|Add0~63 ;
wire \MULT_ACC0|Add0~64_combout ;
wire \dout[17]~reg0_q ;
wire \MULT_ACC0|acc_res~34_combout ;
wire \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \MULT_ACC0|Add0~65 ;
wire \MULT_ACC0|Add0~66_combout ;
wire \dout[18]~reg0_q ;
wire [33:0] \MULT_ACC0|acc_res ;
wire [4:0] \CONTROL0|timer ;
wire [15:0] \REG_MUX0|dout ;
wire [33:0] \MULT_ACC0|dout ;

wire [35:0] \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \MULT_ACC0|Mult0|auto_generated|mac_out2~0  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~1  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~dataout  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT1  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT2  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT3  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT4  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT5  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT6  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT7  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT8  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT9  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT10  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT11  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT12  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT13  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT14  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT15  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT16  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT17  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT18  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT19  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT20  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT21  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT22  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT23  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT24  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT25  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT26  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT27  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT28  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT29  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT30  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT31  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT32  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT33  = \MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~0  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~1  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~dataout  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT1  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT2  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT3  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT4  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT5  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT6  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT7  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT8  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT9  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT10  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT11  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT12  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT13  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT14  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT15  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT16  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT17  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT18  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT19  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT20  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT21  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT22  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT23  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT24  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT25  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT26  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT27  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT28  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT29  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT30  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT31  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT32  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT33  = \MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a1  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a2  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a3  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a4  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a5  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a6  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a7  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a8  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a9  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a10  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a11  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a12  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a13  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a14  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a15  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a16  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \ROM0|ROM_rtl_0|auto_generated|ram_block1a17  = \ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \val_out~output (
	.i(\val_out~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\val_out~output_o ),
	.obar());
// synopsys translate_off
defparam \val_out~output .bus_hold = "false";
defparam \val_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \dout[0]~output (
	.i(\dout[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[0]~output .bus_hold = "false";
defparam \dout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \dout[1]~output (
	.i(\dout[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[1]~output .bus_hold = "false";
defparam \dout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \dout[2]~output (
	.i(\dout[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[2]~output .bus_hold = "false";
defparam \dout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \dout[3]~output (
	.i(\dout[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[3]~output .bus_hold = "false";
defparam \dout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \dout[4]~output (
	.i(\dout[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[4]~output .bus_hold = "false";
defparam \dout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \dout[5]~output (
	.i(\dout[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[5]~output .bus_hold = "false";
defparam \dout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \dout[6]~output (
	.i(\dout[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[6]~output .bus_hold = "false";
defparam \dout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \dout[7]~output (
	.i(\dout[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[7]~output .bus_hold = "false";
defparam \dout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \dout[8]~output (
	.i(\dout[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[8]~output .bus_hold = "false";
defparam \dout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \dout[9]~output (
	.i(\dout[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[9]~output .bus_hold = "false";
defparam \dout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \dout[10]~output (
	.i(\dout[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[10]~output .bus_hold = "false";
defparam \dout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \dout[11]~output (
	.i(\dout[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[11]~output .bus_hold = "false";
defparam \dout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \dout[12]~output (
	.i(\dout[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[12]~output .bus_hold = "false";
defparam \dout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \dout[13]~output (
	.i(\dout[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[13]~output .bus_hold = "false";
defparam \dout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \dout[14]~output (
	.i(\dout[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[14]~output .bus_hold = "false";
defparam \dout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \dout[15]~output (
	.i(\dout[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[15]~output .bus_hold = "false";
defparam \dout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \dout[16]~output (
	.i(\dout[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[16]~output .bus_hold = "false";
defparam \dout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \dout[17]~output (
	.i(\dout[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[17]~output .bus_hold = "false";
defparam \dout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \dout[18]~output (
	.i(\dout[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[18]~output .bus_hold = "false";
defparam \dout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \val_in~input (
	.i(val_in),
	.ibar(gnd),
	.o(\val_in~input_o ));
// synopsys translate_off
defparam \val_in~input .bus_hold = "false";
defparam \val_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \CONTROL0|state~8 (
// Equation(s):
// \CONTROL0|state~8_combout  = (!\CONTROL0|state.end_filter~q  & (!\rst~input_o  & ((\val_in~input_o ) # (\CONTROL0|state.ini_filter~q ))))

	.dataa(\CONTROL0|state.end_filter~q ),
	.datab(\val_in~input_o ),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\CONTROL0|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL0|state~8 .lut_mask = 16'h0054;
defparam \CONTROL0|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \CONTROL0|state.ini_filter~feeder (
// Equation(s):
// \CONTROL0|state.ini_filter~feeder_combout  = \CONTROL0|state~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CONTROL0|state~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CONTROL0|state.ini_filter~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL0|state.ini_filter~feeder .lut_mask = 16'hF0F0;
defparam \CONTROL0|state.ini_filter~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \CONTROL0|state.ini_filter (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONTROL0|state.ini_filter~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL0|state.ini_filter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL0|state.ini_filter .is_wysiwyg = "true";
defparam \CONTROL0|state.ini_filter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \CONTROL0|timer[0]~6 (
// Equation(s):
// \CONTROL0|timer[0]~6_combout  = \CONTROL0|timer [0] $ (VCC)
// \CONTROL0|timer[0]~7  = CARRY(\CONTROL0|timer [0])

	.dataa(gnd),
	.datab(\CONTROL0|timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CONTROL0|timer[0]~6_combout ),
	.cout(\CONTROL0|timer[0]~7 ));
// synopsys translate_off
defparam \CONTROL0|timer[0]~6 .lut_mask = 16'h33CC;
defparam \CONTROL0|timer[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \CONTROL0|timer[0]~16 (
// Equation(s):
// \CONTROL0|timer[0]~16_combout  = (\rst~input_o ) # (!\CONTROL0|state.start_filter~q )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL0|state.start_filter~q ),
	.cin(gnd),
	.combout(\CONTROL0|timer[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL0|timer[0]~16 .lut_mask = 16'hAAFF;
defparam \CONTROL0|timer[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N15
dffeas \CONTROL0|timer[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONTROL0|timer[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CONTROL0|timer[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL0|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL0|timer[0] .is_wysiwyg = "true";
defparam \CONTROL0|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \CONTROL0|timer[1]~8 (
// Equation(s):
// \CONTROL0|timer[1]~8_combout  = (\CONTROL0|timer [1] & (!\CONTROL0|timer[0]~7 )) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer[0]~7 ) # (GND)))
// \CONTROL0|timer[1]~9  = CARRY((!\CONTROL0|timer[0]~7 ) # (!\CONTROL0|timer [1]))

	.dataa(gnd),
	.datab(\CONTROL0|timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CONTROL0|timer[0]~7 ),
	.combout(\CONTROL0|timer[1]~8_combout ),
	.cout(\CONTROL0|timer[1]~9 ));
// synopsys translate_off
defparam \CONTROL0|timer[1]~8 .lut_mask = 16'h3C3F;
defparam \CONTROL0|timer[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \CONTROL0|timer[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONTROL0|timer[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CONTROL0|timer[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL0|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL0|timer[1] .is_wysiwyg = "true";
defparam \CONTROL0|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \CONTROL0|timer[2]~10 (
// Equation(s):
// \CONTROL0|timer[2]~10_combout  = (\CONTROL0|timer [2] & (\CONTROL0|timer[1]~9  $ (GND))) # (!\CONTROL0|timer [2] & (!\CONTROL0|timer[1]~9  & VCC))
// \CONTROL0|timer[2]~11  = CARRY((\CONTROL0|timer [2] & !\CONTROL0|timer[1]~9 ))

	.dataa(gnd),
	.datab(\CONTROL0|timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CONTROL0|timer[1]~9 ),
	.combout(\CONTROL0|timer[2]~10_combout ),
	.cout(\CONTROL0|timer[2]~11 ));
// synopsys translate_off
defparam \CONTROL0|timer[2]~10 .lut_mask = 16'hC30C;
defparam \CONTROL0|timer[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \CONTROL0|timer[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONTROL0|timer[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CONTROL0|timer[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL0|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL0|timer[2] .is_wysiwyg = "true";
defparam \CONTROL0|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \CONTROL0|timer[3]~12 (
// Equation(s):
// \CONTROL0|timer[3]~12_combout  = (\CONTROL0|timer [3] & (!\CONTROL0|timer[2]~11 )) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer[2]~11 ) # (GND)))
// \CONTROL0|timer[3]~13  = CARRY((!\CONTROL0|timer[2]~11 ) # (!\CONTROL0|timer [3]))

	.dataa(gnd),
	.datab(\CONTROL0|timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CONTROL0|timer[2]~11 ),
	.combout(\CONTROL0|timer[3]~12_combout ),
	.cout(\CONTROL0|timer[3]~13 ));
// synopsys translate_off
defparam \CONTROL0|timer[3]~12 .lut_mask = 16'h3C3F;
defparam \CONTROL0|timer[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N21
dffeas \CONTROL0|timer[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONTROL0|timer[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CONTROL0|timer[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL0|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL0|timer[3] .is_wysiwyg = "true";
defparam \CONTROL0|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
cycloneive_lcell_comb \CONTROL0|LessThan0~0 (
// Equation(s):
// \CONTROL0|LessThan0~0_combout  = (\CONTROL0|timer [0] & (\CONTROL0|timer [2] & (\CONTROL0|timer [3] & \CONTROL0|timer [1])))

	.dataa(\CONTROL0|timer [0]),
	.datab(\CONTROL0|timer [2]),
	.datac(\CONTROL0|timer [3]),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\CONTROL0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL0|LessThan0~0 .lut_mask = 16'h8000;
defparam \CONTROL0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \CONTROL0|timer[4]~14 (
// Equation(s):
// \CONTROL0|timer[4]~14_combout  = \CONTROL0|timer [4] $ (!\CONTROL0|timer[3]~13 )

	.dataa(\CONTROL0|timer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CONTROL0|timer[3]~13 ),
	.combout(\CONTROL0|timer[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL0|timer[4]~14 .lut_mask = 16'hA5A5;
defparam \CONTROL0|timer[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \CONTROL0|timer[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONTROL0|timer[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CONTROL0|timer[0]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL0|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL0|timer[4] .is_wysiwyg = "true";
defparam \CONTROL0|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \CONTROL0|state~6 (
// Equation(s):
// \CONTROL0|state~6_combout  = (!\CONTROL0|LessThan0~0_combout  & (\CONTROL0|state.start_filter~q  & !\CONTROL0|timer [4]))

	.dataa(\CONTROL0|LessThan0~0_combout ),
	.datab(\CONTROL0|state.start_filter~q ),
	.datac(\CONTROL0|timer [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CONTROL0|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL0|state~6 .lut_mask = 16'h0404;
defparam \CONTROL0|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \CONTROL0|state~7 (
// Equation(s):
// \CONTROL0|state~7_combout  = (!\rst~input_o  & ((\CONTROL0|state~6_combout ) # ((\val_in~input_o  & !\CONTROL0|state.ini_filter~q ))))

	.dataa(\rst~input_o ),
	.datab(\val_in~input_o ),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(\CONTROL0|state~6_combout ),
	.cin(gnd),
	.combout(\CONTROL0|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL0|state~7 .lut_mask = 16'h5504;
defparam \CONTROL0|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \CONTROL0|state.start_filter (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONTROL0|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL0|state.start_filter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL0|state.start_filter .is_wysiwyg = "true";
defparam \CONTROL0|state.start_filter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \CONTROL0|state~5 (
// Equation(s):
// \CONTROL0|state~5_combout  = (!\rst~input_o  & (\CONTROL0|state.start_filter~q  & ((\CONTROL0|timer [4]) # (\CONTROL0|LessThan0~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\CONTROL0|state.start_filter~q ),
	.datac(\CONTROL0|timer [4]),
	.datad(\CONTROL0|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\CONTROL0|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL0|state~5 .lut_mask = 16'h4440;
defparam \CONTROL0|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N27
dffeas \CONTROL0|state.end_filter (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONTROL0|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL0|state.end_filter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL0|state.end_filter .is_wysiwyg = "true";
defparam \CONTROL0|state.end_filter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \CONTROL0|ce_Reg~feeder (
// Equation(s):
// \CONTROL0|ce_Reg~feeder_combout  = \CONTROL0|state.end_filter~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CONTROL0|state.end_filter~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CONTROL0|ce_Reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL0|ce_Reg~feeder .lut_mask = 16'hF0F0;
defparam \CONTROL0|ce_Reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \CONTROL0|ce_Reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONTROL0|ce_Reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL0|ce_Reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL0|ce_Reg .is_wysiwyg = "true";
defparam \CONTROL0|ce_Reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \val_out~reg0feeder (
// Equation(s):
// \val_out~reg0feeder_combout  = \CONTROL0|ce_Reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL0|ce_Reg~q ),
	.cin(gnd),
	.combout(\val_out~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \val_out~reg0feeder .lut_mask = 16'hFF00;
defparam \val_out~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \val_out~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\val_out~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\val_out~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \val_out~reg0 .is_wysiwyg = "true";
defparam \val_out~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N8
cycloneive_lcell_comb \MULT_ACC0|acc_res~0 (
// Equation(s):
// \MULT_ACC0|acc_res~0_combout  = (\MULT_ACC0|dout [15] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT_ACC0|dout [15]),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~0 .lut_mask = 16'hF000;
defparam \MULT_ACC0|acc_res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N10
cycloneive_lcell_comb \CONTROL0|ce_Acc~feeder (
// Equation(s):
// \CONTROL0|ce_Acc~feeder_combout  = \CONTROL0|state.ini_filter~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\CONTROL0|ce_Acc~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROL0|ce_Acc~feeder .lut_mask = 16'hFF00;
defparam \CONTROL0|ce_Acc~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y30_N11
dffeas \CONTROL0|ce_Acc (
	.clk(\clk~input_o ),
	.d(\CONTROL0|ce_Acc~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL0|ce_Acc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL0|ce_Acc .is_wysiwyg = "true";
defparam \CONTROL0|ce_Acc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N8
cycloneive_lcell_comb \MULT_ACC0|acc_res[17]~1 (
// Equation(s):
// \MULT_ACC0|acc_res[17]~1_combout  = (\CONTROL0|ce_Acc~q ) # (!\CONTROL0|state.ini_filter~q )

	.dataa(\CONTROL0|ce_Acc~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res[17]~1 .lut_mask = 16'hAAFF;
defparam \MULT_ACC0|acc_res[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N9
dffeas \MULT_ACC0|acc_res[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[15] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\CONTROL0|timer [4],\CONTROL0|timer [3],\CONTROL0|timer [2],\CONTROL0|timer [1],\CONTROL0|timer [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Quartus_Simulations.ram0_ROM_8a37aa91.hdl.mif";
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ROM:ROM0|altsyncram:ROM_rtl_0|altsyncram_5n91:auto_generated|ALTSYNCRAM";
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 17;
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 18;
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM0|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 576'h00000000000000000000000000000000000000000000000000000000000000000000028000B1BFC27013B3FB87FFE70116AED5655079ED564116AFFE73FB87013B3FC2700B180280;
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \din[0]~input (
	.i(din[0]),
	.ibar(gnd),
	.o(\din[0]~input_o ));
// synopsys translate_off
defparam \din[0]~input .bus_hold = "false";
defparam \din[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y4_N27
dffeas \REG_MUX0|SR_9k[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N5
dffeas \REG_MUX0|SR_9k[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N9
dffeas \REG_MUX0|SR_9k[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N29
dffeas \REG_MUX0|SR_9k[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N22
cycloneive_lcell_comb \REG_MUX0|SR_9k[4][0]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[4][0]~feeder_combout  = \REG_MUX0|SR_9k[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[3][0]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][0]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N23
dffeas \REG_MUX0|SR_9k[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N3
dffeas \REG_MUX0|SR_9k[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N11
dffeas \REG_MUX0|SR_9k[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[5][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
cycloneive_lcell_comb \REG_MUX0|SR_9k[7][0]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[7][0]~feeder_combout  = \REG_MUX0|SR_9k[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[6][0]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][0]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N13
dffeas \REG_MUX0|SR_9k[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
cycloneive_lcell_comb \REG_MUX0|SR_9k[8][0]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[8][0]~feeder_combout  = \REG_MUX0|SR_9k[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[7][0]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][0]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N19
dffeas \REG_MUX0|SR_9k[8][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneive_lcell_comb \REG_MUX0|SR_9k[9][0]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[9][0]~feeder_combout  = \REG_MUX0|SR_9k[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[8][0]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][0]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \REG_MUX0|SR_9k[9][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N29
dffeas \REG_MUX0|SR_9k[10][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[9][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
cycloneive_lcell_comb \REG_MUX0|SR_9k[11][0]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[11][0]~feeder_combout  = \REG_MUX0|SR_9k[10][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[10][0]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][0]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \REG_MUX0|SR_9k[11][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N17
dffeas \REG_MUX0|SR_9k[12][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N21
dffeas \REG_MUX0|SR_9k[13][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[12][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N31
dffeas \REG_MUX0|SR_9k[14][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[13][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N7
dffeas \REG_MUX0|SR_9k[15][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
cycloneive_lcell_comb \REG_MUX0|Mux15~7 (
// Equation(s):
// \REG_MUX0|Mux15~7_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[11][0]~q ) # ((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|SR_9k[3][0]~q  & !\CONTROL0|timer [2]))))

	.dataa(\REG_MUX0|SR_9k[11][0]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[3][0]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux15~7 .lut_mask = 16'hCCB8;
defparam \REG_MUX0|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
cycloneive_lcell_comb \REG_MUX0|Mux15~8 (
// Equation(s):
// \REG_MUX0|Mux15~8_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux15~7_combout  & ((\REG_MUX0|SR_9k[15][0]~q ))) # (!\REG_MUX0|Mux15~7_combout  & (\REG_MUX0|SR_9k[7][0]~q )))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux15~7_combout ))))

	.dataa(\REG_MUX0|SR_9k[7][0]~q ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[15][0]~q ),
	.datad(\REG_MUX0|Mux15~7_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux15~8 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N8
cycloneive_lcell_comb \REG_MUX0|Mux15~2 (
// Equation(s):
// \REG_MUX0|Mux15~2_combout  = (\CONTROL0|timer [3] & (((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[6][0]~q )) # (!\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[2][0]~q )))))

	.dataa(\REG_MUX0|SR_9k[6][0]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[2][0]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux15~2 .lut_mask = 16'hEE30;
defparam \REG_MUX0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N30
cycloneive_lcell_comb \REG_MUX0|Mux15~3 (
// Equation(s):
// \REG_MUX0|Mux15~3_combout  = (\REG_MUX0|Mux15~2_combout  & (((\REG_MUX0|SR_9k[14][0]~q )) # (!\CONTROL0|timer [3]))) # (!\REG_MUX0|Mux15~2_combout  & (\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[10][0]~q ))))

	.dataa(\REG_MUX0|Mux15~2_combout ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[14][0]~q ),
	.datad(\REG_MUX0|SR_9k[10][0]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux15~3 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
cycloneive_lcell_comb \REG_MUX0|Mux15~4 (
// Equation(s):
// \REG_MUX0|Mux15~4_combout  = (\CONTROL0|timer [3] & (((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[4][0]~q )) # (!\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[0][0]~q )))))

	.dataa(\REG_MUX0|SR_9k[4][0]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[0][0]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux15~4 .lut_mask = 16'hEE30;
defparam \REG_MUX0|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
cycloneive_lcell_comb \REG_MUX0|Mux15~5 (
// Equation(s):
// \REG_MUX0|Mux15~5_combout  = (\REG_MUX0|Mux15~4_combout  & (((\REG_MUX0|SR_9k[12][0]~q )) # (!\CONTROL0|timer [3]))) # (!\REG_MUX0|Mux15~4_combout  & (\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[8][0]~q ))))

	.dataa(\REG_MUX0|Mux15~4_combout ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[12][0]~q ),
	.datad(\REG_MUX0|SR_9k[8][0]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux15~5 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N24
cycloneive_lcell_comb \REG_MUX0|Mux15~6 (
// Equation(s):
// \REG_MUX0|Mux15~6_combout  = (\CONTROL0|timer [0] & (((\CONTROL0|timer [1])))) # (!\CONTROL0|timer [0] & ((\CONTROL0|timer [1] & (\REG_MUX0|Mux15~3_combout )) # (!\CONTROL0|timer [1] & ((\REG_MUX0|Mux15~5_combout )))))

	.dataa(\REG_MUX0|Mux15~3_combout ),
	.datab(\CONTROL0|timer [0]),
	.datac(\CONTROL0|timer [1]),
	.datad(\REG_MUX0|Mux15~5_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux15~6 .lut_mask = 16'hE3E0;
defparam \REG_MUX0|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N4
cycloneive_lcell_comb \REG_MUX0|Mux15~0 (
// Equation(s):
// \REG_MUX0|Mux15~0_combout  = (\CONTROL0|timer [2] & (((\CONTROL0|timer [3])))) # (!\CONTROL0|timer [2] & ((\CONTROL0|timer [3] & (\REG_MUX0|SR_9k[9][0]~q )) # (!\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[1][0]~q )))))

	.dataa(\REG_MUX0|SR_9k[9][0]~q ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[1][0]~q ),
	.datad(\CONTROL0|timer [3]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux15~0 .lut_mask = 16'hEE30;
defparam \REG_MUX0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N2
cycloneive_lcell_comb \REG_MUX0|Mux15~1 (
// Equation(s):
// \REG_MUX0|Mux15~1_combout  = (\REG_MUX0|Mux15~0_combout  & (((\REG_MUX0|SR_9k[13][0]~q )) # (!\CONTROL0|timer [2]))) # (!\REG_MUX0|Mux15~0_combout  & (\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[5][0]~q )))

	.dataa(\REG_MUX0|Mux15~0_combout ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[5][0]~q ),
	.datad(\REG_MUX0|SR_9k[13][0]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux15~1 .lut_mask = 16'hEA62;
defparam \REG_MUX0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N14
cycloneive_lcell_comb \REG_MUX0|Mux15~9 (
// Equation(s):
// \REG_MUX0|Mux15~9_combout  = (\REG_MUX0|Mux15~6_combout  & ((\REG_MUX0|Mux15~8_combout ) # ((!\CONTROL0|timer [0])))) # (!\REG_MUX0|Mux15~6_combout  & (((\CONTROL0|timer [0] & \REG_MUX0|Mux15~1_combout ))))

	.dataa(\REG_MUX0|Mux15~8_combout ),
	.datab(\REG_MUX0|Mux15~6_combout ),
	.datac(\CONTROL0|timer [0]),
	.datad(\REG_MUX0|Mux15~1_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux15~9 .lut_mask = 16'hBC8C;
defparam \REG_MUX0|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N19
dffeas \REG_MUX0|SR_9k[16][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[15][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][0] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N0
cycloneive_lcell_comb \REG_MUX0|Mux15~10 (
// Equation(s):
// \REG_MUX0|Mux15~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][0]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux15~9_combout ))

	.dataa(gnd),
	.datab(\CONTROL0|timer [4]),
	.datac(\REG_MUX0|Mux15~9_combout ),
	.datad(\REG_MUX0|SR_9k[16][0]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux15~10 .lut_mask = 16'hFC30;
defparam \REG_MUX0|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N1
dffeas \REG_MUX0|dout[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux15~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[0] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \din[1]~input (
	.i(din[1]),
	.ibar(gnd),
	.o(\din[1]~input_o ));
// synopsys translate_off
defparam \din[1]~input .bus_hold = "false";
defparam \din[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y3_N29
dffeas \REG_MUX0|SR_9k[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N12
cycloneive_lcell_comb \REG_MUX0|SR_9k[1][1]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[1][1]~feeder_combout  = \REG_MUX0|SR_9k[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[0][1]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N13
dffeas \REG_MUX0|SR_9k[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N24
cycloneive_lcell_comb \REG_MUX0|SR_9k[2][1]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[2][1]~feeder_combout  = \REG_MUX0|SR_9k[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[1][1]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N25
dffeas \REG_MUX0|SR_9k[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N5
dffeas \REG_MUX0|SR_9k[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N17
dffeas \REG_MUX0|SR_9k[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N20
cycloneive_lcell_comb \REG_MUX0|SR_9k[5][1]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[5][1]~feeder_combout  = \REG_MUX0|SR_9k[4][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[4][1]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N21
dffeas \REG_MUX0|SR_9k[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N27
dffeas \REG_MUX0|SR_9k[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N15
dffeas \REG_MUX0|SR_9k[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N16
cycloneive_lcell_comb \REG_MUX0|Mux14~0 (
// Equation(s):
// \REG_MUX0|Mux14~0_combout  = (\CONTROL0|timer [1] & (\CONTROL0|timer [0])) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[5][1]~q ))) # (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[4][1]~q ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[4][1]~q ),
	.datad(\REG_MUX0|SR_9k[5][1]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux14~0 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N26
cycloneive_lcell_comb \REG_MUX0|Mux14~1 (
// Equation(s):
// \REG_MUX0|Mux14~1_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux14~0_combout  & (\REG_MUX0|SR_9k[7][1]~q )) # (!\REG_MUX0|Mux14~0_combout  & ((\REG_MUX0|SR_9k[6][1]~q ))))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|Mux14~0_combout ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\REG_MUX0|SR_9k[7][1]~q ),
	.datac(\REG_MUX0|SR_9k[6][1]~q ),
	.datad(\REG_MUX0|Mux14~0_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux14~1 .lut_mask = 16'hDDA0;
defparam \REG_MUX0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N1
dffeas \REG_MUX0|SR_9k[8][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N23
dffeas \REG_MUX0|SR_9k[9][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N9
dffeas \REG_MUX0|SR_9k[10][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[9][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N31
dffeas \REG_MUX0|SR_9k[11][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[10][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N19
dffeas \REG_MUX0|SR_9k[12][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N11
dffeas \REG_MUX0|SR_9k[13][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[12][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N2
cycloneive_lcell_comb \REG_MUX0|SR_9k[14][1]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[14][1]~feeder_combout  = \REG_MUX0|SR_9k[13][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[13][1]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N3
dffeas \REG_MUX0|SR_9k[14][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N7
dffeas \REG_MUX0|SR_9k[15][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N18
cycloneive_lcell_comb \REG_MUX0|Mux14~7 (
// Equation(s):
// \REG_MUX0|Mux14~7_combout  = (\CONTROL0|timer [1] & (\CONTROL0|timer [0])) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[13][1]~q ))) # (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[12][1]~q ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[12][1]~q ),
	.datad(\REG_MUX0|SR_9k[13][1]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux14~7 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N6
cycloneive_lcell_comb \REG_MUX0|Mux14~8 (
// Equation(s):
// \REG_MUX0|Mux14~8_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux14~7_combout  & ((\REG_MUX0|SR_9k[15][1]~q ))) # (!\REG_MUX0|Mux14~7_combout  & (\REG_MUX0|SR_9k[14][1]~q )))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|Mux14~7_combout ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\REG_MUX0|SR_9k[14][1]~q ),
	.datac(\REG_MUX0|SR_9k[15][1]~q ),
	.datad(\REG_MUX0|Mux14~7_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux14~8 .lut_mask = 16'hF588;
defparam \REG_MUX0|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N0
cycloneive_lcell_comb \REG_MUX0|Mux14~2 (
// Equation(s):
// \REG_MUX0|Mux14~2_combout  = (\CONTROL0|timer [1] & ((\CONTROL0|timer [0]) # ((\REG_MUX0|SR_9k[10][1]~q )))) # (!\CONTROL0|timer [1] & (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[8][1]~q )))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[8][1]~q ),
	.datad(\REG_MUX0|SR_9k[10][1]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux14~2 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N30
cycloneive_lcell_comb \REG_MUX0|Mux14~3 (
// Equation(s):
// \REG_MUX0|Mux14~3_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux14~2_combout  & ((\REG_MUX0|SR_9k[11][1]~q ))) # (!\REG_MUX0|Mux14~2_combout  & (\REG_MUX0|SR_9k[9][1]~q )))) # (!\CONTROL0|timer [0] & (((\REG_MUX0|Mux14~2_combout ))))

	.dataa(\REG_MUX0|SR_9k[9][1]~q ),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[11][1]~q ),
	.datad(\REG_MUX0|Mux14~2_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux14~3 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N28
cycloneive_lcell_comb \REG_MUX0|Mux14~4 (
// Equation(s):
// \REG_MUX0|Mux14~4_combout  = (\CONTROL0|timer [1] & ((\CONTROL0|timer [0]) # ((\REG_MUX0|SR_9k[2][1]~q )))) # (!\CONTROL0|timer [1] & (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[0][1]~q )))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[0][1]~q ),
	.datad(\REG_MUX0|SR_9k[2][1]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux14~4 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N4
cycloneive_lcell_comb \REG_MUX0|Mux14~5 (
// Equation(s):
// \REG_MUX0|Mux14~5_combout  = (\REG_MUX0|Mux14~4_combout  & (((\REG_MUX0|SR_9k[3][1]~q )) # (!\CONTROL0|timer [0]))) # (!\REG_MUX0|Mux14~4_combout  & (\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[1][1]~q ))))

	.dataa(\REG_MUX0|Mux14~4_combout ),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[3][1]~q ),
	.datad(\REG_MUX0|SR_9k[1][1]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux14~5 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N24
cycloneive_lcell_comb \REG_MUX0|Mux14~6 (
// Equation(s):
// \REG_MUX0|Mux14~6_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux14~3_combout ) # ((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux14~5_combout  & !\CONTROL0|timer [2]))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\REG_MUX0|Mux14~3_combout ),
	.datac(\REG_MUX0|Mux14~5_combout ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux14~6 .lut_mask = 16'hAAD8;
defparam \REG_MUX0|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N2
cycloneive_lcell_comb \REG_MUX0|Mux14~9 (
// Equation(s):
// \REG_MUX0|Mux14~9_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux14~6_combout  & ((\REG_MUX0|Mux14~8_combout ))) # (!\REG_MUX0|Mux14~6_combout  & (\REG_MUX0|Mux14~1_combout )))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux14~6_combout ))))

	.dataa(\REG_MUX0|Mux14~1_combout ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|Mux14~8_combout ),
	.datad(\REG_MUX0|Mux14~6_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux14~9 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \REG_MUX0|SR_9k[16][1]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[16][1]~feeder_combout  = \REG_MUX0|SR_9k[15][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[15][1]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[16][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[16][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \REG_MUX0|SR_9k[16][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][1] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \REG_MUX0|Mux14~10 (
// Equation(s):
// \REG_MUX0|Mux14~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][1]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux14~9_combout ))

	.dataa(\REG_MUX0|Mux14~9_combout ),
	.datab(gnd),
	.datac(\CONTROL0|timer [4]),
	.datad(\REG_MUX0|SR_9k[16][1]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux14~10 .lut_mask = 16'hFA0A;
defparam \REG_MUX0|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \REG_MUX0|dout[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux14~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[1] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \din[2]~input (
	.i(din[2]),
	.ibar(gnd),
	.o(\din[2]~input_o ));
// synopsys translate_off
defparam \din[2]~input .bus_hold = "false";
defparam \din[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y4_N29
dffeas \REG_MUX0|SR_9k[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \REG_MUX0|SR_9k[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \REG_MUX0|SR_9k[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \REG_MUX0|SR_9k[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cycloneive_lcell_comb \REG_MUX0|SR_9k[4][2]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[4][2]~feeder_combout  = \REG_MUX0|SR_9k[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[3][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][2]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \REG_MUX0|SR_9k[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \REG_MUX0|SR_9k[5][2]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[5][2]~feeder_combout  = \REG_MUX0|SR_9k[4][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[4][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][2]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \REG_MUX0|SR_9k[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \REG_MUX0|Mux13~2 (
// Equation(s):
// \REG_MUX0|Mux13~2_combout  = (\CONTROL0|timer [3] & (\CONTROL0|timer [2])) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[5][2]~q ))) # (!\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[1][2]~q ))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[1][2]~q ),
	.datad(\REG_MUX0|SR_9k[5][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux13~2 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \REG_MUX0|SR_9k[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[5][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N21
dffeas \REG_MUX0|SR_9k[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cycloneive_lcell_comb \REG_MUX0|SR_9k[8][2]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[8][2]~feeder_combout  = \REG_MUX0|SR_9k[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[7][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][2]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \REG_MUX0|SR_9k[8][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \REG_MUX0|SR_9k[9][2]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[9][2]~feeder_combout  = \REG_MUX0|SR_9k[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[8][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][2]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N21
dffeas \REG_MUX0|SR_9k[9][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
cycloneive_lcell_comb \REG_MUX0|SR_9k[10][2]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[10][2]~feeder_combout  = \REG_MUX0|SR_9k[9][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[9][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][2]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N31
dffeas \REG_MUX0|SR_9k[10][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \REG_MUX0|SR_9k[11][2]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[11][2]~feeder_combout  = \REG_MUX0|SR_9k[10][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[10][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][2]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \REG_MUX0|SR_9k[11][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \REG_MUX0|SR_9k[12][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \REG_MUX0|SR_9k[13][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[12][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
cycloneive_lcell_comb \REG_MUX0|Mux13~3 (
// Equation(s):
// \REG_MUX0|Mux13~3_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux13~2_combout  & (\REG_MUX0|SR_9k[13][2]~q )) # (!\REG_MUX0|Mux13~2_combout  & ((\REG_MUX0|SR_9k[9][2]~q ))))) # (!\CONTROL0|timer [3] & (\REG_MUX0|Mux13~2_combout ))

	.dataa(\CONTROL0|timer [3]),
	.datab(\REG_MUX0|Mux13~2_combout ),
	.datac(\REG_MUX0|SR_9k[13][2]~q ),
	.datad(\REG_MUX0|SR_9k[9][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux13~3 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cycloneive_lcell_comb \REG_MUX0|Mux13~4 (
// Equation(s):
// \REG_MUX0|Mux13~4_combout  = (\CONTROL0|timer [3] & ((\CONTROL0|timer [2]) # ((\REG_MUX0|SR_9k[8][2]~q )))) # (!\CONTROL0|timer [3] & (!\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[0][2]~q )))

	.dataa(\CONTROL0|timer [3]),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[0][2]~q ),
	.datad(\REG_MUX0|SR_9k[8][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux13~4 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \REG_MUX0|Mux13~5 (
// Equation(s):
// \REG_MUX0|Mux13~5_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux13~4_combout  & ((\REG_MUX0|SR_9k[12][2]~q ))) # (!\REG_MUX0|Mux13~4_combout  & (\REG_MUX0|SR_9k[4][2]~q )))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux13~4_combout ))))

	.dataa(\REG_MUX0|SR_9k[4][2]~q ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[12][2]~q ),
	.datad(\REG_MUX0|Mux13~4_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux13~5 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \REG_MUX0|Mux13~6 (
// Equation(s):
// \REG_MUX0|Mux13~6_combout  = (\CONTROL0|timer [1] & (((\CONTROL0|timer [0])))) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer [0] & (\REG_MUX0|Mux13~3_combout )) # (!\CONTROL0|timer [0] & ((\REG_MUX0|Mux13~5_combout )))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\REG_MUX0|Mux13~3_combout ),
	.datac(\CONTROL0|timer [0]),
	.datad(\REG_MUX0|Mux13~5_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux13~6 .lut_mask = 16'hE5E0;
defparam \REG_MUX0|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
cycloneive_lcell_comb \REG_MUX0|SR_9k[14][2]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[14][2]~feeder_combout  = \REG_MUX0|SR_9k[13][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[13][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][2]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N3
dffeas \REG_MUX0|SR_9k[14][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \REG_MUX0|Mux13~0 (
// Equation(s):
// \REG_MUX0|Mux13~0_combout  = (\CONTROL0|timer [3] & ((\CONTROL0|timer [2]) # ((\REG_MUX0|SR_9k[10][2]~q )))) # (!\CONTROL0|timer [3] & (!\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[2][2]~q )))

	.dataa(\CONTROL0|timer [3]),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[2][2]~q ),
	.datad(\REG_MUX0|SR_9k[10][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux13~0 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cycloneive_lcell_comb \REG_MUX0|Mux13~1 (
// Equation(s):
// \REG_MUX0|Mux13~1_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux13~0_combout  & (\REG_MUX0|SR_9k[14][2]~q )) # (!\REG_MUX0|Mux13~0_combout  & ((\REG_MUX0|SR_9k[6][2]~q ))))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux13~0_combout ))))

	.dataa(\REG_MUX0|SR_9k[14][2]~q ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[6][2]~q ),
	.datad(\REG_MUX0|Mux13~0_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux13~1 .lut_mask = 16'hBBC0;
defparam \REG_MUX0|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \REG_MUX0|SR_9k[15][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
cycloneive_lcell_comb \REG_MUX0|Mux13~7 (
// Equation(s):
// \REG_MUX0|Mux13~7_combout  = (\CONTROL0|timer [3] & (\CONTROL0|timer [2])) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[7][2]~q ))) # (!\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[3][2]~q ))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[3][2]~q ),
	.datad(\REG_MUX0|SR_9k[7][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux13~7 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \REG_MUX0|Mux13~8 (
// Equation(s):
// \REG_MUX0|Mux13~8_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux13~7_combout  & ((\REG_MUX0|SR_9k[15][2]~q ))) # (!\REG_MUX0|Mux13~7_combout  & (\REG_MUX0|SR_9k[11][2]~q )))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux13~7_combout ))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\REG_MUX0|SR_9k[11][2]~q ),
	.datac(\REG_MUX0|SR_9k[15][2]~q ),
	.datad(\REG_MUX0|Mux13~7_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux13~8 .lut_mask = 16'hF588;
defparam \REG_MUX0|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
cycloneive_lcell_comb \REG_MUX0|Mux13~9 (
// Equation(s):
// \REG_MUX0|Mux13~9_combout  = (\REG_MUX0|Mux13~6_combout  & (((\REG_MUX0|Mux13~8_combout ) # (!\CONTROL0|timer [1])))) # (!\REG_MUX0|Mux13~6_combout  & (\REG_MUX0|Mux13~1_combout  & (\CONTROL0|timer [1])))

	.dataa(\REG_MUX0|Mux13~6_combout ),
	.datab(\REG_MUX0|Mux13~1_combout ),
	.datac(\CONTROL0|timer [1]),
	.datad(\REG_MUX0|Mux13~8_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux13~9 .lut_mask = 16'hEA4A;
defparam \REG_MUX0|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \REG_MUX0|SR_9k[16][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[15][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][2] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
cycloneive_lcell_comb \REG_MUX0|Mux13~10 (
// Equation(s):
// \REG_MUX0|Mux13~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][2]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux13~9_combout ))

	.dataa(gnd),
	.datab(\REG_MUX0|Mux13~9_combout ),
	.datac(\CONTROL0|timer [4]),
	.datad(\REG_MUX0|SR_9k[16][2]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux13~10 .lut_mask = 16'hFC0C;
defparam \REG_MUX0|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \REG_MUX0|dout[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux13~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[2] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \din[3]~input (
	.i(din[3]),
	.ibar(gnd),
	.o(\din[3]~input_o ));
// synopsys translate_off
defparam \din[3]~input .bus_hold = "false";
defparam \din[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \REG_MUX0|SR_9k[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \REG_MUX0|SR_9k[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \REG_MUX0|SR_9k[2][3]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[2][3]~feeder_combout  = \REG_MUX0|SR_9k[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[1][3]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][3]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \REG_MUX0|SR_9k[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \REG_MUX0|SR_9k[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \REG_MUX0|SR_9k[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \REG_MUX0|SR_9k[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \REG_MUX0|SR_9k[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \REG_MUX0|SR_9k[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \REG_MUX0|SR_9k[8][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \REG_MUX0|SR_9k[9][3]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[9][3]~feeder_combout  = \REG_MUX0|SR_9k[8][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[8][3]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][3]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \REG_MUX0|SR_9k[9][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \REG_MUX0|SR_9k[10][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[9][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \REG_MUX0|SR_9k[11][3]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[11][3]~feeder_combout  = \REG_MUX0|SR_9k[10][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[10][3]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][3]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \REG_MUX0|SR_9k[11][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \REG_MUX0|SR_9k[12][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \REG_MUX0|SR_9k[13][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[12][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \REG_MUX0|SR_9k[14][3]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[14][3]~feeder_combout  = \REG_MUX0|SR_9k[13][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[13][3]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][3]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \REG_MUX0|SR_9k[14][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \REG_MUX0|SR_9k[15][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \REG_MUX0|Mux12~7 (
// Equation(s):
// \REG_MUX0|Mux12~7_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|SR_9k[14][3]~q ) # ((\CONTROL0|timer [0])))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|SR_9k[12][3]~q  & !\CONTROL0|timer [0]))))

	.dataa(\REG_MUX0|SR_9k[14][3]~q ),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[12][3]~q ),
	.datad(\CONTROL0|timer [0]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux12~7 .lut_mask = 16'hCCB8;
defparam \REG_MUX0|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \REG_MUX0|Mux12~8 (
// Equation(s):
// \REG_MUX0|Mux12~8_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux12~7_combout  & ((\REG_MUX0|SR_9k[15][3]~q ))) # (!\REG_MUX0|Mux12~7_combout  & (\REG_MUX0|SR_9k[13][3]~q )))) # (!\CONTROL0|timer [0] & (((\REG_MUX0|Mux12~7_combout ))))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|SR_9k[13][3]~q ),
	.datac(\REG_MUX0|SR_9k[15][3]~q ),
	.datad(\REG_MUX0|Mux12~7_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux12~8 .lut_mask = 16'hF588;
defparam \REG_MUX0|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \REG_MUX0|Mux12~0 (
// Equation(s):
// \REG_MUX0|Mux12~0_combout  = (\CONTROL0|timer [0] & ((\CONTROL0|timer [1]) # ((\REG_MUX0|SR_9k[9][3]~q )))) # (!\CONTROL0|timer [0] & (!\CONTROL0|timer [1] & (\REG_MUX0|SR_9k[8][3]~q )))

	.dataa(\CONTROL0|timer [0]),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[8][3]~q ),
	.datad(\REG_MUX0|SR_9k[9][3]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux12~0 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \REG_MUX0|Mux12~1 (
// Equation(s):
// \REG_MUX0|Mux12~1_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux12~0_combout  & (\REG_MUX0|SR_9k[11][3]~q )) # (!\REG_MUX0|Mux12~0_combout  & ((\REG_MUX0|SR_9k[10][3]~q ))))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|Mux12~0_combout ))))

	.dataa(\REG_MUX0|SR_9k[11][3]~q ),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[10][3]~q ),
	.datad(\REG_MUX0|Mux12~0_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux12~1 .lut_mask = 16'hBBC0;
defparam \REG_MUX0|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \REG_MUX0|Mux12~2 (
// Equation(s):
// \REG_MUX0|Mux12~2_combout  = (\CONTROL0|timer [0] & (\CONTROL0|timer [1])) # (!\CONTROL0|timer [0] & ((\CONTROL0|timer [1] & ((\REG_MUX0|SR_9k[6][3]~q ))) # (!\CONTROL0|timer [1] & (\REG_MUX0|SR_9k[4][3]~q ))))

	.dataa(\CONTROL0|timer [0]),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[4][3]~q ),
	.datad(\REG_MUX0|SR_9k[6][3]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux12~2 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \REG_MUX0|Mux12~3 (
// Equation(s):
// \REG_MUX0|Mux12~3_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux12~2_combout  & ((\REG_MUX0|SR_9k[7][3]~q ))) # (!\REG_MUX0|Mux12~2_combout  & (\REG_MUX0|SR_9k[5][3]~q )))) # (!\CONTROL0|timer [0] & (((\REG_MUX0|Mux12~2_combout ))))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|SR_9k[5][3]~q ),
	.datac(\REG_MUX0|SR_9k[7][3]~q ),
	.datad(\REG_MUX0|Mux12~2_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux12~3 .lut_mask = 16'hF588;
defparam \REG_MUX0|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \REG_MUX0|Mux12~4 (
// Equation(s):
// \REG_MUX0|Mux12~4_combout  = (\CONTROL0|timer [0] & ((\CONTROL0|timer [1]) # ((\REG_MUX0|SR_9k[1][3]~q )))) # (!\CONTROL0|timer [0] & (!\CONTROL0|timer [1] & (\REG_MUX0|SR_9k[0][3]~q )))

	.dataa(\CONTROL0|timer [0]),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[0][3]~q ),
	.datad(\REG_MUX0|SR_9k[1][3]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux12~4 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \REG_MUX0|Mux12~5 (
// Equation(s):
// \REG_MUX0|Mux12~5_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux12~4_combout  & ((\REG_MUX0|SR_9k[3][3]~q ))) # (!\REG_MUX0|Mux12~4_combout  & (\REG_MUX0|SR_9k[2][3]~q )))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|Mux12~4_combout ))))

	.dataa(\REG_MUX0|SR_9k[2][3]~q ),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[3][3]~q ),
	.datad(\REG_MUX0|Mux12~4_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux12~5 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \REG_MUX0|Mux12~6 (
// Equation(s):
// \REG_MUX0|Mux12~6_combout  = (\CONTROL0|timer [3] & (((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & (\REG_MUX0|Mux12~3_combout )) # (!\CONTROL0|timer [2] & ((\REG_MUX0|Mux12~5_combout )))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\REG_MUX0|Mux12~3_combout ),
	.datac(\CONTROL0|timer [2]),
	.datad(\REG_MUX0|Mux12~5_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux12~6 .lut_mask = 16'hE5E0;
defparam \REG_MUX0|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \REG_MUX0|Mux12~9 (
// Equation(s):
// \REG_MUX0|Mux12~9_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux12~6_combout  & (\REG_MUX0|Mux12~8_combout )) # (!\REG_MUX0|Mux12~6_combout  & ((\REG_MUX0|Mux12~1_combout ))))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux12~6_combout ))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\REG_MUX0|Mux12~8_combout ),
	.datac(\REG_MUX0|Mux12~1_combout ),
	.datad(\REG_MUX0|Mux12~6_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux12~9 .lut_mask = 16'hDDA0;
defparam \REG_MUX0|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \REG_MUX0|SR_9k[16][3]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[16][3]~feeder_combout  = \REG_MUX0|SR_9k[15][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[15][3]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[16][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][3]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[16][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N21
dffeas \REG_MUX0|SR_9k[16][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][3] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \REG_MUX0|Mux12~10 (
// Equation(s):
// \REG_MUX0|Mux12~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][3]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux12~9_combout ))

	.dataa(\CONTROL0|timer [4]),
	.datab(gnd),
	.datac(\REG_MUX0|Mux12~9_combout ),
	.datad(\REG_MUX0|SR_9k[16][3]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux12~10 .lut_mask = 16'hFA50;
defparam \REG_MUX0|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \REG_MUX0|dout[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux12~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[3] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \din[4]~input (
	.i(din[4]),
	.ibar(gnd),
	.o(\din[4]~input_o ));
// synopsys translate_off
defparam \din[4]~input .bus_hold = "false";
defparam \din[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y4_N27
dffeas \REG_MUX0|SR_9k[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \REG_MUX0|SR_9k[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N9
dffeas \REG_MUX0|SR_9k[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \REG_MUX0|SR_9k[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N15
dffeas \REG_MUX0|SR_9k[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N21
dffeas \REG_MUX0|SR_9k[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cycloneive_lcell_comb \REG_MUX0|SR_9k[6][4]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[6][4]~feeder_combout  = \REG_MUX0|SR_9k[5][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[5][4]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N7
dffeas \REG_MUX0|SR_9k[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
cycloneive_lcell_comb \REG_MUX0|SR_9k[7][4]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[7][4]~feeder_combout  = \REG_MUX0|SR_9k[6][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[6][4]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N17
dffeas \REG_MUX0|SR_9k[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \REG_MUX0|SR_9k[8][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[7][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneive_lcell_comb \REG_MUX0|SR_9k[9][4]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[9][4]~feeder_combout  = \REG_MUX0|SR_9k[8][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[8][4]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \REG_MUX0|SR_9k[9][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cycloneive_lcell_comb \REG_MUX0|SR_9k[10][4]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[10][4]~feeder_combout  = \REG_MUX0|SR_9k[9][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[9][4]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \REG_MUX0|SR_9k[10][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
cycloneive_lcell_comb \REG_MUX0|SR_9k[11][4]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[11][4]~feeder_combout  = \REG_MUX0|SR_9k[10][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[10][4]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \REG_MUX0|SR_9k[11][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cycloneive_lcell_comb \REG_MUX0|SR_9k[12][4]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[12][4]~feeder_combout  = \REG_MUX0|SR_9k[11][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[11][4]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \REG_MUX0|SR_9k[12][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneive_lcell_comb \REG_MUX0|SR_9k[13][4]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[13][4]~feeder_combout  = \REG_MUX0|SR_9k[12][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[12][4]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N31
dffeas \REG_MUX0|SR_9k[13][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N5
dffeas \REG_MUX0|SR_9k[14][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[13][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \REG_MUX0|SR_9k[15][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \REG_MUX0|SR_9k[16][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[15][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][4] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneive_lcell_comb \REG_MUX0|Mux11~7 (
// Equation(s):
// \REG_MUX0|Mux11~7_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[11][4]~q ) # ((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|SR_9k[3][4]~q  & !\CONTROL0|timer [2]))))

	.dataa(\REG_MUX0|SR_9k[11][4]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[3][4]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux11~7 .lut_mask = 16'hCCB8;
defparam \REG_MUX0|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cycloneive_lcell_comb \REG_MUX0|Mux11~8 (
// Equation(s):
// \REG_MUX0|Mux11~8_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux11~7_combout  & ((\REG_MUX0|SR_9k[15][4]~q ))) # (!\REG_MUX0|Mux11~7_combout  & (\REG_MUX0|SR_9k[7][4]~q )))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux11~7_combout ))))

	.dataa(\REG_MUX0|SR_9k[7][4]~q ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[15][4]~q ),
	.datad(\REG_MUX0|Mux11~7_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux11~8 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneive_lcell_comb \REG_MUX0|Mux11~2 (
// Equation(s):
// \REG_MUX0|Mux11~2_combout  = (\CONTROL0|timer [3] & (((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[6][4]~q )) # (!\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[2][4]~q )))))

	.dataa(\REG_MUX0|SR_9k[6][4]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[2][4]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux11~2 .lut_mask = 16'hEE30;
defparam \REG_MUX0|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cycloneive_lcell_comb \REG_MUX0|Mux11~3 (
// Equation(s):
// \REG_MUX0|Mux11~3_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux11~2_combout  & ((\REG_MUX0|SR_9k[14][4]~q ))) # (!\REG_MUX0|Mux11~2_combout  & (\REG_MUX0|SR_9k[10][4]~q )))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux11~2_combout ))))

	.dataa(\REG_MUX0|SR_9k[10][4]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[14][4]~q ),
	.datad(\REG_MUX0|Mux11~2_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux11~3 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cycloneive_lcell_comb \REG_MUX0|Mux11~4 (
// Equation(s):
// \REG_MUX0|Mux11~4_combout  = (\CONTROL0|timer [3] & (((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[4][4]~q )) # (!\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[0][4]~q )))))

	.dataa(\REG_MUX0|SR_9k[4][4]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[0][4]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux11~4 .lut_mask = 16'hEE30;
defparam \REG_MUX0|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneive_lcell_comb \REG_MUX0|Mux11~5 (
// Equation(s):
// \REG_MUX0|Mux11~5_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux11~4_combout  & (\REG_MUX0|SR_9k[12][4]~q )) # (!\REG_MUX0|Mux11~4_combout  & ((\REG_MUX0|SR_9k[8][4]~q ))))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux11~4_combout ))))

	.dataa(\REG_MUX0|SR_9k[12][4]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[8][4]~q ),
	.datad(\REG_MUX0|Mux11~4_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux11~5 .lut_mask = 16'hBBC0;
defparam \REG_MUX0|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneive_lcell_comb \REG_MUX0|Mux11~6 (
// Equation(s):
// \REG_MUX0|Mux11~6_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux11~3_combout ) # ((\CONTROL0|timer [0])))) # (!\CONTROL0|timer [1] & (((!\CONTROL0|timer [0] & \REG_MUX0|Mux11~5_combout ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\REG_MUX0|Mux11~3_combout ),
	.datac(\CONTROL0|timer [0]),
	.datad(\REG_MUX0|Mux11~5_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux11~6 .lut_mask = 16'hADA8;
defparam \REG_MUX0|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneive_lcell_comb \REG_MUX0|Mux11~0 (
// Equation(s):
// \REG_MUX0|Mux11~0_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[9][4]~q ) # ((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|SR_9k[1][4]~q  & !\CONTROL0|timer [2]))))

	.dataa(\REG_MUX0|SR_9k[9][4]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[1][4]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux11~0 .lut_mask = 16'hCCB8;
defparam \REG_MUX0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cycloneive_lcell_comb \REG_MUX0|Mux11~1 (
// Equation(s):
// \REG_MUX0|Mux11~1_combout  = (\REG_MUX0|Mux11~0_combout  & (((\REG_MUX0|SR_9k[13][4]~q )) # (!\CONTROL0|timer [2]))) # (!\REG_MUX0|Mux11~0_combout  & (\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[5][4]~q )))

	.dataa(\REG_MUX0|Mux11~0_combout ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[5][4]~q ),
	.datad(\REG_MUX0|SR_9k[13][4]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux11~1 .lut_mask = 16'hEA62;
defparam \REG_MUX0|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cycloneive_lcell_comb \REG_MUX0|Mux11~9 (
// Equation(s):
// \REG_MUX0|Mux11~9_combout  = (\REG_MUX0|Mux11~6_combout  & ((\REG_MUX0|Mux11~8_combout ) # ((!\CONTROL0|timer [0])))) # (!\REG_MUX0|Mux11~6_combout  & (((\CONTROL0|timer [0] & \REG_MUX0|Mux11~1_combout ))))

	.dataa(\REG_MUX0|Mux11~8_combout ),
	.datab(\REG_MUX0|Mux11~6_combout ),
	.datac(\CONTROL0|timer [0]),
	.datad(\REG_MUX0|Mux11~1_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux11~9 .lut_mask = 16'hBC8C;
defparam \REG_MUX0|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneive_lcell_comb \REG_MUX0|Mux11~10 (
// Equation(s):
// \REG_MUX0|Mux11~10_combout  = (\CONTROL0|timer [4] & (\REG_MUX0|SR_9k[16][4]~q )) # (!\CONTROL0|timer [4] & ((\REG_MUX0|Mux11~9_combout )))

	.dataa(\REG_MUX0|SR_9k[16][4]~q ),
	.datab(gnd),
	.datac(\CONTROL0|timer [4]),
	.datad(\REG_MUX0|Mux11~9_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux11~10 .lut_mask = 16'hAFA0;
defparam \REG_MUX0|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \REG_MUX0|dout[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux11~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[4] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \din[5]~input (
	.i(din[5]),
	.ibar(gnd),
	.o(\din[5]~input_o ));
// synopsys translate_off
defparam \din[5]~input .bus_hold = "false";
defparam \din[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y7_N19
dffeas \REG_MUX0|SR_9k[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
cycloneive_lcell_comb \REG_MUX0|SR_9k[1][5]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[1][5]~feeder_combout  = \REG_MUX0|SR_9k[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[0][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N13
dffeas \REG_MUX0|SR_9k[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
cycloneive_lcell_comb \REG_MUX0|SR_9k[2][5]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[2][5]~feeder_combout  = \REG_MUX0|SR_9k[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[1][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N5
dffeas \REG_MUX0|SR_9k[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N1
dffeas \REG_MUX0|SR_9k[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneive_lcell_comb \REG_MUX0|SR_9k[4][5]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[4][5]~feeder_combout  = \REG_MUX0|SR_9k[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[3][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N19
dffeas \REG_MUX0|SR_9k[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N9
dffeas \REG_MUX0|SR_9k[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[4][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N11
dffeas \REG_MUX0|SR_9k[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
cycloneive_lcell_comb \REG_MUX0|SR_9k[7][5]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[7][5]~feeder_combout  = \REG_MUX0|SR_9k[6][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[6][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N31
dffeas \REG_MUX0|SR_9k[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
cycloneive_lcell_comb \REG_MUX0|Mux10~0 (
// Equation(s):
// \REG_MUX0|Mux10~0_combout  = (\CONTROL0|timer [0] & (((\REG_MUX0|SR_9k[5][5]~q ) # (\CONTROL0|timer [1])))) # (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[4][5]~q  & ((!\CONTROL0|timer [1]))))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|SR_9k[4][5]~q ),
	.datac(\REG_MUX0|SR_9k[5][5]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux10~0 .lut_mask = 16'hAAE4;
defparam \REG_MUX0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N10
cycloneive_lcell_comb \REG_MUX0|Mux10~1 (
// Equation(s):
// \REG_MUX0|Mux10~1_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux10~0_combout  & (\REG_MUX0|SR_9k[7][5]~q )) # (!\REG_MUX0|Mux10~0_combout  & ((\REG_MUX0|SR_9k[6][5]~q ))))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|Mux10~0_combout ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\REG_MUX0|SR_9k[7][5]~q ),
	.datac(\REG_MUX0|SR_9k[6][5]~q ),
	.datad(\REG_MUX0|Mux10~0_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux10~1 .lut_mask = 16'hDDA0;
defparam \REG_MUX0|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N17
dffeas \REG_MUX0|SR_9k[8][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[7][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N23
dffeas \REG_MUX0|SR_9k[9][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[8][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
cycloneive_lcell_comb \REG_MUX0|SR_9k[10][5]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[10][5]~feeder_combout  = \REG_MUX0|SR_9k[9][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[9][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N27
dffeas \REG_MUX0|SR_9k[10][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N15
dffeas \REG_MUX0|SR_9k[11][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[10][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N29
dffeas \REG_MUX0|SR_9k[12][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N2
cycloneive_lcell_comb \REG_MUX0|SR_9k[13][5]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[13][5]~feeder_combout  = \REG_MUX0|SR_9k[12][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[12][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N3
dffeas \REG_MUX0|SR_9k[13][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N28
cycloneive_lcell_comb \REG_MUX0|Mux10~7 (
// Equation(s):
// \REG_MUX0|Mux10~7_combout  = (\CONTROL0|timer [0] & ((\CONTROL0|timer [1]) # ((\REG_MUX0|SR_9k[13][5]~q )))) # (!\CONTROL0|timer [0] & (!\CONTROL0|timer [1] & (\REG_MUX0|SR_9k[12][5]~q )))

	.dataa(\CONTROL0|timer [0]),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[12][5]~q ),
	.datad(\REG_MUX0|SR_9k[13][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux10~7 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N0
cycloneive_lcell_comb \REG_MUX0|SR_9k[14][5]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[14][5]~feeder_combout  = \REG_MUX0|SR_9k[13][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[13][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N1
dffeas \REG_MUX0|SR_9k[14][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N7
dffeas \REG_MUX0|SR_9k[15][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
cycloneive_lcell_comb \REG_MUX0|Mux10~8 (
// Equation(s):
// \REG_MUX0|Mux10~8_combout  = (\REG_MUX0|Mux10~7_combout  & (((\REG_MUX0|SR_9k[15][5]~q ) # (!\CONTROL0|timer [1])))) # (!\REG_MUX0|Mux10~7_combout  & (\REG_MUX0|SR_9k[14][5]~q  & ((\CONTROL0|timer [1]))))

	.dataa(\REG_MUX0|Mux10~7_combout ),
	.datab(\REG_MUX0|SR_9k[14][5]~q ),
	.datac(\REG_MUX0|SR_9k[15][5]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux10~8 .lut_mask = 16'hE4AA;
defparam \REG_MUX0|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
cycloneive_lcell_comb \REG_MUX0|Mux10~2 (
// Equation(s):
// \REG_MUX0|Mux10~2_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|SR_9k[10][5]~q ) # ((\CONTROL0|timer [0])))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|SR_9k[8][5]~q  & !\CONTROL0|timer [0]))))

	.dataa(\REG_MUX0|SR_9k[10][5]~q ),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[8][5]~q ),
	.datad(\CONTROL0|timer [0]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux10~2 .lut_mask = 16'hCCB8;
defparam \REG_MUX0|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N14
cycloneive_lcell_comb \REG_MUX0|Mux10~3 (
// Equation(s):
// \REG_MUX0|Mux10~3_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux10~2_combout  & (\REG_MUX0|SR_9k[11][5]~q )) # (!\REG_MUX0|Mux10~2_combout  & ((\REG_MUX0|SR_9k[9][5]~q ))))) # (!\CONTROL0|timer [0] & (\REG_MUX0|Mux10~2_combout ))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|Mux10~2_combout ),
	.datac(\REG_MUX0|SR_9k[11][5]~q ),
	.datad(\REG_MUX0|SR_9k[9][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux10~3 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N18
cycloneive_lcell_comb \REG_MUX0|Mux10~4 (
// Equation(s):
// \REG_MUX0|Mux10~4_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|SR_9k[2][5]~q ) # ((\CONTROL0|timer [0])))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|SR_9k[0][5]~q  & !\CONTROL0|timer [0]))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\REG_MUX0|SR_9k[2][5]~q ),
	.datac(\REG_MUX0|SR_9k[0][5]~q ),
	.datad(\CONTROL0|timer [0]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux10~4 .lut_mask = 16'hAAD8;
defparam \REG_MUX0|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N0
cycloneive_lcell_comb \REG_MUX0|Mux10~5 (
// Equation(s):
// \REG_MUX0|Mux10~5_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux10~4_combout  & (\REG_MUX0|SR_9k[3][5]~q )) # (!\REG_MUX0|Mux10~4_combout  & ((\REG_MUX0|SR_9k[1][5]~q ))))) # (!\CONTROL0|timer [0] & (\REG_MUX0|Mux10~4_combout ))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|Mux10~4_combout ),
	.datac(\REG_MUX0|SR_9k[3][5]~q ),
	.datad(\REG_MUX0|SR_9k[1][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux10~5 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N2
cycloneive_lcell_comb \REG_MUX0|Mux10~6 (
// Equation(s):
// \REG_MUX0|Mux10~6_combout  = (\CONTROL0|timer [3] & ((\CONTROL0|timer [2]) # ((\REG_MUX0|Mux10~3_combout )))) # (!\CONTROL0|timer [3] & (!\CONTROL0|timer [2] & ((\REG_MUX0|Mux10~5_combout ))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|Mux10~3_combout ),
	.datad(\REG_MUX0|Mux10~5_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux10~6 .lut_mask = 16'hB9A8;
defparam \REG_MUX0|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
cycloneive_lcell_comb \REG_MUX0|Mux10~9 (
// Equation(s):
// \REG_MUX0|Mux10~9_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux10~6_combout  & ((\REG_MUX0|Mux10~8_combout ))) # (!\REG_MUX0|Mux10~6_combout  & (\REG_MUX0|Mux10~1_combout )))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux10~6_combout ))))

	.dataa(\REG_MUX0|Mux10~1_combout ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|Mux10~8_combout ),
	.datad(\REG_MUX0|Mux10~6_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux10~9 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N28
cycloneive_lcell_comb \REG_MUX0|SR_9k[16][5]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[16][5]~feeder_combout  = \REG_MUX0|SR_9k[15][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[15][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[16][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[16][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N29
dffeas \REG_MUX0|SR_9k[16][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][5] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneive_lcell_comb \REG_MUX0|Mux10~10 (
// Equation(s):
// \REG_MUX0|Mux10~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][5]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux10~9_combout ))

	.dataa(gnd),
	.datab(\REG_MUX0|Mux10~9_combout ),
	.datac(\CONTROL0|timer [4]),
	.datad(\REG_MUX0|SR_9k[16][5]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux10~10 .lut_mask = 16'hFC0C;
defparam \REG_MUX0|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N3
dffeas \REG_MUX0|dout[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux10~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[5] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \din[6]~input (
	.i(din[6]),
	.ibar(gnd),
	.o(\din[6]~input_o ));
// synopsys translate_off
defparam \din[6]~input .bus_hold = "false";
defparam \din[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y4_N9
dffeas \REG_MUX0|SR_9k[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \REG_MUX0|SR_9k[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N1
dffeas \REG_MUX0|SR_9k[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N15
dffeas \REG_MUX0|SR_9k[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N9
dffeas \REG_MUX0|SR_9k[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
cycloneive_lcell_comb \REG_MUX0|SR_9k[5][6]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[5][6]~feeder_combout  = \REG_MUX0|SR_9k[4][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[4][6]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][6]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \REG_MUX0|SR_9k[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N29
dffeas \REG_MUX0|SR_9k[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \REG_MUX0|SR_9k[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[6][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneive_lcell_comb \REG_MUX0|SR_9k[8][6]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[8][6]~feeder_combout  = \REG_MUX0|SR_9k[7][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[7][6]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][6]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N3
dffeas \REG_MUX0|SR_9k[8][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
cycloneive_lcell_comb \REG_MUX0|SR_9k[9][6]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[9][6]~feeder_combout  = \REG_MUX0|SR_9k[8][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[8][6]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][6]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N21
dffeas \REG_MUX0|SR_9k[9][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \REG_MUX0|SR_9k[10][6]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[10][6]~feeder_combout  = \REG_MUX0|SR_9k[9][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[9][6]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][6]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \REG_MUX0|SR_9k[10][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
cycloneive_lcell_comb \REG_MUX0|SR_9k[11][6]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[11][6]~feeder_combout  = \REG_MUX0|SR_9k[10][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[10][6]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][6]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N15
dffeas \REG_MUX0|SR_9k[11][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N31
dffeas \REG_MUX0|SR_9k[12][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \REG_MUX0|SR_9k[13][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[12][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
cycloneive_lcell_comb \REG_MUX0|SR_9k[14][6]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[14][6]~feeder_combout  = \REG_MUX0|SR_9k[13][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[13][6]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][6]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \REG_MUX0|SR_9k[14][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N27
dffeas \REG_MUX0|SR_9k[15][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
cycloneive_lcell_comb \REG_MUX0|Mux9~7 (
// Equation(s):
// \REG_MUX0|Mux9~7_combout  = (\CONTROL0|timer [3] & (\CONTROL0|timer [2])) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[7][6]~q ))) # (!\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[3][6]~q ))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[3][6]~q ),
	.datad(\REG_MUX0|SR_9k[7][6]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux9~7 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
cycloneive_lcell_comb \REG_MUX0|Mux9~8 (
// Equation(s):
// \REG_MUX0|Mux9~8_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux9~7_combout  & ((\REG_MUX0|SR_9k[15][6]~q ))) # (!\REG_MUX0|Mux9~7_combout  & (\REG_MUX0|SR_9k[11][6]~q )))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux9~7_combout ))))

	.dataa(\REG_MUX0|SR_9k[11][6]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[15][6]~q ),
	.datad(\REG_MUX0|Mux9~7_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux9~8 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N10
cycloneive_lcell_comb \REG_MUX0|Mux9~2 (
// Equation(s):
// \REG_MUX0|Mux9~2_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[5][6]~q ) # ((\CONTROL0|timer [3])))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|SR_9k[1][6]~q  & !\CONTROL0|timer [3]))))

	.dataa(\REG_MUX0|SR_9k[5][6]~q ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[1][6]~q ),
	.datad(\CONTROL0|timer [3]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux9~2 .lut_mask = 16'hCCB8;
defparam \REG_MUX0|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cycloneive_lcell_comb \REG_MUX0|Mux9~3 (
// Equation(s):
// \REG_MUX0|Mux9~3_combout  = (\REG_MUX0|Mux9~2_combout  & (((\REG_MUX0|SR_9k[13][6]~q )) # (!\CONTROL0|timer [3]))) # (!\REG_MUX0|Mux9~2_combout  & (\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[9][6]~q ))))

	.dataa(\REG_MUX0|Mux9~2_combout ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[13][6]~q ),
	.datad(\REG_MUX0|SR_9k[9][6]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux9~3 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
cycloneive_lcell_comb \REG_MUX0|Mux9~4 (
// Equation(s):
// \REG_MUX0|Mux9~4_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[8][6]~q ) # ((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|SR_9k[0][6]~q  & !\CONTROL0|timer [2]))))

	.dataa(\REG_MUX0|SR_9k[8][6]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[0][6]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux9~4 .lut_mask = 16'hCCB8;
defparam \REG_MUX0|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
cycloneive_lcell_comb \REG_MUX0|Mux9~5 (
// Equation(s):
// \REG_MUX0|Mux9~5_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux9~4_combout  & ((\REG_MUX0|SR_9k[12][6]~q ))) # (!\REG_MUX0|Mux9~4_combout  & (\REG_MUX0|SR_9k[4][6]~q )))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux9~4_combout ))))

	.dataa(\REG_MUX0|SR_9k[4][6]~q ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[12][6]~q ),
	.datad(\REG_MUX0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux9~5 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cycloneive_lcell_comb \REG_MUX0|Mux9~6 (
// Equation(s):
// \REG_MUX0|Mux9~6_combout  = (\CONTROL0|timer [1] & (((\CONTROL0|timer [0])))) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer [0] & (\REG_MUX0|Mux9~3_combout )) # (!\CONTROL0|timer [0] & ((\REG_MUX0|Mux9~5_combout )))))

	.dataa(\REG_MUX0|Mux9~3_combout ),
	.datab(\CONTROL0|timer [1]),
	.datac(\CONTROL0|timer [0]),
	.datad(\REG_MUX0|Mux9~5_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux9~6 .lut_mask = 16'hE3E0;
defparam \REG_MUX0|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N0
cycloneive_lcell_comb \REG_MUX0|Mux9~0 (
// Equation(s):
// \REG_MUX0|Mux9~0_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[10][6]~q ) # ((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|SR_9k[2][6]~q  & !\CONTROL0|timer [2]))))

	.dataa(\REG_MUX0|SR_9k[10][6]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[2][6]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux9~0 .lut_mask = 16'hCCB8;
defparam \REG_MUX0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
cycloneive_lcell_comb \REG_MUX0|Mux9~1 (
// Equation(s):
// \REG_MUX0|Mux9~1_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux9~0_combout  & (\REG_MUX0|SR_9k[14][6]~q )) # (!\REG_MUX0|Mux9~0_combout  & ((\REG_MUX0|SR_9k[6][6]~q ))))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux9~0_combout ))))

	.dataa(\REG_MUX0|SR_9k[14][6]~q ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[6][6]~q ),
	.datad(\REG_MUX0|Mux9~0_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux9~1 .lut_mask = 16'hBBC0;
defparam \REG_MUX0|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
cycloneive_lcell_comb \REG_MUX0|Mux9~9 (
// Equation(s):
// \REG_MUX0|Mux9~9_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux9~6_combout  & (\REG_MUX0|Mux9~8_combout )) # (!\REG_MUX0|Mux9~6_combout  & ((\REG_MUX0|Mux9~1_combout ))))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|Mux9~6_combout ))))

	.dataa(\REG_MUX0|Mux9~8_combout ),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|Mux9~6_combout ),
	.datad(\REG_MUX0|Mux9~1_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux9~9 .lut_mask = 16'hBCB0;
defparam \REG_MUX0|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N19
dffeas \REG_MUX0|SR_9k[16][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[15][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][6] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
cycloneive_lcell_comb \REG_MUX0|Mux9~10 (
// Equation(s):
// \REG_MUX0|Mux9~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][6]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux9~9_combout ))

	.dataa(gnd),
	.datab(\CONTROL0|timer [4]),
	.datac(\REG_MUX0|Mux9~9_combout ),
	.datad(\REG_MUX0|SR_9k[16][6]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux9~10 .lut_mask = 16'hFC30;
defparam \REG_MUX0|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N3
dffeas \REG_MUX0|dout[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux9~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[6] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \din[7]~input (
	.i(din[7]),
	.ibar(gnd),
	.o(\din[7]~input_o ));
// synopsys translate_off
defparam \din[7]~input .bus_hold = "false";
defparam \din[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \REG_MUX0|SR_9k[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneive_lcell_comb \REG_MUX0|SR_9k[1][7]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[1][7]~feeder_combout  = \REG_MUX0|SR_9k[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[0][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \REG_MUX0|SR_9k[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneive_lcell_comb \REG_MUX0|SR_9k[2][7]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[2][7]~feeder_combout  = \REG_MUX0|SR_9k[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[1][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \REG_MUX0|SR_9k[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N15
dffeas \REG_MUX0|SR_9k[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \REG_MUX0|SR_9k[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N21
dffeas \REG_MUX0|SR_9k[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cycloneive_lcell_comb \REG_MUX0|SR_9k[6][7]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[6][7]~feeder_combout  = \REG_MUX0|SR_9k[5][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[5][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N1
dffeas \REG_MUX0|SR_9k[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneive_lcell_comb \REG_MUX0|Mux8~2 (
// Equation(s):
// \REG_MUX0|Mux8~2_combout  = (\CONTROL0|timer [1] & ((\CONTROL0|timer [0]) # ((\REG_MUX0|SR_9k[6][7]~q )))) # (!\CONTROL0|timer [1] & (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[4][7]~q )))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[4][7]~q ),
	.datad(\REG_MUX0|SR_9k[6][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux8~2 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N15
dffeas \REG_MUX0|SR_9k[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneive_lcell_comb \REG_MUX0|Mux8~3 (
// Equation(s):
// \REG_MUX0|Mux8~3_combout  = (\REG_MUX0|Mux8~2_combout  & (((\REG_MUX0|SR_9k[7][7]~q )) # (!\CONTROL0|timer [0]))) # (!\REG_MUX0|Mux8~2_combout  & (\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[5][7]~q ))))

	.dataa(\REG_MUX0|Mux8~2_combout ),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[7][7]~q ),
	.datad(\REG_MUX0|SR_9k[5][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux8~3 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneive_lcell_comb \REG_MUX0|Mux8~4 (
// Equation(s):
// \REG_MUX0|Mux8~4_combout  = (\CONTROL0|timer [1] & (\CONTROL0|timer [0])) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[1][7]~q ))) # (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[0][7]~q ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[0][7]~q ),
	.datad(\REG_MUX0|SR_9k[1][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux8~4 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneive_lcell_comb \REG_MUX0|Mux8~5 (
// Equation(s):
// \REG_MUX0|Mux8~5_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux8~4_combout  & (\REG_MUX0|SR_9k[3][7]~q )) # (!\REG_MUX0|Mux8~4_combout  & ((\REG_MUX0|SR_9k[2][7]~q ))))) # (!\CONTROL0|timer [1] & (\REG_MUX0|Mux8~4_combout ))

	.dataa(\CONTROL0|timer [1]),
	.datab(\REG_MUX0|Mux8~4_combout ),
	.datac(\REG_MUX0|SR_9k[3][7]~q ),
	.datad(\REG_MUX0|SR_9k[2][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux8~5 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneive_lcell_comb \REG_MUX0|Mux8~6 (
// Equation(s):
// \REG_MUX0|Mux8~6_combout  = (\CONTROL0|timer [2] & ((\CONTROL0|timer [3]) # ((\REG_MUX0|Mux8~3_combout )))) # (!\CONTROL0|timer [2] & (!\CONTROL0|timer [3] & ((\REG_MUX0|Mux8~5_combout ))))

	.dataa(\CONTROL0|timer [2]),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|Mux8~3_combout ),
	.datad(\REG_MUX0|Mux8~5_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux8~6 .lut_mask = 16'hB9A8;
defparam \REG_MUX0|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \REG_MUX0|SR_9k[8][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \REG_MUX0|SR_9k[9][7]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[9][7]~feeder_combout  = \REG_MUX0|SR_9k[8][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[8][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \REG_MUX0|SR_9k[9][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \REG_MUX0|SR_9k[10][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[9][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N23
dffeas \REG_MUX0|SR_9k[11][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[10][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \REG_MUX0|SR_9k[12][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneive_lcell_comb \REG_MUX0|SR_9k[13][7]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[13][7]~feeder_combout  = \REG_MUX0|SR_9k[12][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[12][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N9
dffeas \REG_MUX0|SR_9k[13][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneive_lcell_comb \REG_MUX0|SR_9k[14][7]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[14][7]~feeder_combout  = \REG_MUX0|SR_9k[13][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[13][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \REG_MUX0|SR_9k[14][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \REG_MUX0|Mux8~7 (
// Equation(s):
// \REG_MUX0|Mux8~7_combout  = (\CONTROL0|timer [1] & ((\CONTROL0|timer [0]) # ((\REG_MUX0|SR_9k[14][7]~q )))) # (!\CONTROL0|timer [1] & (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[12][7]~q )))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[12][7]~q ),
	.datad(\REG_MUX0|SR_9k[14][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux8~7 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N27
dffeas \REG_MUX0|SR_9k[15][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cycloneive_lcell_comb \REG_MUX0|Mux8~8 (
// Equation(s):
// \REG_MUX0|Mux8~8_combout  = (\REG_MUX0|Mux8~7_combout  & (((\REG_MUX0|SR_9k[15][7]~q )) # (!\CONTROL0|timer [0]))) # (!\REG_MUX0|Mux8~7_combout  & (\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[13][7]~q ))))

	.dataa(\REG_MUX0|Mux8~7_combout ),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[15][7]~q ),
	.datad(\REG_MUX0|SR_9k[13][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux8~8 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \REG_MUX0|Mux8~0 (
// Equation(s):
// \REG_MUX0|Mux8~0_combout  = (\CONTROL0|timer [1] & (\CONTROL0|timer [0])) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[9][7]~q ))) # (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[8][7]~q ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[8][7]~q ),
	.datad(\REG_MUX0|SR_9k[9][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux8~0 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \REG_MUX0|Mux8~1 (
// Equation(s):
// \REG_MUX0|Mux8~1_combout  = (\REG_MUX0|Mux8~0_combout  & ((\REG_MUX0|SR_9k[11][7]~q ) # ((!\CONTROL0|timer [1])))) # (!\REG_MUX0|Mux8~0_combout  & (((\REG_MUX0|SR_9k[10][7]~q  & \CONTROL0|timer [1]))))

	.dataa(\REG_MUX0|SR_9k[11][7]~q ),
	.datab(\REG_MUX0|Mux8~0_combout ),
	.datac(\REG_MUX0|SR_9k[10][7]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux8~1 .lut_mask = 16'hB8CC;
defparam \REG_MUX0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \REG_MUX0|Mux8~9 (
// Equation(s):
// \REG_MUX0|Mux8~9_combout  = (\REG_MUX0|Mux8~6_combout  & (((\REG_MUX0|Mux8~8_combout )) # (!\CONTROL0|timer [3]))) # (!\REG_MUX0|Mux8~6_combout  & (\CONTROL0|timer [3] & ((\REG_MUX0|Mux8~1_combout ))))

	.dataa(\REG_MUX0|Mux8~6_combout ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|Mux8~8_combout ),
	.datad(\REG_MUX0|Mux8~1_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux8~9 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \REG_MUX0|SR_9k[16][7]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[16][7]~feeder_combout  = \REG_MUX0|SR_9k[15][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[15][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[16][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[16][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N3
dffeas \REG_MUX0|SR_9k[16][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][7] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneive_lcell_comb \REG_MUX0|Mux8~10 (
// Equation(s):
// \REG_MUX0|Mux8~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][7]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux8~9_combout ))

	.dataa(\REG_MUX0|Mux8~9_combout ),
	.datab(gnd),
	.datac(\CONTROL0|timer [4]),
	.datad(\REG_MUX0|SR_9k[16][7]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux8~10 .lut_mask = 16'hFA0A;
defparam \REG_MUX0|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \REG_MUX0|dout[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux8~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[7] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \din[8]~input (
	.i(din[8]),
	.ibar(gnd),
	.o(\din[8]~input_o ));
// synopsys translate_off
defparam \din[8]~input .bus_hold = "false";
defparam \din[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y6_N27
dffeas \REG_MUX0|SR_9k[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N5
dffeas \REG_MUX0|SR_9k[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N9
dffeas \REG_MUX0|SR_9k[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N3
dffeas \REG_MUX0|SR_9k[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N15
dffeas \REG_MUX0|SR_9k[4][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N21
dffeas \REG_MUX0|SR_9k[5][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[4][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneive_lcell_comb \REG_MUX0|SR_9k[6][8]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[6][8]~feeder_combout  = \REG_MUX0|SR_9k[5][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[5][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N11
dffeas \REG_MUX0|SR_9k[6][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneive_lcell_comb \REG_MUX0|SR_9k[7][8]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[7][8]~feeder_combout  = \REG_MUX0|SR_9k[6][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[6][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \REG_MUX0|SR_9k[7][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneive_lcell_comb \REG_MUX0|SR_9k[8][8]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[8][8]~feeder_combout  = \REG_MUX0|SR_9k[7][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[7][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[8][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[8][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas \REG_MUX0|SR_9k[8][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \REG_MUX0|SR_9k[9][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[8][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneive_lcell_comb \REG_MUX0|Mux7~0 (
// Equation(s):
// \REG_MUX0|Mux7~0_combout  = (\CONTROL0|timer [3] & ((\CONTROL0|timer [2]) # ((\REG_MUX0|SR_9k[9][8]~q )))) # (!\CONTROL0|timer [3] & (!\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[1][8]~q )))

	.dataa(\CONTROL0|timer [3]),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[1][8]~q ),
	.datad(\REG_MUX0|SR_9k[9][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux7~0 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneive_lcell_comb \REG_MUX0|SR_9k[10][8]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[10][8]~feeder_combout  = \REG_MUX0|SR_9k[9][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[9][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \REG_MUX0|SR_9k[10][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \REG_MUX0|SR_9k[11][8]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[11][8]~feeder_combout  = \REG_MUX0|SR_9k[10][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[10][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[11][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[11][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \REG_MUX0|SR_9k[11][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N19
dffeas \REG_MUX0|SR_9k[12][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneive_lcell_comb \REG_MUX0|SR_9k[13][8]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[13][8]~feeder_combout  = \REG_MUX0|SR_9k[12][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[12][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \REG_MUX0|SR_9k[13][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneive_lcell_comb \REG_MUX0|Mux7~1 (
// Equation(s):
// \REG_MUX0|Mux7~1_combout  = (\REG_MUX0|Mux7~0_combout  & (((\REG_MUX0|SR_9k[13][8]~q )) # (!\CONTROL0|timer [2]))) # (!\REG_MUX0|Mux7~0_combout  & (\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[5][8]~q )))

	.dataa(\REG_MUX0|Mux7~0_combout ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[5][8]~q ),
	.datad(\REG_MUX0|SR_9k[13][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux7~1 .lut_mask = 16'hEA62;
defparam \REG_MUX0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \REG_MUX0|SR_9k[14][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[13][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \REG_MUX0|SR_9k[15][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneive_lcell_comb \REG_MUX0|Mux7~7 (
// Equation(s):
// \REG_MUX0|Mux7~7_combout  = (\CONTROL0|timer [2] & (((\CONTROL0|timer [3])))) # (!\CONTROL0|timer [2] & ((\CONTROL0|timer [3] & (\REG_MUX0|SR_9k[11][8]~q )) # (!\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[3][8]~q )))))

	.dataa(\REG_MUX0|SR_9k[11][8]~q ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[3][8]~q ),
	.datad(\CONTROL0|timer [3]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux7~7 .lut_mask = 16'hEE30;
defparam \REG_MUX0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \REG_MUX0|Mux7~8 (
// Equation(s):
// \REG_MUX0|Mux7~8_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux7~7_combout  & ((\REG_MUX0|SR_9k[15][8]~q ))) # (!\REG_MUX0|Mux7~7_combout  & (\REG_MUX0|SR_9k[7][8]~q )))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux7~7_combout ))))

	.dataa(\REG_MUX0|SR_9k[7][8]~q ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[15][8]~q ),
	.datad(\REG_MUX0|Mux7~7_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux7~8 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneive_lcell_comb \REG_MUX0|Mux7~4 (
// Equation(s):
// \REG_MUX0|Mux7~4_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[4][8]~q ) # ((\CONTROL0|timer [3])))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|SR_9k[0][8]~q  & !\CONTROL0|timer [3]))))

	.dataa(\REG_MUX0|SR_9k[4][8]~q ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[0][8]~q ),
	.datad(\CONTROL0|timer [3]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux7~4 .lut_mask = 16'hCCB8;
defparam \REG_MUX0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneive_lcell_comb \REG_MUX0|Mux7~5 (
// Equation(s):
// \REG_MUX0|Mux7~5_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux7~4_combout  & (\REG_MUX0|SR_9k[12][8]~q )) # (!\REG_MUX0|Mux7~4_combout  & ((\REG_MUX0|SR_9k[8][8]~q ))))) # (!\CONTROL0|timer [3] & (\REG_MUX0|Mux7~4_combout ))

	.dataa(\CONTROL0|timer [3]),
	.datab(\REG_MUX0|Mux7~4_combout ),
	.datac(\REG_MUX0|SR_9k[12][8]~q ),
	.datad(\REG_MUX0|SR_9k[8][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux7~5 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneive_lcell_comb \REG_MUX0|Mux7~2 (
// Equation(s):
// \REG_MUX0|Mux7~2_combout  = (\CONTROL0|timer [3] & (\CONTROL0|timer [2])) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[6][8]~q ))) # (!\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[2][8]~q ))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[2][8]~q ),
	.datad(\REG_MUX0|SR_9k[6][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux7~2 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cycloneive_lcell_comb \REG_MUX0|Mux7~3 (
// Equation(s):
// \REG_MUX0|Mux7~3_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux7~2_combout  & ((\REG_MUX0|SR_9k[14][8]~q ))) # (!\REG_MUX0|Mux7~2_combout  & (\REG_MUX0|SR_9k[10][8]~q )))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux7~2_combout ))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\REG_MUX0|SR_9k[10][8]~q ),
	.datac(\REG_MUX0|SR_9k[14][8]~q ),
	.datad(\REG_MUX0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux7~3 .lut_mask = 16'hF588;
defparam \REG_MUX0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneive_lcell_comb \REG_MUX0|Mux7~6 (
// Equation(s):
// \REG_MUX0|Mux7~6_combout  = (\CONTROL0|timer [0] & (((\CONTROL0|timer [1])))) # (!\CONTROL0|timer [0] & ((\CONTROL0|timer [1] & ((\REG_MUX0|Mux7~3_combout ))) # (!\CONTROL0|timer [1] & (\REG_MUX0|Mux7~5_combout ))))

	.dataa(\REG_MUX0|Mux7~5_combout ),
	.datab(\CONTROL0|timer [0]),
	.datac(\CONTROL0|timer [1]),
	.datad(\REG_MUX0|Mux7~3_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux7~6 .lut_mask = 16'hF2C2;
defparam \REG_MUX0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneive_lcell_comb \REG_MUX0|Mux7~9 (
// Equation(s):
// \REG_MUX0|Mux7~9_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux7~6_combout  & ((\REG_MUX0|Mux7~8_combout ))) # (!\REG_MUX0|Mux7~6_combout  & (\REG_MUX0|Mux7~1_combout )))) # (!\CONTROL0|timer [0] & (((\REG_MUX0|Mux7~6_combout ))))

	.dataa(\REG_MUX0|Mux7~1_combout ),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|Mux7~8_combout ),
	.datad(\REG_MUX0|Mux7~6_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux7~9 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneive_lcell_comb \REG_MUX0|SR_9k[16][8]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[16][8]~feeder_combout  = \REG_MUX0|SR_9k[15][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[15][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[16][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[16][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \REG_MUX0|SR_9k[16][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[16][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][8] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cycloneive_lcell_comb \REG_MUX0|Mux7~10 (
// Equation(s):
// \REG_MUX0|Mux7~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][8]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux7~9_combout ))

	.dataa(\REG_MUX0|Mux7~9_combout ),
	.datab(gnd),
	.datac(\CONTROL0|timer [4]),
	.datad(\REG_MUX0|SR_9k[16][8]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux7~10 .lut_mask = 16'hFA0A;
defparam \REG_MUX0|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \REG_MUX0|dout[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux7~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[8] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \din[9]~input (
	.i(din[9]),
	.ibar(gnd),
	.o(\din[9]~input_o ));
// synopsys translate_off
defparam \din[9]~input .bus_hold = "false";
defparam \din[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \REG_MUX0|SR_9k[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N1
dffeas \REG_MUX0|SR_9k[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
cycloneive_lcell_comb \REG_MUX0|SR_9k[2][9]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[2][9]~feeder_combout  = \REG_MUX0|SR_9k[1][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[1][9]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N3
dffeas \REG_MUX0|SR_9k[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N23
dffeas \REG_MUX0|SR_9k[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N9
dffeas \REG_MUX0|SR_9k[4][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \REG_MUX0|SR_9k[5][9]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[5][9]~feeder_combout  = \REG_MUX0|SR_9k[4][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[4][9]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \REG_MUX0|SR_9k[5][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N29
dffeas \REG_MUX0|SR_9k[6][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[5][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \REG_MUX0|SR_9k[7][9]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[7][9]~feeder_combout  = \REG_MUX0|SR_9k[6][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[6][9]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \REG_MUX0|SR_9k[7][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \REG_MUX0|SR_9k[8][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[7][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N21
dffeas \REG_MUX0|SR_9k[9][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[8][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \REG_MUX0|SR_9k[10][9]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[10][9]~feeder_combout  = \REG_MUX0|SR_9k[9][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[9][9]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N11
dffeas \REG_MUX0|SR_9k[10][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \REG_MUX0|Mux6~2 (
// Equation(s):
// \REG_MUX0|Mux6~2_combout  = (\CONTROL0|timer [0] & (((\CONTROL0|timer [1])))) # (!\CONTROL0|timer [0] & ((\CONTROL0|timer [1] & (\REG_MUX0|SR_9k[10][9]~q )) # (!\CONTROL0|timer [1] & ((\REG_MUX0|SR_9k[8][9]~q )))))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|SR_9k[10][9]~q ),
	.datac(\REG_MUX0|SR_9k[8][9]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux6~2 .lut_mask = 16'hEE50;
defparam \REG_MUX0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N15
dffeas \REG_MUX0|SR_9k[11][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[10][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \REG_MUX0|Mux6~3 (
// Equation(s):
// \REG_MUX0|Mux6~3_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux6~2_combout  & (\REG_MUX0|SR_9k[11][9]~q )) # (!\REG_MUX0|Mux6~2_combout  & ((\REG_MUX0|SR_9k[9][9]~q ))))) # (!\CONTROL0|timer [0] & (\REG_MUX0|Mux6~2_combout ))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|Mux6~2_combout ),
	.datac(\REG_MUX0|SR_9k[11][9]~q ),
	.datad(\REG_MUX0|SR_9k[9][9]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux6~3 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneive_lcell_comb \REG_MUX0|Mux6~4 (
// Equation(s):
// \REG_MUX0|Mux6~4_combout  = (\CONTROL0|timer [1] & ((\CONTROL0|timer [0]) # ((\REG_MUX0|SR_9k[2][9]~q )))) # (!\CONTROL0|timer [1] & (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[0][9]~q )))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[0][9]~q ),
	.datad(\REG_MUX0|SR_9k[2][9]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux6~4 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneive_lcell_comb \REG_MUX0|Mux6~5 (
// Equation(s):
// \REG_MUX0|Mux6~5_combout  = (\REG_MUX0|Mux6~4_combout  & (((\REG_MUX0|SR_9k[3][9]~q )) # (!\CONTROL0|timer [0]))) # (!\REG_MUX0|Mux6~4_combout  & (\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[1][9]~q ))))

	.dataa(\REG_MUX0|Mux6~4_combout ),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[3][9]~q ),
	.datad(\REG_MUX0|SR_9k[1][9]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux6~5 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \REG_MUX0|Mux6~6 (
// Equation(s):
// \REG_MUX0|Mux6~6_combout  = (\CONTROL0|timer [3] & ((\CONTROL0|timer [2]) # ((\REG_MUX0|Mux6~3_combout )))) # (!\CONTROL0|timer [3] & (!\CONTROL0|timer [2] & ((\REG_MUX0|Mux6~5_combout ))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|Mux6~3_combout ),
	.datad(\REG_MUX0|Mux6~5_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux6~6 .lut_mask = 16'hB9A8;
defparam \REG_MUX0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \REG_MUX0|SR_9k[12][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \REG_MUX0|SR_9k[13][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[12][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \REG_MUX0|SR_9k[14][9]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[14][9]~feeder_combout  = \REG_MUX0|SR_9k[13][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[13][9]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N23
dffeas \REG_MUX0|SR_9k[14][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \REG_MUX0|Mux6~7 (
// Equation(s):
// \REG_MUX0|Mux6~7_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[13][9]~q ) # ((\CONTROL0|timer [1])))) # (!\CONTROL0|timer [0] & (((\REG_MUX0|SR_9k[12][9]~q  & !\CONTROL0|timer [1]))))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|SR_9k[13][9]~q ),
	.datac(\REG_MUX0|SR_9k[12][9]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux6~7 .lut_mask = 16'hAAD8;
defparam \REG_MUX0|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N5
dffeas \REG_MUX0|SR_9k[15][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \REG_MUX0|Mux6~8 (
// Equation(s):
// \REG_MUX0|Mux6~8_combout  = (\REG_MUX0|Mux6~7_combout  & (((\REG_MUX0|SR_9k[15][9]~q ) # (!\CONTROL0|timer [1])))) # (!\REG_MUX0|Mux6~7_combout  & (\REG_MUX0|SR_9k[14][9]~q  & ((\CONTROL0|timer [1]))))

	.dataa(\REG_MUX0|SR_9k[14][9]~q ),
	.datab(\REG_MUX0|Mux6~7_combout ),
	.datac(\REG_MUX0|SR_9k[15][9]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux6~8 .lut_mask = 16'hE2CC;
defparam \REG_MUX0|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \REG_MUX0|Mux6~0 (
// Equation(s):
// \REG_MUX0|Mux6~0_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[5][9]~q ) # ((\CONTROL0|timer [1])))) # (!\CONTROL0|timer [0] & (((\REG_MUX0|SR_9k[4][9]~q  & !\CONTROL0|timer [1]))))

	.dataa(\REG_MUX0|SR_9k[5][9]~q ),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[4][9]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux6~0 .lut_mask = 16'hCCB8;
defparam \REG_MUX0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \REG_MUX0|Mux6~1 (
// Equation(s):
// \REG_MUX0|Mux6~1_combout  = (\REG_MUX0|Mux6~0_combout  & ((\REG_MUX0|SR_9k[7][9]~q ) # ((!\CONTROL0|timer [1])))) # (!\REG_MUX0|Mux6~0_combout  & (((\REG_MUX0|SR_9k[6][9]~q  & \CONTROL0|timer [1]))))

	.dataa(\REG_MUX0|SR_9k[7][9]~q ),
	.datab(\REG_MUX0|Mux6~0_combout ),
	.datac(\REG_MUX0|SR_9k[6][9]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux6~1 .lut_mask = 16'hB8CC;
defparam \REG_MUX0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \REG_MUX0|Mux6~9 (
// Equation(s):
// \REG_MUX0|Mux6~9_combout  = (\REG_MUX0|Mux6~6_combout  & (((\REG_MUX0|Mux6~8_combout )) # (!\CONTROL0|timer [2]))) # (!\REG_MUX0|Mux6~6_combout  & (\CONTROL0|timer [2] & ((\REG_MUX0|Mux6~1_combout ))))

	.dataa(\REG_MUX0|Mux6~6_combout ),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|Mux6~8_combout ),
	.datad(\REG_MUX0|Mux6~1_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux6~9 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \REG_MUX0|SR_9k[16][9]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[16][9]~feeder_combout  = \REG_MUX0|SR_9k[15][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[15][9]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[16][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[16][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \REG_MUX0|SR_9k[16][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][9] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \REG_MUX0|Mux6~10 (
// Equation(s):
// \REG_MUX0|Mux6~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][9]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux6~9_combout ))

	.dataa(\REG_MUX0|Mux6~9_combout ),
	.datab(gnd),
	.datac(\CONTROL0|timer [4]),
	.datad(\REG_MUX0|SR_9k[16][9]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux6~10 .lut_mask = 16'hFA0A;
defparam \REG_MUX0|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N3
dffeas \REG_MUX0|dout[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux6~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[9] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N22
cycloneive_io_ibuf \din[10]~input (
	.i(din[10]),
	.ibar(gnd),
	.o(\din[10]~input_o ));
// synopsys translate_off
defparam \din[10]~input .bus_hold = "false";
defparam \din[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \REG_MUX0|SR_9k[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N17
dffeas \REG_MUX0|SR_9k[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N19
dffeas \REG_MUX0|SR_9k[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \REG_MUX0|SR_9k[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \REG_MUX0|SR_9k[4][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \REG_MUX0|SR_9k[5][10]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[5][10]~feeder_combout  = \REG_MUX0|SR_9k[4][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[4][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][10]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \REG_MUX0|SR_9k[5][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \REG_MUX0|SR_9k[6][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[5][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \REG_MUX0|SR_9k[7][10]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[7][10]~feeder_combout  = \REG_MUX0|SR_9k[6][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[6][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][10]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \REG_MUX0|SR_9k[7][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
cycloneive_lcell_comb \REG_MUX0|SR_9k[8][10]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[8][10]~feeder_combout  = \REG_MUX0|SR_9k[7][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[7][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[8][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][10]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[8][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N27
dffeas \REG_MUX0|SR_9k[8][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
cycloneive_lcell_comb \REG_MUX0|SR_9k[9][10]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[9][10]~feeder_combout  = \REG_MUX0|SR_9k[8][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[8][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][10]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N9
dffeas \REG_MUX0|SR_9k[9][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
cycloneive_lcell_comb \REG_MUX0|SR_9k[10][10]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[10][10]~feeder_combout  = \REG_MUX0|SR_9k[9][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[9][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][10]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \REG_MUX0|SR_9k[10][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \REG_MUX0|SR_9k[11][10]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[11][10]~feeder_combout  = \REG_MUX0|SR_9k[10][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[10][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[11][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][10]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[11][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \REG_MUX0|SR_9k[11][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N5
dffeas \REG_MUX0|SR_9k[12][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N3
dffeas \REG_MUX0|SR_9k[13][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[12][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N1
dffeas \REG_MUX0|SR_9k[14][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[13][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N15
dffeas \REG_MUX0|SR_9k[15][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneive_lcell_comb \REG_MUX0|SR_9k[16][10]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[16][10]~feeder_combout  = \REG_MUX0|SR_9k[15][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[15][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[16][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][10]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[16][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \REG_MUX0|SR_9k[16][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[16][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][10] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \REG_MUX0|Mux5~4 (
// Equation(s):
// \REG_MUX0|Mux5~4_combout  = (\CONTROL0|timer [2] & (\CONTROL0|timer [3])) # (!\CONTROL0|timer [2] & ((\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[8][10]~q ))) # (!\CONTROL0|timer [3] & (\REG_MUX0|SR_9k[0][10]~q ))))

	.dataa(\CONTROL0|timer [2]),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[0][10]~q ),
	.datad(\REG_MUX0|SR_9k[8][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux5~4 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb \REG_MUX0|Mux5~5 (
// Equation(s):
// \REG_MUX0|Mux5~5_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux5~4_combout  & (\REG_MUX0|SR_9k[12][10]~q )) # (!\REG_MUX0|Mux5~4_combout  & ((\REG_MUX0|SR_9k[4][10]~q ))))) # (!\CONTROL0|timer [2] & (\REG_MUX0|Mux5~4_combout ))

	.dataa(\CONTROL0|timer [2]),
	.datab(\REG_MUX0|Mux5~4_combout ),
	.datac(\REG_MUX0|SR_9k[12][10]~q ),
	.datad(\REG_MUX0|SR_9k[4][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux5~5 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneive_lcell_comb \REG_MUX0|Mux5~2 (
// Equation(s):
// \REG_MUX0|Mux5~2_combout  = (\CONTROL0|timer [2] & ((\CONTROL0|timer [3]) # ((\REG_MUX0|SR_9k[5][10]~q )))) # (!\CONTROL0|timer [2] & (!\CONTROL0|timer [3] & (\REG_MUX0|SR_9k[1][10]~q )))

	.dataa(\CONTROL0|timer [2]),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[1][10]~q ),
	.datad(\REG_MUX0|SR_9k[5][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux5~2 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
cycloneive_lcell_comb \REG_MUX0|Mux5~3 (
// Equation(s):
// \REG_MUX0|Mux5~3_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux5~2_combout  & ((\REG_MUX0|SR_9k[13][10]~q ))) # (!\REG_MUX0|Mux5~2_combout  & (\REG_MUX0|SR_9k[9][10]~q )))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux5~2_combout ))))

	.dataa(\REG_MUX0|SR_9k[9][10]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[13][10]~q ),
	.datad(\REG_MUX0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux5~3 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb \REG_MUX0|Mux5~6 (
// Equation(s):
// \REG_MUX0|Mux5~6_combout  = (\CONTROL0|timer [1] & (((\CONTROL0|timer [0])))) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer [0] & ((\REG_MUX0|Mux5~3_combout ))) # (!\CONTROL0|timer [0] & (\REG_MUX0|Mux5~5_combout ))))

	.dataa(\REG_MUX0|Mux5~5_combout ),
	.datab(\CONTROL0|timer [1]),
	.datac(\CONTROL0|timer [0]),
	.datad(\REG_MUX0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux5~6 .lut_mask = 16'hF2C2;
defparam \REG_MUX0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
cycloneive_lcell_comb \REG_MUX0|Mux5~7 (
// Equation(s):
// \REG_MUX0|Mux5~7_combout  = (\CONTROL0|timer [3] & (\CONTROL0|timer [2])) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[7][10]~q ))) # (!\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[3][10]~q ))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\CONTROL0|timer [2]),
	.datac(\REG_MUX0|SR_9k[3][10]~q ),
	.datad(\REG_MUX0|SR_9k[7][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux5~7 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneive_lcell_comb \REG_MUX0|Mux5~8 (
// Equation(s):
// \REG_MUX0|Mux5~8_combout  = (\REG_MUX0|Mux5~7_combout  & (((\REG_MUX0|SR_9k[15][10]~q )) # (!\CONTROL0|timer [3]))) # (!\REG_MUX0|Mux5~7_combout  & (\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[11][10]~q ))))

	.dataa(\REG_MUX0|Mux5~7_combout ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[15][10]~q ),
	.datad(\REG_MUX0|SR_9k[11][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux5~8 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \REG_MUX0|Mux5~0 (
// Equation(s):
// \REG_MUX0|Mux5~0_combout  = (\CONTROL0|timer [2] & (\CONTROL0|timer [3])) # (!\CONTROL0|timer [2] & ((\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[10][10]~q ))) # (!\CONTROL0|timer [3] & (\REG_MUX0|SR_9k[2][10]~q ))))

	.dataa(\CONTROL0|timer [2]),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[2][10]~q ),
	.datad(\REG_MUX0|SR_9k[10][10]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux5~0 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb \REG_MUX0|Mux5~1 (
// Equation(s):
// \REG_MUX0|Mux5~1_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux5~0_combout  & (\REG_MUX0|SR_9k[14][10]~q )) # (!\REG_MUX0|Mux5~0_combout  & ((\REG_MUX0|SR_9k[6][10]~q ))))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux5~0_combout ))))

	.dataa(\CONTROL0|timer [2]),
	.datab(\REG_MUX0|SR_9k[14][10]~q ),
	.datac(\REG_MUX0|SR_9k[6][10]~q ),
	.datad(\REG_MUX0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux5~1 .lut_mask = 16'hDDA0;
defparam \REG_MUX0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \REG_MUX0|Mux5~9 (
// Equation(s):
// \REG_MUX0|Mux5~9_combout  = (\REG_MUX0|Mux5~6_combout  & (((\REG_MUX0|Mux5~8_combout )) # (!\CONTROL0|timer [1]))) # (!\REG_MUX0|Mux5~6_combout  & (\CONTROL0|timer [1] & ((\REG_MUX0|Mux5~1_combout ))))

	.dataa(\REG_MUX0|Mux5~6_combout ),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|Mux5~8_combout ),
	.datad(\REG_MUX0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux5~9 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
cycloneive_lcell_comb \REG_MUX0|Mux5~10 (
// Equation(s):
// \REG_MUX0|Mux5~10_combout  = (\CONTROL0|timer [4] & (\REG_MUX0|SR_9k[16][10]~q )) # (!\CONTROL0|timer [4] & ((\REG_MUX0|Mux5~9_combout )))

	.dataa(gnd),
	.datab(\REG_MUX0|SR_9k[16][10]~q ),
	.datac(\CONTROL0|timer [4]),
	.datad(\REG_MUX0|Mux5~9_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux5~10 .lut_mask = 16'hCFC0;
defparam \REG_MUX0|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \REG_MUX0|dout[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux5~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[10] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \din[11]~input (
	.i(din[11]),
	.ibar(gnd),
	.o(\din[11]~input_o ));
// synopsys translate_off
defparam \din[11]~input .bus_hold = "false";
defparam \din[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \REG_MUX0|SR_9k[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N3
dffeas \REG_MUX0|SR_9k[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneive_lcell_comb \REG_MUX0|SR_9k[2][11]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[2][11]~feeder_combout  = \REG_MUX0|SR_9k[1][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[1][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][11]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \REG_MUX0|SR_9k[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \REG_MUX0|SR_9k[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \REG_MUX0|SR_9k[4][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \REG_MUX0|SR_9k[5][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[4][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \REG_MUX0|SR_9k[6][11]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[6][11]~feeder_combout  = \REG_MUX0|SR_9k[5][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[5][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][11]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \REG_MUX0|SR_9k[6][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \REG_MUX0|Mux4~2 (
// Equation(s):
// \REG_MUX0|Mux4~2_combout  = (\CONTROL0|timer [0] & (\CONTROL0|timer [1])) # (!\CONTROL0|timer [0] & ((\CONTROL0|timer [1] & ((\REG_MUX0|SR_9k[6][11]~q ))) # (!\CONTROL0|timer [1] & (\REG_MUX0|SR_9k[4][11]~q ))))

	.dataa(\CONTROL0|timer [0]),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[4][11]~q ),
	.datad(\REG_MUX0|SR_9k[6][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux4~2 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \REG_MUX0|SR_9k[7][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[6][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \REG_MUX0|Mux4~3 (
// Equation(s):
// \REG_MUX0|Mux4~3_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux4~2_combout  & (\REG_MUX0|SR_9k[7][11]~q )) # (!\REG_MUX0|Mux4~2_combout  & ((\REG_MUX0|SR_9k[5][11]~q ))))) # (!\CONTROL0|timer [0] & (\REG_MUX0|Mux4~2_combout ))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|Mux4~2_combout ),
	.datac(\REG_MUX0|SR_9k[7][11]~q ),
	.datad(\REG_MUX0|SR_9k[5][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux4~3 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \REG_MUX0|Mux4~4 (
// Equation(s):
// \REG_MUX0|Mux4~4_combout  = (\CONTROL0|timer [1] & (\CONTROL0|timer [0])) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[1][11]~q ))) # (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[0][11]~q ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[0][11]~q ),
	.datad(\REG_MUX0|SR_9k[1][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux4~4 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneive_lcell_comb \REG_MUX0|Mux4~5 (
// Equation(s):
// \REG_MUX0|Mux4~5_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux4~4_combout  & (\REG_MUX0|SR_9k[3][11]~q )) # (!\REG_MUX0|Mux4~4_combout  & ((\REG_MUX0|SR_9k[2][11]~q ))))) # (!\CONTROL0|timer [1] & (\REG_MUX0|Mux4~4_combout ))

	.dataa(\CONTROL0|timer [1]),
	.datab(\REG_MUX0|Mux4~4_combout ),
	.datac(\REG_MUX0|SR_9k[3][11]~q ),
	.datad(\REG_MUX0|SR_9k[2][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux4~5 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \REG_MUX0|Mux4~6 (
// Equation(s):
// \REG_MUX0|Mux4~6_combout  = (\CONTROL0|timer [3] & (((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & (\REG_MUX0|Mux4~3_combout )) # (!\CONTROL0|timer [2] & ((\REG_MUX0|Mux4~5_combout )))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\REG_MUX0|Mux4~3_combout ),
	.datac(\CONTROL0|timer [2]),
	.datad(\REG_MUX0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux4~6 .lut_mask = 16'hE5E0;
defparam \REG_MUX0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \REG_MUX0|SR_9k[8][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[7][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \REG_MUX0|SR_9k[9][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[8][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \REG_MUX0|SR_9k[10][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[9][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \REG_MUX0|SR_9k[11][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[10][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \REG_MUX0|SR_9k[12][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \REG_MUX0|SR_9k[13][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[12][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \REG_MUX0|SR_9k[14][11]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[14][11]~feeder_combout  = \REG_MUX0|SR_9k[13][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[13][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][11]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \REG_MUX0|SR_9k[14][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \REG_MUX0|Mux4~7 (
// Equation(s):
// \REG_MUX0|Mux4~7_combout  = (\CONTROL0|timer [0] & (\CONTROL0|timer [1])) # (!\CONTROL0|timer [0] & ((\CONTROL0|timer [1] & ((\REG_MUX0|SR_9k[14][11]~q ))) # (!\CONTROL0|timer [1] & (\REG_MUX0|SR_9k[12][11]~q ))))

	.dataa(\CONTROL0|timer [0]),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[12][11]~q ),
	.datad(\REG_MUX0|SR_9k[14][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux4~7 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \REG_MUX0|SR_9k[15][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \REG_MUX0|Mux4~8 (
// Equation(s):
// \REG_MUX0|Mux4~8_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux4~7_combout  & (\REG_MUX0|SR_9k[15][11]~q )) # (!\REG_MUX0|Mux4~7_combout  & ((\REG_MUX0|SR_9k[13][11]~q ))))) # (!\CONTROL0|timer [0] & (\REG_MUX0|Mux4~7_combout ))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|Mux4~7_combout ),
	.datac(\REG_MUX0|SR_9k[15][11]~q ),
	.datad(\REG_MUX0|SR_9k[13][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux4~8 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \REG_MUX0|Mux4~0 (
// Equation(s):
// \REG_MUX0|Mux4~0_combout  = (\CONTROL0|timer [0] & ((\CONTROL0|timer [1]) # ((\REG_MUX0|SR_9k[9][11]~q )))) # (!\CONTROL0|timer [0] & (!\CONTROL0|timer [1] & (\REG_MUX0|SR_9k[8][11]~q )))

	.dataa(\CONTROL0|timer [0]),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[8][11]~q ),
	.datad(\REG_MUX0|SR_9k[9][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux4~0 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \REG_MUX0|Mux4~1 (
// Equation(s):
// \REG_MUX0|Mux4~1_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux4~0_combout  & (\REG_MUX0|SR_9k[11][11]~q )) # (!\REG_MUX0|Mux4~0_combout  & ((\REG_MUX0|SR_9k[10][11]~q ))))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|Mux4~0_combout ))))

	.dataa(\REG_MUX0|SR_9k[11][11]~q ),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[10][11]~q ),
	.datad(\REG_MUX0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux4~1 .lut_mask = 16'hBBC0;
defparam \REG_MUX0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \REG_MUX0|Mux4~9 (
// Equation(s):
// \REG_MUX0|Mux4~9_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux4~6_combout  & (\REG_MUX0|Mux4~8_combout )) # (!\REG_MUX0|Mux4~6_combout  & ((\REG_MUX0|Mux4~1_combout ))))) # (!\CONTROL0|timer [3] & (\REG_MUX0|Mux4~6_combout ))

	.dataa(\CONTROL0|timer [3]),
	.datab(\REG_MUX0|Mux4~6_combout ),
	.datac(\REG_MUX0|Mux4~8_combout ),
	.datad(\REG_MUX0|Mux4~1_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux4~9 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \REG_MUX0|SR_9k[16][11]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[16][11]~feeder_combout  = \REG_MUX0|SR_9k[15][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[15][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[16][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][11]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[16][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \REG_MUX0|SR_9k[16][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[16][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][11] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \REG_MUX0|Mux4~10 (
// Equation(s):
// \REG_MUX0|Mux4~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][11]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux4~9_combout ))

	.dataa(\REG_MUX0|Mux4~9_combout ),
	.datab(gnd),
	.datac(\CONTROL0|timer [4]),
	.datad(\REG_MUX0|SR_9k[16][11]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux4~10 .lut_mask = 16'hFA0A;
defparam \REG_MUX0|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \REG_MUX0|dout[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[11] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \din[12]~input (
	.i(din[12]),
	.ibar(gnd),
	.o(\din[12]~input_o ));
// synopsys translate_off
defparam \din[12]~input .bus_hold = "false";
defparam \din[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \REG_MUX0|SR_9k[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \REG_MUX0|SR_9k[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N5
dffeas \REG_MUX0|SR_9k[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \REG_MUX0|SR_9k[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \REG_MUX0|SR_9k[4][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \REG_MUX0|SR_9k[5][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[4][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \REG_MUX0|SR_9k[6][12]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[6][12]~feeder_combout  = \REG_MUX0|SR_9k[5][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[5][12]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][12]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N23
dffeas \REG_MUX0|SR_9k[6][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \REG_MUX0|SR_9k[7][12]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[7][12]~feeder_combout  = \REG_MUX0|SR_9k[6][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[6][12]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][12]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \REG_MUX0|SR_9k[7][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \REG_MUX0|SR_9k[8][12]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[8][12]~feeder_combout  = \REG_MUX0|SR_9k[7][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[7][12]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[8][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][12]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[8][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \REG_MUX0|SR_9k[8][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \REG_MUX0|SR_9k[9][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[8][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \REG_MUX0|SR_9k[10][12]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[10][12]~feeder_combout  = \REG_MUX0|SR_9k[9][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[9][12]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[10][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][12]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[10][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \REG_MUX0|SR_9k[10][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneive_lcell_comb \REG_MUX0|SR_9k[11][12]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[11][12]~feeder_combout  = \REG_MUX0|SR_9k[10][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[10][12]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[11][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][12]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[11][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N9
dffeas \REG_MUX0|SR_9k[11][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \REG_MUX0|SR_9k[12][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \REG_MUX0|SR_9k[13][12]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[13][12]~feeder_combout  = \REG_MUX0|SR_9k[12][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[12][12]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][12]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N27
dffeas \REG_MUX0|SR_9k[13][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N15
dffeas \REG_MUX0|SR_9k[14][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[13][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \REG_MUX0|SR_9k[15][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \REG_MUX0|SR_9k[16][12]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[16][12]~feeder_combout  = \REG_MUX0|SR_9k[15][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[15][12]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[16][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][12]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[16][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \REG_MUX0|SR_9k[16][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[16][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][12] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \REG_MUX0|Mux3~2 (
// Equation(s):
// \REG_MUX0|Mux3~2_combout  = (\CONTROL0|timer [2] & ((\CONTROL0|timer [3]) # ((\REG_MUX0|SR_9k[6][12]~q )))) # (!\CONTROL0|timer [2] & (!\CONTROL0|timer [3] & (\REG_MUX0|SR_9k[2][12]~q )))

	.dataa(\CONTROL0|timer [2]),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[2][12]~q ),
	.datad(\REG_MUX0|SR_9k[6][12]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux3~2 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \REG_MUX0|Mux3~3 (
// Equation(s):
// \REG_MUX0|Mux3~3_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux3~2_combout  & ((\REG_MUX0|SR_9k[14][12]~q ))) # (!\REG_MUX0|Mux3~2_combout  & (\REG_MUX0|SR_9k[10][12]~q )))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux3~2_combout ))))

	.dataa(\REG_MUX0|SR_9k[10][12]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[14][12]~q ),
	.datad(\REG_MUX0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux3~3 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \REG_MUX0|Mux3~4 (
// Equation(s):
// \REG_MUX0|Mux3~4_combout  = (\CONTROL0|timer [3] & (((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[4][12]~q )) # (!\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[0][12]~q )))))

	.dataa(\REG_MUX0|SR_9k[4][12]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[0][12]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux3~4 .lut_mask = 16'hEE30;
defparam \REG_MUX0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \REG_MUX0|Mux3~5 (
// Equation(s):
// \REG_MUX0|Mux3~5_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux3~4_combout  & ((\REG_MUX0|SR_9k[12][12]~q ))) # (!\REG_MUX0|Mux3~4_combout  & (\REG_MUX0|SR_9k[8][12]~q )))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux3~4_combout ))))

	.dataa(\REG_MUX0|SR_9k[8][12]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[12][12]~q ),
	.datad(\REG_MUX0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux3~5 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N4
cycloneive_lcell_comb \REG_MUX0|Mux3~6 (
// Equation(s):
// \REG_MUX0|Mux3~6_combout  = (\CONTROL0|timer [0] & (((\CONTROL0|timer [1])))) # (!\CONTROL0|timer [0] & ((\CONTROL0|timer [1] & (\REG_MUX0|Mux3~3_combout )) # (!\CONTROL0|timer [1] & ((\REG_MUX0|Mux3~5_combout )))))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|Mux3~3_combout ),
	.datac(\CONTROL0|timer [1]),
	.datad(\REG_MUX0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux3~6 .lut_mask = 16'hE5E0;
defparam \REG_MUX0|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \REG_MUX0|Mux3~0 (
// Equation(s):
// \REG_MUX0|Mux3~0_combout  = (\CONTROL0|timer [2] & (\CONTROL0|timer [3])) # (!\CONTROL0|timer [2] & ((\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[9][12]~q ))) # (!\CONTROL0|timer [3] & (\REG_MUX0|SR_9k[1][12]~q ))))

	.dataa(\CONTROL0|timer [2]),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[1][12]~q ),
	.datad(\REG_MUX0|SR_9k[9][12]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux3~0 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \REG_MUX0|Mux3~1 (
// Equation(s):
// \REG_MUX0|Mux3~1_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux3~0_combout  & (\REG_MUX0|SR_9k[13][12]~q )) # (!\REG_MUX0|Mux3~0_combout  & ((\REG_MUX0|SR_9k[5][12]~q ))))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux3~0_combout ))))

	.dataa(\CONTROL0|timer [2]),
	.datab(\REG_MUX0|SR_9k[13][12]~q ),
	.datac(\REG_MUX0|SR_9k[5][12]~q ),
	.datad(\REG_MUX0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux3~1 .lut_mask = 16'hDDA0;
defparam \REG_MUX0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \REG_MUX0|Mux3~7 (
// Equation(s):
// \REG_MUX0|Mux3~7_combout  = (\CONTROL0|timer [2] & (\CONTROL0|timer [3])) # (!\CONTROL0|timer [2] & ((\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[11][12]~q ))) # (!\CONTROL0|timer [3] & (\REG_MUX0|SR_9k[3][12]~q ))))

	.dataa(\CONTROL0|timer [2]),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[3][12]~q ),
	.datad(\REG_MUX0|SR_9k[11][12]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux3~7 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \REG_MUX0|Mux3~8 (
// Equation(s):
// \REG_MUX0|Mux3~8_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux3~7_combout  & (\REG_MUX0|SR_9k[15][12]~q )) # (!\REG_MUX0|Mux3~7_combout  & ((\REG_MUX0|SR_9k[7][12]~q ))))) # (!\CONTROL0|timer [2] & (\REG_MUX0|Mux3~7_combout ))

	.dataa(\CONTROL0|timer [2]),
	.datab(\REG_MUX0|Mux3~7_combout ),
	.datac(\REG_MUX0|SR_9k[15][12]~q ),
	.datad(\REG_MUX0|SR_9k[7][12]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux3~8 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneive_lcell_comb \REG_MUX0|Mux3~9 (
// Equation(s):
// \REG_MUX0|Mux3~9_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux3~6_combout  & ((\REG_MUX0|Mux3~8_combout ))) # (!\REG_MUX0|Mux3~6_combout  & (\REG_MUX0|Mux3~1_combout )))) # (!\CONTROL0|timer [0] & (\REG_MUX0|Mux3~6_combout ))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|Mux3~6_combout ),
	.datac(\REG_MUX0|Mux3~1_combout ),
	.datad(\REG_MUX0|Mux3~8_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux3~9 .lut_mask = 16'hEC64;
defparam \REG_MUX0|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneive_lcell_comb \REG_MUX0|Mux3~10 (
// Equation(s):
// \REG_MUX0|Mux3~10_combout  = (\CONTROL0|timer [4] & (\REG_MUX0|SR_9k[16][12]~q )) # (!\CONTROL0|timer [4] & ((\REG_MUX0|Mux3~9_combout )))

	.dataa(\REG_MUX0|SR_9k[16][12]~q ),
	.datab(\CONTROL0|timer [4]),
	.datac(gnd),
	.datad(\REG_MUX0|Mux3~9_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux3~10 .lut_mask = 16'hBB88;
defparam \REG_MUX0|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N13
dffeas \REG_MUX0|dout[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[12] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \din[13]~input (
	.i(din[13]),
	.ibar(gnd),
	.o(\din[13]~input_o ));
// synopsys translate_off
defparam \din[13]~input .bus_hold = "false";
defparam \din[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y4_N31
dffeas \REG_MUX0|SR_9k[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneive_lcell_comb \REG_MUX0|SR_9k[1][13]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[1][13]~feeder_combout  = \REG_MUX0|SR_9k[0][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[0][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][13]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \REG_MUX0|SR_9k[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneive_lcell_comb \REG_MUX0|SR_9k[2][13]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[2][13]~feeder_combout  = \REG_MUX0|SR_9k[1][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[1][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][13]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N9
dffeas \REG_MUX0|SR_9k[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N15
dffeas \REG_MUX0|SR_9k[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N21
dffeas \REG_MUX0|SR_9k[4][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \REG_MUX0|SR_9k[5][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[4][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N27
dffeas \REG_MUX0|SR_9k[6][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[5][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N17
dffeas \REG_MUX0|SR_9k[7][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[6][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \REG_MUX0|SR_9k[8][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[7][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \REG_MUX0|SR_9k[9][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[8][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \REG_MUX0|SR_9k[10][13]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[10][13]~feeder_combout  = \REG_MUX0|SR_9k[9][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[9][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][13]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N29
dffeas \REG_MUX0|SR_9k[10][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \REG_MUX0|SR_9k[11][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[10][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \REG_MUX0|SR_9k[12][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \REG_MUX0|SR_9k[13][13]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[13][13]~feeder_combout  = \REG_MUX0|SR_9k[12][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[12][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][13]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \REG_MUX0|SR_9k[13][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \REG_MUX0|SR_9k[14][13]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[14][13]~feeder_combout  = \REG_MUX0|SR_9k[13][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[13][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[14][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][13]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[14][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \REG_MUX0|SR_9k[14][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \REG_MUX0|Mux2~7 (
// Equation(s):
// \REG_MUX0|Mux2~7_combout  = (\CONTROL0|timer [1] & (\CONTROL0|timer [0])) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[13][13]~q ))) # (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[12][13]~q ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[12][13]~q ),
	.datad(\REG_MUX0|SR_9k[13][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux2~7 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \REG_MUX0|SR_9k[15][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \REG_MUX0|Mux2~8 (
// Equation(s):
// \REG_MUX0|Mux2~8_combout  = (\REG_MUX0|Mux2~7_combout  & (((\REG_MUX0|SR_9k[15][13]~q ) # (!\CONTROL0|timer [1])))) # (!\REG_MUX0|Mux2~7_combout  & (\REG_MUX0|SR_9k[14][13]~q  & ((\CONTROL0|timer [1]))))

	.dataa(\REG_MUX0|SR_9k[14][13]~q ),
	.datab(\REG_MUX0|Mux2~7_combout ),
	.datac(\REG_MUX0|SR_9k[15][13]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux2~8 .lut_mask = 16'hE2CC;
defparam \REG_MUX0|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneive_lcell_comb \REG_MUX0|Mux2~0 (
// Equation(s):
// \REG_MUX0|Mux2~0_combout  = (\CONTROL0|timer [1] & (\CONTROL0|timer [0])) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[5][13]~q ))) # (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[4][13]~q ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[4][13]~q ),
	.datad(\REG_MUX0|SR_9k[5][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux2~0 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
cycloneive_lcell_comb \REG_MUX0|Mux2~1 (
// Equation(s):
// \REG_MUX0|Mux2~1_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux2~0_combout  & (\REG_MUX0|SR_9k[7][13]~q )) # (!\REG_MUX0|Mux2~0_combout  & ((\REG_MUX0|SR_9k[6][13]~q ))))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|Mux2~0_combout ))))

	.dataa(\CONTROL0|timer [1]),
	.datab(\REG_MUX0|SR_9k[7][13]~q ),
	.datac(\REG_MUX0|SR_9k[6][13]~q ),
	.datad(\REG_MUX0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux2~1 .lut_mask = 16'hDDA0;
defparam \REG_MUX0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \REG_MUX0|Mux2~2 (
// Equation(s):
// \REG_MUX0|Mux2~2_combout  = (\CONTROL0|timer [1] & ((\CONTROL0|timer [0]) # ((\REG_MUX0|SR_9k[10][13]~q )))) # (!\CONTROL0|timer [1] & (!\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[8][13]~q )))

	.dataa(\CONTROL0|timer [1]),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[8][13]~q ),
	.datad(\REG_MUX0|SR_9k[10][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux2~2 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \REG_MUX0|Mux2~3 (
// Equation(s):
// \REG_MUX0|Mux2~3_combout  = (\REG_MUX0|Mux2~2_combout  & (((\REG_MUX0|SR_9k[11][13]~q )) # (!\CONTROL0|timer [0]))) # (!\REG_MUX0|Mux2~2_combout  & (\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[9][13]~q ))))

	.dataa(\REG_MUX0|Mux2~2_combout ),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[11][13]~q ),
	.datad(\REG_MUX0|SR_9k[9][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux2~3 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneive_lcell_comb \REG_MUX0|Mux2~4 (
// Equation(s):
// \REG_MUX0|Mux2~4_combout  = (\CONTROL0|timer [0] & (((\CONTROL0|timer [1])))) # (!\CONTROL0|timer [0] & ((\CONTROL0|timer [1] & (\REG_MUX0|SR_9k[2][13]~q )) # (!\CONTROL0|timer [1] & ((\REG_MUX0|SR_9k[0][13]~q )))))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|SR_9k[2][13]~q ),
	.datac(\REG_MUX0|SR_9k[0][13]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux2~4 .lut_mask = 16'hEE50;
defparam \REG_MUX0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneive_lcell_comb \REG_MUX0|Mux2~5 (
// Equation(s):
// \REG_MUX0|Mux2~5_combout  = (\REG_MUX0|Mux2~4_combout  & (((\REG_MUX0|SR_9k[3][13]~q )) # (!\CONTROL0|timer [0]))) # (!\REG_MUX0|Mux2~4_combout  & (\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[1][13]~q ))))

	.dataa(\REG_MUX0|Mux2~4_combout ),
	.datab(\CONTROL0|timer [0]),
	.datac(\REG_MUX0|SR_9k[3][13]~q ),
	.datad(\REG_MUX0|SR_9k[1][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux2~5 .lut_mask = 16'hE6A2;
defparam \REG_MUX0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \REG_MUX0|Mux2~6 (
// Equation(s):
// \REG_MUX0|Mux2~6_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux2~3_combout ) # ((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & (((!\CONTROL0|timer [2] & \REG_MUX0|Mux2~5_combout ))))

	.dataa(\CONTROL0|timer [3]),
	.datab(\REG_MUX0|Mux2~3_combout ),
	.datac(\CONTROL0|timer [2]),
	.datad(\REG_MUX0|Mux2~5_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux2~6 .lut_mask = 16'hADA8;
defparam \REG_MUX0|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \REG_MUX0|Mux2~9 (
// Equation(s):
// \REG_MUX0|Mux2~9_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux2~6_combout  & (\REG_MUX0|Mux2~8_combout )) # (!\REG_MUX0|Mux2~6_combout  & ((\REG_MUX0|Mux2~1_combout ))))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux2~6_combout ))))

	.dataa(\CONTROL0|timer [2]),
	.datab(\REG_MUX0|Mux2~8_combout ),
	.datac(\REG_MUX0|Mux2~1_combout ),
	.datad(\REG_MUX0|Mux2~6_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux2~9 .lut_mask = 16'hDDA0;
defparam \REG_MUX0|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \REG_MUX0|SR_9k[16][13]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[16][13]~feeder_combout  = \REG_MUX0|SR_9k[15][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[15][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[16][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][13]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[16][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \REG_MUX0|SR_9k[16][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[16][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][13] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \REG_MUX0|Mux2~10 (
// Equation(s):
// \REG_MUX0|Mux2~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][13]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux2~9_combout ))

	.dataa(\CONTROL0|timer [4]),
	.datab(gnd),
	.datac(\REG_MUX0|Mux2~9_combout ),
	.datad(\REG_MUX0|SR_9k[16][13]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux2~10 .lut_mask = 16'hFA50;
defparam \REG_MUX0|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \REG_MUX0|dout[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[13] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \din[14]~input (
	.i(din[14]),
	.ibar(gnd),
	.o(\din[14]~input_o ));
// synopsys translate_off
defparam \din[14]~input .bus_hold = "false";
defparam \din[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y6_N9
dffeas \REG_MUX0|SR_9k[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N27
dffeas \REG_MUX0|SR_9k[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \REG_MUX0|SR_9k[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[1][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \REG_MUX0|SR_9k[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N24
cycloneive_lcell_comb \REG_MUX0|SR_9k[4][14]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[4][14]~feeder_combout  = \REG_MUX0|SR_9k[3][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[3][14]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N25
dffeas \REG_MUX0|SR_9k[4][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N15
dffeas \REG_MUX0|SR_9k[5][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[4][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \REG_MUX0|SR_9k[6][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[5][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \REG_MUX0|SR_9k[7][14]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[7][14]~feeder_combout  = \REG_MUX0|SR_9k[6][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[6][14]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N19
dffeas \REG_MUX0|SR_9k[7][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \REG_MUX0|SR_9k[8][14]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[8][14]~feeder_combout  = \REG_MUX0|SR_9k[7][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[7][14]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[8][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[8][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \REG_MUX0|SR_9k[8][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \REG_MUX0|SR_9k[9][14]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[9][14]~feeder_combout  = \REG_MUX0|SR_9k[8][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[8][14]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[9][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[9][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N3
dffeas \REG_MUX0|SR_9k[9][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
cycloneive_lcell_comb \REG_MUX0|SR_9k[10][14]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[10][14]~feeder_combout  = \REG_MUX0|SR_9k[9][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[9][14]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N15
dffeas \REG_MUX0|SR_9k[10][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N11
dffeas \REG_MUX0|SR_9k[11][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[10][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N27
dffeas \REG_MUX0|SR_9k[12][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N21
dffeas \REG_MUX0|SR_9k[13][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[12][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N23
dffeas \REG_MUX0|SR_9k[14][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[13][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \REG_MUX0|Mux1~0 (
// Equation(s):
// \REG_MUX0|Mux1~0_combout  = (\CONTROL0|timer [2] & (\CONTROL0|timer [3])) # (!\CONTROL0|timer [2] & ((\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[10][14]~q ))) # (!\CONTROL0|timer [3] & (\REG_MUX0|SR_9k[2][14]~q ))))

	.dataa(\CONTROL0|timer [2]),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[2][14]~q ),
	.datad(\REG_MUX0|SR_9k[10][14]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux1~0 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneive_lcell_comb \REG_MUX0|Mux1~1 (
// Equation(s):
// \REG_MUX0|Mux1~1_combout  = (\REG_MUX0|Mux1~0_combout  & ((\REG_MUX0|SR_9k[14][14]~q ) # ((!\CONTROL0|timer [2])))) # (!\REG_MUX0|Mux1~0_combout  & (((\REG_MUX0|SR_9k[6][14]~q  & \CONTROL0|timer [2]))))

	.dataa(\REG_MUX0|SR_9k[14][14]~q ),
	.datab(\REG_MUX0|Mux1~0_combout ),
	.datac(\REG_MUX0|SR_9k[6][14]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux1~1 .lut_mask = 16'hB8CC;
defparam \REG_MUX0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \REG_MUX0|SR_9k[15][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneive_lcell_comb \REG_MUX0|Mux1~7 (
// Equation(s):
// \REG_MUX0|Mux1~7_combout  = (\CONTROL0|timer [2] & ((\CONTROL0|timer [3]) # ((\REG_MUX0|SR_9k[7][14]~q )))) # (!\CONTROL0|timer [2] & (!\CONTROL0|timer [3] & (\REG_MUX0|SR_9k[3][14]~q )))

	.dataa(\CONTROL0|timer [2]),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[3][14]~q ),
	.datad(\REG_MUX0|SR_9k[7][14]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux1~7 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \REG_MUX0|Mux1~8 (
// Equation(s):
// \REG_MUX0|Mux1~8_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux1~7_combout  & ((\REG_MUX0|SR_9k[15][14]~q ))) # (!\REG_MUX0|Mux1~7_combout  & (\REG_MUX0|SR_9k[11][14]~q )))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux1~7_combout ))))

	.dataa(\REG_MUX0|SR_9k[11][14]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[15][14]~q ),
	.datad(\REG_MUX0|Mux1~7_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux1~8 .lut_mask = 16'hF388;
defparam \REG_MUX0|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \REG_MUX0|Mux1~4 (
// Equation(s):
// \REG_MUX0|Mux1~4_combout  = (\CONTROL0|timer [2] & (\CONTROL0|timer [3])) # (!\CONTROL0|timer [2] & ((\CONTROL0|timer [3] & ((\REG_MUX0|SR_9k[8][14]~q ))) # (!\CONTROL0|timer [3] & (\REG_MUX0|SR_9k[0][14]~q ))))

	.dataa(\CONTROL0|timer [2]),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[0][14]~q ),
	.datad(\REG_MUX0|SR_9k[8][14]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux1~4 .lut_mask = 16'hDC98;
defparam \REG_MUX0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \REG_MUX0|Mux1~5 (
// Equation(s):
// \REG_MUX0|Mux1~5_combout  = (\CONTROL0|timer [2] & ((\REG_MUX0|Mux1~4_combout  & (\REG_MUX0|SR_9k[12][14]~q )) # (!\REG_MUX0|Mux1~4_combout  & ((\REG_MUX0|SR_9k[4][14]~q ))))) # (!\CONTROL0|timer [2] & (((\REG_MUX0|Mux1~4_combout ))))

	.dataa(\CONTROL0|timer [2]),
	.datab(\REG_MUX0|SR_9k[12][14]~q ),
	.datac(\REG_MUX0|SR_9k[4][14]~q ),
	.datad(\REG_MUX0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux1~5 .lut_mask = 16'hDDA0;
defparam \REG_MUX0|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneive_lcell_comb \REG_MUX0|Mux1~2 (
// Equation(s):
// \REG_MUX0|Mux1~2_combout  = (\CONTROL0|timer [3] & (((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & (\REG_MUX0|SR_9k[5][14]~q )) # (!\CONTROL0|timer [2] & ((\REG_MUX0|SR_9k[1][14]~q )))))

	.dataa(\REG_MUX0|SR_9k[5][14]~q ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|SR_9k[1][14]~q ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux1~2 .lut_mask = 16'hEE30;
defparam \REG_MUX0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \REG_MUX0|Mux1~3 (
// Equation(s):
// \REG_MUX0|Mux1~3_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux1~2_combout  & (\REG_MUX0|SR_9k[13][14]~q )) # (!\REG_MUX0|Mux1~2_combout  & ((\REG_MUX0|SR_9k[9][14]~q ))))) # (!\CONTROL0|timer [3] & (\REG_MUX0|Mux1~2_combout ))

	.dataa(\CONTROL0|timer [3]),
	.datab(\REG_MUX0|Mux1~2_combout ),
	.datac(\REG_MUX0|SR_9k[13][14]~q ),
	.datad(\REG_MUX0|SR_9k[9][14]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux1~3 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \REG_MUX0|Mux1~6 (
// Equation(s):
// \REG_MUX0|Mux1~6_combout  = (\CONTROL0|timer [0] & (((\CONTROL0|timer [1]) # (\REG_MUX0|Mux1~3_combout )))) # (!\CONTROL0|timer [0] & (\REG_MUX0|Mux1~5_combout  & (!\CONTROL0|timer [1])))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|Mux1~5_combout ),
	.datac(\CONTROL0|timer [1]),
	.datad(\REG_MUX0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux1~6 .lut_mask = 16'hAEA4;
defparam \REG_MUX0|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \REG_MUX0|Mux1~9 (
// Equation(s):
// \REG_MUX0|Mux1~9_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux1~6_combout  & ((\REG_MUX0|Mux1~8_combout ))) # (!\REG_MUX0|Mux1~6_combout  & (\REG_MUX0|Mux1~1_combout )))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|Mux1~6_combout ))))

	.dataa(\REG_MUX0|Mux1~1_combout ),
	.datab(\REG_MUX0|Mux1~8_combout ),
	.datac(\CONTROL0|timer [1]),
	.datad(\REG_MUX0|Mux1~6_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux1~9 .lut_mask = 16'hCFA0;
defparam \REG_MUX0|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \REG_MUX0|SR_9k[16][14]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[16][14]~feeder_combout  = \REG_MUX0|SR_9k[15][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[15][14]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[16][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[16][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \REG_MUX0|SR_9k[16][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][14] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \REG_MUX0|Mux1~10 (
// Equation(s):
// \REG_MUX0|Mux1~10_combout  = (\CONTROL0|timer [4] & ((\REG_MUX0|SR_9k[16][14]~q ))) # (!\CONTROL0|timer [4] & (\REG_MUX0|Mux1~9_combout ))

	.dataa(\REG_MUX0|Mux1~9_combout ),
	.datab(gnd),
	.datac(\CONTROL0|timer [4]),
	.datad(\REG_MUX0|SR_9k[16][14]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux1~10 .lut_mask = 16'hFA0A;
defparam \REG_MUX0|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \REG_MUX0|dout[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[14] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
cycloneive_io_ibuf \din[15]~input (
	.i(din[15]),
	.ibar(gnd),
	.o(\din[15]~input_o ));
// synopsys translate_off
defparam \din[15]~input .bus_hold = "false";
defparam \din[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y6_N23
dffeas \REG_MUX0|SR_9k[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[0][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N12
cycloneive_lcell_comb \REG_MUX0|SR_9k[1][15]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[1][15]~feeder_combout  = \REG_MUX0|SR_9k[0][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[0][15]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][15]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N13
dffeas \REG_MUX0|SR_9k[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[1][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \REG_MUX0|SR_9k[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[1][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[2][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N9
dffeas \REG_MUX0|SR_9k[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[2][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[3][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N17
dffeas \REG_MUX0|SR_9k[4][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[3][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[4][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N21
dffeas \REG_MUX0|SR_9k[5][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[4][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[5][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N30
cycloneive_lcell_comb \REG_MUX0|SR_9k[6][15]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[6][15]~feeder_combout  = \REG_MUX0|SR_9k[5][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[5][15]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][15]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N31
dffeas \REG_MUX0|SR_9k[6][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[6][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N27
dffeas \REG_MUX0|SR_9k[7][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[6][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[7][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N3
dffeas \REG_MUX0|SR_9k[8][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[7][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[8][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N22
cycloneive_lcell_comb \REG_MUX0|SR_9k[9][15]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[9][15]~feeder_combout  = \REG_MUX0|SR_9k[8][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[8][15]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[9][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][15]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[9][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N23
dffeas \REG_MUX0|SR_9k[9][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[9][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N29
dffeas \REG_MUX0|SR_9k[10][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[9][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[10][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N15
dffeas \REG_MUX0|SR_9k[11][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[10][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[11][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N17
dffeas \REG_MUX0|SR_9k[12][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[11][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[12][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N11
dffeas \REG_MUX0|SR_9k[13][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[12][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[13][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneive_lcell_comb \REG_MUX0|SR_9k[14][15]~feeder (
// Equation(s):
// \REG_MUX0|SR_9k[14][15]~feeder_combout  = \REG_MUX0|SR_9k[13][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MUX0|SR_9k[13][15]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|SR_9k[14][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][15]~feeder .lut_mask = 16'hFF00;
defparam \REG_MUX0|SR_9k[14][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N9
dffeas \REG_MUX0|SR_9k[14][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|SR_9k[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[14][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N7
dffeas \REG_MUX0|SR_9k[15][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[14][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[15][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N21
dffeas \REG_MUX0|SR_9k[16][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MUX0|SR_9k[15][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|SR_9k[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|SR_9k[16][15] .is_wysiwyg = "true";
defparam \REG_MUX0|SR_9k[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
cycloneive_lcell_comb \REG_MUX0|Mux0~7 (
// Equation(s):
// \REG_MUX0|Mux0~7_combout  = (\CONTROL0|timer [0] & (((\CONTROL0|timer [1])))) # (!\CONTROL0|timer [0] & ((\CONTROL0|timer [1] & (\REG_MUX0|SR_9k[14][15]~q )) # (!\CONTROL0|timer [1] & ((\REG_MUX0|SR_9k[12][15]~q )))))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|SR_9k[14][15]~q ),
	.datac(\REG_MUX0|SR_9k[12][15]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux0~7 .lut_mask = 16'hEE50;
defparam \REG_MUX0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
cycloneive_lcell_comb \REG_MUX0|Mux0~8 (
// Equation(s):
// \REG_MUX0|Mux0~8_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux0~7_combout  & (\REG_MUX0|SR_9k[15][15]~q )) # (!\REG_MUX0|Mux0~7_combout  & ((\REG_MUX0|SR_9k[13][15]~q ))))) # (!\CONTROL0|timer [0] & (\REG_MUX0|Mux0~7_combout ))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|Mux0~7_combout ),
	.datac(\REG_MUX0|SR_9k[15][15]~q ),
	.datad(\REG_MUX0|SR_9k[13][15]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux0~8 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
cycloneive_lcell_comb \REG_MUX0|Mux0~0 (
// Equation(s):
// \REG_MUX0|Mux0~0_combout  = (\CONTROL0|timer [1] & (((\CONTROL0|timer [0])))) # (!\CONTROL0|timer [1] & ((\CONTROL0|timer [0] & (\REG_MUX0|SR_9k[9][15]~q )) # (!\CONTROL0|timer [0] & ((\REG_MUX0|SR_9k[8][15]~q )))))

	.dataa(\REG_MUX0|SR_9k[9][15]~q ),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[8][15]~q ),
	.datad(\CONTROL0|timer [0]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux0~0 .lut_mask = 16'hEE30;
defparam \REG_MUX0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
cycloneive_lcell_comb \REG_MUX0|Mux0~1 (
// Equation(s):
// \REG_MUX0|Mux0~1_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|Mux0~0_combout  & (\REG_MUX0|SR_9k[11][15]~q )) # (!\REG_MUX0|Mux0~0_combout  & ((\REG_MUX0|SR_9k[10][15]~q ))))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|Mux0~0_combout ))))

	.dataa(\REG_MUX0|SR_9k[11][15]~q ),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[10][15]~q ),
	.datad(\REG_MUX0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux0~1 .lut_mask = 16'hBBC0;
defparam \REG_MUX0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N22
cycloneive_lcell_comb \REG_MUX0|Mux0~4 (
// Equation(s):
// \REG_MUX0|Mux0~4_combout  = (\CONTROL0|timer [0] & ((\CONTROL0|timer [1]) # ((\REG_MUX0|SR_9k[1][15]~q )))) # (!\CONTROL0|timer [0] & (!\CONTROL0|timer [1] & (\REG_MUX0|SR_9k[0][15]~q )))

	.dataa(\CONTROL0|timer [0]),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[0][15]~q ),
	.datad(\REG_MUX0|SR_9k[1][15]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux0~4 .lut_mask = 16'hBA98;
defparam \REG_MUX0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N8
cycloneive_lcell_comb \REG_MUX0|Mux0~5 (
// Equation(s):
// \REG_MUX0|Mux0~5_combout  = (\REG_MUX0|Mux0~4_combout  & (((\REG_MUX0|SR_9k[3][15]~q ) # (!\CONTROL0|timer [1])))) # (!\REG_MUX0|Mux0~4_combout  & (\REG_MUX0|SR_9k[2][15]~q  & ((\CONTROL0|timer [1]))))

	.dataa(\REG_MUX0|Mux0~4_combout ),
	.datab(\REG_MUX0|SR_9k[2][15]~q ),
	.datac(\REG_MUX0|SR_9k[3][15]~q ),
	.datad(\CONTROL0|timer [1]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux0~5 .lut_mask = 16'hE4AA;
defparam \REG_MUX0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
cycloneive_lcell_comb \REG_MUX0|Mux0~2 (
// Equation(s):
// \REG_MUX0|Mux0~2_combout  = (\CONTROL0|timer [1] & ((\REG_MUX0|SR_9k[6][15]~q ) # ((\CONTROL0|timer [0])))) # (!\CONTROL0|timer [1] & (((\REG_MUX0|SR_9k[4][15]~q  & !\CONTROL0|timer [0]))))

	.dataa(\REG_MUX0|SR_9k[6][15]~q ),
	.datab(\CONTROL0|timer [1]),
	.datac(\REG_MUX0|SR_9k[4][15]~q ),
	.datad(\CONTROL0|timer [0]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux0~2 .lut_mask = 16'hCCB8;
defparam \REG_MUX0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N26
cycloneive_lcell_comb \REG_MUX0|Mux0~3 (
// Equation(s):
// \REG_MUX0|Mux0~3_combout  = (\CONTROL0|timer [0] & ((\REG_MUX0|Mux0~2_combout  & (\REG_MUX0|SR_9k[7][15]~q )) # (!\REG_MUX0|Mux0~2_combout  & ((\REG_MUX0|SR_9k[5][15]~q ))))) # (!\CONTROL0|timer [0] & (\REG_MUX0|Mux0~2_combout ))

	.dataa(\CONTROL0|timer [0]),
	.datab(\REG_MUX0|Mux0~2_combout ),
	.datac(\REG_MUX0|SR_9k[7][15]~q ),
	.datad(\REG_MUX0|SR_9k[5][15]~q ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux0~3 .lut_mask = 16'hE6C4;
defparam \REG_MUX0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N18
cycloneive_lcell_comb \REG_MUX0|Mux0~6 (
// Equation(s):
// \REG_MUX0|Mux0~6_combout  = (\CONTROL0|timer [3] & (((\CONTROL0|timer [2])))) # (!\CONTROL0|timer [3] & ((\CONTROL0|timer [2] & ((\REG_MUX0|Mux0~3_combout ))) # (!\CONTROL0|timer [2] & (\REG_MUX0|Mux0~5_combout ))))

	.dataa(\REG_MUX0|Mux0~5_combout ),
	.datab(\CONTROL0|timer [3]),
	.datac(\REG_MUX0|Mux0~3_combout ),
	.datad(\CONTROL0|timer [2]),
	.cin(gnd),
	.combout(\REG_MUX0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux0~6 .lut_mask = 16'hFC22;
defparam \REG_MUX0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
cycloneive_lcell_comb \REG_MUX0|Mux0~9 (
// Equation(s):
// \REG_MUX0|Mux0~9_combout  = (\CONTROL0|timer [3] & ((\REG_MUX0|Mux0~6_combout  & (\REG_MUX0|Mux0~8_combout )) # (!\REG_MUX0|Mux0~6_combout  & ((\REG_MUX0|Mux0~1_combout ))))) # (!\CONTROL0|timer [3] & (((\REG_MUX0|Mux0~6_combout ))))

	.dataa(\REG_MUX0|Mux0~8_combout ),
	.datab(\REG_MUX0|Mux0~1_combout ),
	.datac(\CONTROL0|timer [3]),
	.datad(\REG_MUX0|Mux0~6_combout ),
	.cin(gnd),
	.combout(\REG_MUX0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux0~9 .lut_mask = 16'hAFC0;
defparam \REG_MUX0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
cycloneive_lcell_comb \REG_MUX0|Mux0~10 (
// Equation(s):
// \REG_MUX0|Mux0~10_combout  = (\CONTROL0|timer [4] & (\REG_MUX0|SR_9k[16][15]~q )) # (!\CONTROL0|timer [4] & ((\REG_MUX0|Mux0~9_combout )))

	.dataa(\REG_MUX0|SR_9k[16][15]~q ),
	.datab(\CONTROL0|timer [4]),
	.datac(\REG_MUX0|Mux0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_MUX0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MUX0|Mux0~10 .lut_mask = 16'hB8B8;
defparam \REG_MUX0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N27
dffeas \REG_MUX0|dout[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_MUX0|Mux0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MUX0|dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MUX0|dout[15] .is_wysiwyg = "true";
defparam \REG_MUX0|dout[15] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X22_Y12_N0
cycloneive_mac_mult \MULT_ACC0|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\ROM0|ROM_rtl_0|auto_generated|ram_block1a17 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a16 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a15 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a14 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a13 ,
\ROM0|ROM_rtl_0|auto_generated|ram_block1a12 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a11 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a10 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a9 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a8 ,
\ROM0|ROM_rtl_0|auto_generated|ram_block1a7 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a6 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a5 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a4 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a3 ,
\ROM0|ROM_rtl_0|auto_generated|ram_block1a2 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a1 ,\ROM0|ROM_rtl_0|auto_generated|ram_block1a0~portadataout }),
	.datab({\REG_MUX0|dout [15],\REG_MUX0|dout [14],\REG_MUX0|dout [13],\REG_MUX0|dout [12],\REG_MUX0|dout [11],\REG_MUX0|dout [10],\REG_MUX0|dout [9],\REG_MUX0|dout [8],\REG_MUX0|dout [7],\REG_MUX0|dout [6],\REG_MUX0|dout [5],\REG_MUX0|dout [4],\REG_MUX0|dout [3],\REG_MUX0|dout [2],\REG_MUX0|dout [1],\REG_MUX0|dout [0],gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\MULT_ACC0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \MULT_ACC0|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \MULT_ACC0|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \MULT_ACC0|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \MULT_ACC0|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \MULT_ACC0|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \MULT_ACC0|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X22_Y12_N2
cycloneive_mac_out \MULT_ACC0|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT30 ,
\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~dataout ,
\MULT_ACC0|Mult0|auto_generated|mac_mult1~1 ,\MULT_ACC0|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\MULT_ACC0|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \MULT_ACC0|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \MULT_ACC0|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \MULT_ACC0|Add0~0 (
// Equation(s):
// \MULT_ACC0|Add0~0_combout  = (\MULT_ACC0|acc_res [0] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~dataout  $ (VCC))) # (!\MULT_ACC0|acc_res [0] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~dataout  & VCC))
// \MULT_ACC0|Add0~1  = CARRY((\MULT_ACC0|acc_res [0] & \MULT_ACC0|Mult0|auto_generated|mac_out2~dataout ))

	.dataa(\MULT_ACC0|acc_res [0]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULT_ACC0|Add0~0_combout ),
	.cout(\MULT_ACC0|Add0~1 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~0 .lut_mask = 16'h6688;
defparam \MULT_ACC0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \CONTROL0|ce_Acc~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CONTROL0|ce_Acc~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CONTROL0|ce_Acc~clkctrl_outclk ));
// synopsys translate_off
defparam \CONTROL0|ce_Acc~clkctrl .clock_type = "global clock";
defparam \CONTROL0|ce_Acc~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \MULT_ACC0|dout[0] (
// Equation(s):
// \MULT_ACC0|dout [0] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~0_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [0])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~0_combout ),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [0]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [0]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[0] .lut_mask = 16'hCFC0;
defparam \MULT_ACC0|dout[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \MULT_ACC0|acc_res~16 (
// Equation(s):
// \MULT_ACC0|acc_res~16_combout  = (\MULT_ACC0|dout [0] & \CONTROL0|state.ini_filter~q )

	.dataa(\MULT_ACC0|dout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~16 .lut_mask = 16'hAA00;
defparam \MULT_ACC0|acc_res~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \MULT_ACC0|acc_res[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[0] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \MULT_ACC0|Add0~2 (
// Equation(s):
// \MULT_ACC0|Add0~2_combout  = (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\MULT_ACC0|acc_res [1] & (\MULT_ACC0|Add0~1  & VCC)) # (!\MULT_ACC0|acc_res [1] & (!\MULT_ACC0|Add0~1 )))) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// ((\MULT_ACC0|acc_res [1] & (!\MULT_ACC0|Add0~1 )) # (!\MULT_ACC0|acc_res [1] & ((\MULT_ACC0|Add0~1 ) # (GND)))))
// \MULT_ACC0|Add0~3  = CARRY((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\MULT_ACC0|acc_res [1] & !\MULT_ACC0|Add0~1 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT1  & ((!\MULT_ACC0|Add0~1 ) # (!\MULT_ACC0|acc_res [1]))))

	.dataa(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(\MULT_ACC0|acc_res [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~1 ),
	.combout(\MULT_ACC0|Add0~2_combout ),
	.cout(\MULT_ACC0|Add0~3 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~2 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \MULT_ACC0|dout[1] (
// Equation(s):
// \MULT_ACC0|dout [1] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~2_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [1])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~2_combout ),
	.datac(\MULT_ACC0|dout [1]),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [1]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[1] .lut_mask = 16'hCCF0;
defparam \MULT_ACC0|dout[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \MULT_ACC0|acc_res~15 (
// Equation(s):
// \MULT_ACC0|acc_res~15_combout  = (\MULT_ACC0|dout [1] & \CONTROL0|state.ini_filter~q )

	.dataa(\MULT_ACC0|dout [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~15 .lut_mask = 16'hAA00;
defparam \MULT_ACC0|acc_res~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \MULT_ACC0|acc_res[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[1] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \MULT_ACC0|Add0~4 (
// Equation(s):
// \MULT_ACC0|Add0~4_combout  = ((\MULT_ACC0|acc_res [2] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\MULT_ACC0|Add0~3 )))) # (GND)
// \MULT_ACC0|Add0~5  = CARRY((\MULT_ACC0|acc_res [2] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\MULT_ACC0|Add0~3 ))) # (!\MULT_ACC0|acc_res [2] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT2  & !\MULT_ACC0|Add0~3 )))

	.dataa(\MULT_ACC0|acc_res [2]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~3 ),
	.combout(\MULT_ACC0|Add0~4_combout ),
	.cout(\MULT_ACC0|Add0~5 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~4 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \MULT_ACC0|dout[2] (
// Equation(s):
// \MULT_ACC0|dout [2] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~4_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [2])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~4_combout ),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [2]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [2]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[2] .lut_mask = 16'hCFC0;
defparam \MULT_ACC0|dout[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \MULT_ACC0|acc_res~14 (
// Equation(s):
// \MULT_ACC0|acc_res~14_combout  = (\MULT_ACC0|dout [2] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [2]),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~14 .lut_mask = 16'hC0C0;
defparam \MULT_ACC0|acc_res~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \MULT_ACC0|acc_res[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[2] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \MULT_ACC0|Add0~6 (
// Equation(s):
// \MULT_ACC0|Add0~6_combout  = (\MULT_ACC0|acc_res [3] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT3  & (\MULT_ACC0|Add0~5  & VCC)) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\MULT_ACC0|Add0~5 )))) # (!\MULT_ACC0|acc_res [3] & 
// ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\MULT_ACC0|Add0~5 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\MULT_ACC0|Add0~5 ) # (GND)))))
// \MULT_ACC0|Add0~7  = CARRY((\MULT_ACC0|acc_res [3] & (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT3  & !\MULT_ACC0|Add0~5 )) # (!\MULT_ACC0|acc_res [3] & ((!\MULT_ACC0|Add0~5 ) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\MULT_ACC0|acc_res [3]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~5 ),
	.combout(\MULT_ACC0|Add0~6_combout ),
	.cout(\MULT_ACC0|Add0~7 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~6 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \MULT_ACC0|dout[3] (
// Equation(s):
// \MULT_ACC0|dout [3] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~6_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [3])))

	.dataa(\MULT_ACC0|Add0~6_combout ),
	.datab(gnd),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [3]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [3]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[3] .lut_mask = 16'hAFA0;
defparam \MULT_ACC0|dout[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \MULT_ACC0|acc_res~13 (
// Equation(s):
// \MULT_ACC0|acc_res~13_combout  = (\MULT_ACC0|dout [3] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [3]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~13 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \MULT_ACC0|acc_res[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[3] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \MULT_ACC0|Add0~8 (
// Equation(s):
// \MULT_ACC0|Add0~8_combout  = ((\MULT_ACC0|acc_res [4] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\MULT_ACC0|Add0~7 )))) # (GND)
// \MULT_ACC0|Add0~9  = CARRY((\MULT_ACC0|acc_res [4] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\MULT_ACC0|Add0~7 ))) # (!\MULT_ACC0|acc_res [4] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT4  & !\MULT_ACC0|Add0~7 )))

	.dataa(\MULT_ACC0|acc_res [4]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~7 ),
	.combout(\MULT_ACC0|Add0~8_combout ),
	.cout(\MULT_ACC0|Add0~9 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~8 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \MULT_ACC0|dout[4] (
// Equation(s):
// \MULT_ACC0|dout [4] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~8_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [4])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~8_combout ),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [4]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [4]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[4] .lut_mask = 16'hCFC0;
defparam \MULT_ACC0|dout[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \MULT_ACC0|acc_res~12 (
// Equation(s):
// \MULT_ACC0|acc_res~12_combout  = (\MULT_ACC0|dout [4] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [4]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~12 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \MULT_ACC0|acc_res[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[4] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \MULT_ACC0|Add0~10 (
// Equation(s):
// \MULT_ACC0|Add0~10_combout  = (\MULT_ACC0|acc_res [5] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT5  & (\MULT_ACC0|Add0~9  & VCC)) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\MULT_ACC0|Add0~9 )))) # (!\MULT_ACC0|acc_res [5] & 
// ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\MULT_ACC0|Add0~9 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\MULT_ACC0|Add0~9 ) # (GND)))))
// \MULT_ACC0|Add0~11  = CARRY((\MULT_ACC0|acc_res [5] & (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT5  & !\MULT_ACC0|Add0~9 )) # (!\MULT_ACC0|acc_res [5] & ((!\MULT_ACC0|Add0~9 ) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\MULT_ACC0|acc_res [5]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~9 ),
	.combout(\MULT_ACC0|Add0~10_combout ),
	.cout(\MULT_ACC0|Add0~11 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~10 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \MULT_ACC0|dout[5] (
// Equation(s):
// \MULT_ACC0|dout [5] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~10_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [5])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~10_combout ),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [5]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [5]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[5] .lut_mask = 16'hCFC0;
defparam \MULT_ACC0|dout[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \MULT_ACC0|acc_res~11 (
// Equation(s):
// \MULT_ACC0|acc_res~11_combout  = (\MULT_ACC0|dout [5] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [5]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~11 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \MULT_ACC0|acc_res[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[5] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \MULT_ACC0|Add0~12 (
// Equation(s):
// \MULT_ACC0|Add0~12_combout  = ((\MULT_ACC0|acc_res [6] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\MULT_ACC0|Add0~11 )))) # (GND)
// \MULT_ACC0|Add0~13  = CARRY((\MULT_ACC0|acc_res [6] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\MULT_ACC0|Add0~11 ))) # (!\MULT_ACC0|acc_res [6] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT6  & !\MULT_ACC0|Add0~11 )))

	.dataa(\MULT_ACC0|acc_res [6]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~11 ),
	.combout(\MULT_ACC0|Add0~12_combout ),
	.cout(\MULT_ACC0|Add0~13 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~12 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \MULT_ACC0|dout[6] (
// Equation(s):
// \MULT_ACC0|dout [6] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|Add0~12_combout ))) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|dout [6]))

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [6]),
	.datac(\MULT_ACC0|Add0~12_combout ),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [6]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[6] .lut_mask = 16'hF0CC;
defparam \MULT_ACC0|dout[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \MULT_ACC0|acc_res~10 (
// Equation(s):
// \MULT_ACC0|acc_res~10_combout  = (\MULT_ACC0|dout [6] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [6]),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~10 .lut_mask = 16'hC0C0;
defparam \MULT_ACC0|acc_res~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \MULT_ACC0|acc_res[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[6] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \MULT_ACC0|Add0~14 (
// Equation(s):
// \MULT_ACC0|Add0~14_combout  = (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\MULT_ACC0|acc_res [7] & (\MULT_ACC0|Add0~13  & VCC)) # (!\MULT_ACC0|acc_res [7] & (!\MULT_ACC0|Add0~13 )))) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT7  & 
// ((\MULT_ACC0|acc_res [7] & (!\MULT_ACC0|Add0~13 )) # (!\MULT_ACC0|acc_res [7] & ((\MULT_ACC0|Add0~13 ) # (GND)))))
// \MULT_ACC0|Add0~15  = CARRY((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\MULT_ACC0|acc_res [7] & !\MULT_ACC0|Add0~13 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\MULT_ACC0|Add0~13 ) # (!\MULT_ACC0|acc_res [7]))))

	.dataa(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\MULT_ACC0|acc_res [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~13 ),
	.combout(\MULT_ACC0|Add0~14_combout ),
	.cout(\MULT_ACC0|Add0~15 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~14 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \MULT_ACC0|dout[7] (
// Equation(s):
// \MULT_ACC0|dout [7] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|Add0~14_combout ))) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|dout [7]))

	.dataa(\MULT_ACC0|dout [7]),
	.datab(\MULT_ACC0|Add0~14_combout ),
	.datac(gnd),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [7]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[7] .lut_mask = 16'hCCAA;
defparam \MULT_ACC0|dout[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \MULT_ACC0|acc_res~9 (
// Equation(s):
// \MULT_ACC0|acc_res~9_combout  = (\MULT_ACC0|dout [7] & \CONTROL0|state.ini_filter~q )

	.dataa(\MULT_ACC0|dout [7]),
	.datab(gnd),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~9 .lut_mask = 16'hA0A0;
defparam \MULT_ACC0|acc_res~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \MULT_ACC0|acc_res[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[7] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \MULT_ACC0|Add0~16 (
// Equation(s):
// \MULT_ACC0|Add0~16_combout  = ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\MULT_ACC0|acc_res [8] $ (!\MULT_ACC0|Add0~15 )))) # (GND)
// \MULT_ACC0|Add0~17  = CARRY((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\MULT_ACC0|acc_res [8]) # (!\MULT_ACC0|Add0~15 ))) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT8  & (\MULT_ACC0|acc_res [8] & !\MULT_ACC0|Add0~15 )))

	.dataa(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\MULT_ACC0|acc_res [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~15 ),
	.combout(\MULT_ACC0|Add0~16_combout ),
	.cout(\MULT_ACC0|Add0~17 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~16 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N28
cycloneive_lcell_comb \MULT_ACC0|dout[8] (
// Equation(s):
// \MULT_ACC0|dout [8] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~16_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [8])))

	.dataa(\MULT_ACC0|Add0~16_combout ),
	.datab(gnd),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [8]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [8]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[8] .lut_mask = 16'hAFA0;
defparam \MULT_ACC0|dout[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N30
cycloneive_lcell_comb \MULT_ACC0|acc_res~8 (
// Equation(s):
// \MULT_ACC0|acc_res~8_combout  = (\MULT_ACC0|dout [8] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [8]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~8 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N31
dffeas \MULT_ACC0|acc_res[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[8] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \MULT_ACC0|Add0~18 (
// Equation(s):
// \MULT_ACC0|Add0~18_combout  = (\MULT_ACC0|acc_res [9] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT9  & (\MULT_ACC0|Add0~17  & VCC)) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\MULT_ACC0|Add0~17 )))) # (!\MULT_ACC0|acc_res [9] & 
// ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\MULT_ACC0|Add0~17 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\MULT_ACC0|Add0~17 ) # (GND)))))
// \MULT_ACC0|Add0~19  = CARRY((\MULT_ACC0|acc_res [9] & (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT9  & !\MULT_ACC0|Add0~17 )) # (!\MULT_ACC0|acc_res [9] & ((!\MULT_ACC0|Add0~17 ) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\MULT_ACC0|acc_res [9]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~17 ),
	.combout(\MULT_ACC0|Add0~18_combout ),
	.cout(\MULT_ACC0|Add0~19 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~18 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N2
cycloneive_lcell_comb \MULT_ACC0|dout[9] (
// Equation(s):
// \MULT_ACC0|dout [9] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~18_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [9])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~18_combout ),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [9]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [9]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[9] .lut_mask = 16'hCFC0;
defparam \MULT_ACC0|dout[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N20
cycloneive_lcell_comb \MULT_ACC0|acc_res~7 (
// Equation(s):
// \MULT_ACC0|acc_res~7_combout  = (\MULT_ACC0|dout [9] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [9]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~7 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N21
dffeas \MULT_ACC0|acc_res[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[9] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \MULT_ACC0|Add0~20 (
// Equation(s):
// \MULT_ACC0|Add0~20_combout  = ((\MULT_ACC0|acc_res [10] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\MULT_ACC0|Add0~19 )))) # (GND)
// \MULT_ACC0|Add0~21  = CARRY((\MULT_ACC0|acc_res [10] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\MULT_ACC0|Add0~19 ))) # (!\MULT_ACC0|acc_res [10] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT10  & !\MULT_ACC0|Add0~19 )))

	.dataa(\MULT_ACC0|acc_res [10]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~19 ),
	.combout(\MULT_ACC0|Add0~20_combout ),
	.cout(\MULT_ACC0|Add0~21 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~20 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N0
cycloneive_lcell_comb \MULT_ACC0|dout[10] (
// Equation(s):
// \MULT_ACC0|dout [10] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~20_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [10])))

	.dataa(\MULT_ACC0|Add0~20_combout ),
	.datab(gnd),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [10]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [10]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[10] .lut_mask = 16'hAFA0;
defparam \MULT_ACC0|dout[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N26
cycloneive_lcell_comb \MULT_ACC0|acc_res~6 (
// Equation(s):
// \MULT_ACC0|acc_res~6_combout  = (\MULT_ACC0|dout [10] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [10]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~6 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N27
dffeas \MULT_ACC0|acc_res[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[10] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \MULT_ACC0|Add0~22 (
// Equation(s):
// \MULT_ACC0|Add0~22_combout  = (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\MULT_ACC0|acc_res [11] & (\MULT_ACC0|Add0~21  & VCC)) # (!\MULT_ACC0|acc_res [11] & (!\MULT_ACC0|Add0~21 )))) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT11  & 
// ((\MULT_ACC0|acc_res [11] & (!\MULT_ACC0|Add0~21 )) # (!\MULT_ACC0|acc_res [11] & ((\MULT_ACC0|Add0~21 ) # (GND)))))
// \MULT_ACC0|Add0~23  = CARRY((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\MULT_ACC0|acc_res [11] & !\MULT_ACC0|Add0~21 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT11  & ((!\MULT_ACC0|Add0~21 ) # (!\MULT_ACC0|acc_res [11]))))

	.dataa(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\MULT_ACC0|acc_res [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~21 ),
	.combout(\MULT_ACC0|Add0~22_combout ),
	.cout(\MULT_ACC0|Add0~23 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~22 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N6
cycloneive_lcell_comb \MULT_ACC0|dout[11] (
// Equation(s):
// \MULT_ACC0|dout [11] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~22_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [11])))

	.dataa(\MULT_ACC0|Add0~22_combout ),
	.datab(gnd),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [11]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [11]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[11] .lut_mask = 16'hAFA0;
defparam \MULT_ACC0|dout[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N16
cycloneive_lcell_comb \MULT_ACC0|acc_res~5 (
// Equation(s):
// \MULT_ACC0|acc_res~5_combout  = (\MULT_ACC0|dout [11] & \CONTROL0|state.ini_filter~q )

	.dataa(\MULT_ACC0|dout [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~5 .lut_mask = 16'hAA00;
defparam \MULT_ACC0|acc_res~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N17
dffeas \MULT_ACC0|acc_res[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[11] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \MULT_ACC0|Add0~24 (
// Equation(s):
// \MULT_ACC0|Add0~24_combout  = ((\MULT_ACC0|acc_res [12] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\MULT_ACC0|Add0~23 )))) # (GND)
// \MULT_ACC0|Add0~25  = CARRY((\MULT_ACC0|acc_res [12] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\MULT_ACC0|Add0~23 ))) # (!\MULT_ACC0|acc_res [12] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT12  & !\MULT_ACC0|Add0~23 )))

	.dataa(\MULT_ACC0|acc_res [12]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~23 ),
	.combout(\MULT_ACC0|Add0~24_combout ),
	.cout(\MULT_ACC0|Add0~25 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~24 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N12
cycloneive_lcell_comb \MULT_ACC0|dout[12] (
// Equation(s):
// \MULT_ACC0|dout [12] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~24_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [12])))

	.dataa(\MULT_ACC0|Add0~24_combout ),
	.datab(gnd),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [12]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [12]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[12] .lut_mask = 16'hAFA0;
defparam \MULT_ACC0|dout[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N14
cycloneive_lcell_comb \MULT_ACC0|acc_res~4 (
// Equation(s):
// \MULT_ACC0|acc_res~4_combout  = (\MULT_ACC0|dout [12] & \CONTROL0|state.ini_filter~q )

	.dataa(\MULT_ACC0|dout [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~4 .lut_mask = 16'hAA00;
defparam \MULT_ACC0|acc_res~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N15
dffeas \MULT_ACC0|acc_res[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[12] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \MULT_ACC0|Add0~26 (
// Equation(s):
// \MULT_ACC0|Add0~26_combout  = (\MULT_ACC0|acc_res [13] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT13  & (\MULT_ACC0|Add0~25  & VCC)) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\MULT_ACC0|Add0~25 )))) # (!\MULT_ACC0|acc_res [13] & 
// ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\MULT_ACC0|Add0~25 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\MULT_ACC0|Add0~25 ) # (GND)))))
// \MULT_ACC0|Add0~27  = CARRY((\MULT_ACC0|acc_res [13] & (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT13  & !\MULT_ACC0|Add0~25 )) # (!\MULT_ACC0|acc_res [13] & ((!\MULT_ACC0|Add0~25 ) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\MULT_ACC0|acc_res [13]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~25 ),
	.combout(\MULT_ACC0|Add0~26_combout ),
	.cout(\MULT_ACC0|Add0~27 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~26 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N18
cycloneive_lcell_comb \MULT_ACC0|dout[13] (
// Equation(s):
// \MULT_ACC0|dout [13] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~26_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [13])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~26_combout ),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [13]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [13]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[13] .lut_mask = 16'hCFC0;
defparam \MULT_ACC0|dout[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N4
cycloneive_lcell_comb \MULT_ACC0|acc_res~3 (
// Equation(s):
// \MULT_ACC0|acc_res~3_combout  = (\MULT_ACC0|dout [13] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [13]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~3 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N5
dffeas \MULT_ACC0|acc_res[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[13] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \MULT_ACC0|Add0~28 (
// Equation(s):
// \MULT_ACC0|Add0~28_combout  = ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\MULT_ACC0|acc_res [14] $ (!\MULT_ACC0|Add0~27 )))) # (GND)
// \MULT_ACC0|Add0~29  = CARRY((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\MULT_ACC0|acc_res [14]) # (!\MULT_ACC0|Add0~27 ))) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT14  & (\MULT_ACC0|acc_res [14] & !\MULT_ACC0|Add0~27 )))

	.dataa(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\MULT_ACC0|acc_res [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~27 ),
	.combout(\MULT_ACC0|Add0~28_combout ),
	.cout(\MULT_ACC0|Add0~29 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~28 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N24
cycloneive_lcell_comb \MULT_ACC0|dout[14] (
// Equation(s):
// \MULT_ACC0|dout [14] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~28_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [14])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~28_combout ),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [14]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [14]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[14] .lut_mask = 16'hCFC0;
defparam \MULT_ACC0|dout[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N10
cycloneive_lcell_comb \MULT_ACC0|acc_res~2 (
// Equation(s):
// \MULT_ACC0|acc_res~2_combout  = (\MULT_ACC0|dout [14] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [14]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~2 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N11
dffeas \MULT_ACC0|acc_res[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[14] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \MULT_ACC0|Add0~30 (
// Equation(s):
// \MULT_ACC0|Add0~30_combout  = (\MULT_ACC0|acc_res [15] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT15  & (\MULT_ACC0|Add0~29  & VCC)) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\MULT_ACC0|Add0~29 )))) # (!\MULT_ACC0|acc_res [15] & 
// ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\MULT_ACC0|Add0~29 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\MULT_ACC0|Add0~29 ) # (GND)))))
// \MULT_ACC0|Add0~31  = CARRY((\MULT_ACC0|acc_res [15] & (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT15  & !\MULT_ACC0|Add0~29 )) # (!\MULT_ACC0|acc_res [15] & ((!\MULT_ACC0|Add0~29 ) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\MULT_ACC0|acc_res [15]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~29 ),
	.combout(\MULT_ACC0|Add0~30_combout ),
	.cout(\MULT_ACC0|Add0~31 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~30 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \MULT_ACC0|dout[15] (
// Equation(s):
// \MULT_ACC0|dout [15] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~30_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [15])))

	.dataa(\MULT_ACC0|Add0~30_combout ),
	.datab(gnd),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [15]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [15]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[15] .lut_mask = 16'hAFA0;
defparam \MULT_ACC0|dout[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \dout[0]~reg0feeder (
// Equation(s):
// \dout[0]~reg0feeder_combout  = \MULT_ACC0|dout [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT_ACC0|dout [15]),
	.cin(gnd),
	.combout(\dout[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N3
dffeas \dout[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[0]~reg0 .is_wysiwyg = "true";
defparam \dout[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \MULT_ACC0|acc_res~17 (
// Equation(s):
// \MULT_ACC0|acc_res~17_combout  = (\MULT_ACC0|dout [16] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [16]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~17 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \MULT_ACC0|acc_res[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[16] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \MULT_ACC0|Add0~32 (
// Equation(s):
// \MULT_ACC0|Add0~32_combout  = ((\MULT_ACC0|acc_res [16] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\MULT_ACC0|Add0~31 )))) # (GND)
// \MULT_ACC0|Add0~33  = CARRY((\MULT_ACC0|acc_res [16] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\MULT_ACC0|Add0~31 ))) # (!\MULT_ACC0|acc_res [16] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT16  & !\MULT_ACC0|Add0~31 )))

	.dataa(\MULT_ACC0|acc_res [16]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~31 ),
	.combout(\MULT_ACC0|Add0~32_combout ),
	.cout(\MULT_ACC0|Add0~33 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~32 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \MULT_ACC0|dout[16] (
// Equation(s):
// \MULT_ACC0|dout [16] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~32_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [16])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~32_combout ),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [16]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [16]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[16] .lut_mask = 16'hCFC0;
defparam \MULT_ACC0|dout[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \dout[1]~reg0feeder (
// Equation(s):
// \dout[1]~reg0feeder_combout  = \MULT_ACC0|dout [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT_ACC0|dout [16]),
	.cin(gnd),
	.combout(\dout[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \dout[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[1]~reg0 .is_wysiwyg = "true";
defparam \dout[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \MULT_ACC0|acc_res~18 (
// Equation(s):
// \MULT_ACC0|acc_res~18_combout  = (\MULT_ACC0|dout [17] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [17]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~18 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \MULT_ACC0|acc_res[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[17] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \MULT_ACC0|Add0~34 (
// Equation(s):
// \MULT_ACC0|Add0~34_combout  = (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\MULT_ACC0|acc_res [17] & (\MULT_ACC0|Add0~33  & VCC)) # (!\MULT_ACC0|acc_res [17] & (!\MULT_ACC0|Add0~33 )))) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT17  & 
// ((\MULT_ACC0|acc_res [17] & (!\MULT_ACC0|Add0~33 )) # (!\MULT_ACC0|acc_res [17] & ((\MULT_ACC0|Add0~33 ) # (GND)))))
// \MULT_ACC0|Add0~35  = CARRY((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\MULT_ACC0|acc_res [17] & !\MULT_ACC0|Add0~33 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\MULT_ACC0|Add0~33 ) # (!\MULT_ACC0|acc_res [17]))))

	.dataa(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\MULT_ACC0|acc_res [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~33 ),
	.combout(\MULT_ACC0|Add0~34_combout ),
	.cout(\MULT_ACC0|Add0~35 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~34 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \MULT_ACC0|dout[17] (
// Equation(s):
// \MULT_ACC0|dout [17] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~34_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [17])))

	.dataa(\MULT_ACC0|Add0~34_combout ),
	.datab(gnd),
	.datac(\MULT_ACC0|dout [17]),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [17]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[17] .lut_mask = 16'hAAF0;
defparam \MULT_ACC0|dout[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \dout[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT_ACC0|dout [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[2]~reg0 .is_wysiwyg = "true";
defparam \dout[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \MULT_ACC0|acc_res~19 (
// Equation(s):
// \MULT_ACC0|acc_res~19_combout  = (\MULT_ACC0|dout [18] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [18]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~19 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \MULT_ACC0|acc_res[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[18] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \MULT_ACC0|Add0~36 (
// Equation(s):
// \MULT_ACC0|Add0~36_combout  = ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\MULT_ACC0|acc_res [18] $ (!\MULT_ACC0|Add0~35 )))) # (GND)
// \MULT_ACC0|Add0~37  = CARRY((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\MULT_ACC0|acc_res [18]) # (!\MULT_ACC0|Add0~35 ))) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT18  & (\MULT_ACC0|acc_res [18] & !\MULT_ACC0|Add0~35 )))

	.dataa(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\MULT_ACC0|acc_res [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~35 ),
	.combout(\MULT_ACC0|Add0~36_combout ),
	.cout(\MULT_ACC0|Add0~37 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~36 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \MULT_ACC0|dout[18] (
// Equation(s):
// \MULT_ACC0|dout [18] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~36_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [18])))

	.dataa(\MULT_ACC0|Add0~36_combout ),
	.datab(gnd),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [18]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [18]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[18] .lut_mask = 16'hAFA0;
defparam \MULT_ACC0|dout[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \dout[3]~reg0feeder (
// Equation(s):
// \dout[3]~reg0feeder_combout  = \MULT_ACC0|dout [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT_ACC0|dout [18]),
	.cin(gnd),
	.combout(\dout[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N9
dffeas \dout[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[3]~reg0 .is_wysiwyg = "true";
defparam \dout[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \MULT_ACC0|acc_res~20 (
// Equation(s):
// \MULT_ACC0|acc_res~20_combout  = (\MULT_ACC0|dout [19] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [19]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~20 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \MULT_ACC0|acc_res[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[19] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \MULT_ACC0|Add0~38 (
// Equation(s):
// \MULT_ACC0|Add0~38_combout  = (\MULT_ACC0|acc_res [19] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT19  & (\MULT_ACC0|Add0~37  & VCC)) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\MULT_ACC0|Add0~37 )))) # (!\MULT_ACC0|acc_res [19] & 
// ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\MULT_ACC0|Add0~37 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\MULT_ACC0|Add0~37 ) # (GND)))))
// \MULT_ACC0|Add0~39  = CARRY((\MULT_ACC0|acc_res [19] & (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT19  & !\MULT_ACC0|Add0~37 )) # (!\MULT_ACC0|acc_res [19] & ((!\MULT_ACC0|Add0~37 ) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\MULT_ACC0|acc_res [19]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~37 ),
	.combout(\MULT_ACC0|Add0~38_combout ),
	.cout(\MULT_ACC0|Add0~39 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~38 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \MULT_ACC0|dout[19] (
// Equation(s):
// \MULT_ACC0|dout [19] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~38_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [19])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~38_combout ),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [19]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [19]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[19] .lut_mask = 16'hCFC0;
defparam \MULT_ACC0|dout[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \dout[4]~reg0feeder (
// Equation(s):
// \dout[4]~reg0feeder_combout  = \MULT_ACC0|dout [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT_ACC0|dout [19]),
	.cin(gnd),
	.combout(\dout[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \dout[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[4]~reg0 .is_wysiwyg = "true";
defparam \dout[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \MULT_ACC0|acc_res~21 (
// Equation(s):
// \MULT_ACC0|acc_res~21_combout  = (\MULT_ACC0|dout [20] & \CONTROL0|state.ini_filter~q )

	.dataa(\MULT_ACC0|dout [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~21_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~21 .lut_mask = 16'hAA00;
defparam \MULT_ACC0|acc_res~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \MULT_ACC0|acc_res[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[20] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \MULT_ACC0|Add0~40 (
// Equation(s):
// \MULT_ACC0|Add0~40_combout  = ((\MULT_ACC0|acc_res [20] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\MULT_ACC0|Add0~39 )))) # (GND)
// \MULT_ACC0|Add0~41  = CARRY((\MULT_ACC0|acc_res [20] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\MULT_ACC0|Add0~39 ))) # (!\MULT_ACC0|acc_res [20] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT20  & !\MULT_ACC0|Add0~39 )))

	.dataa(\MULT_ACC0|acc_res [20]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~39 ),
	.combout(\MULT_ACC0|Add0~40_combout ),
	.cout(\MULT_ACC0|Add0~41 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~40 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \MULT_ACC0|dout[20] (
// Equation(s):
// \MULT_ACC0|dout [20] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|Add0~40_combout ))) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|dout [20]))

	.dataa(\MULT_ACC0|dout [20]),
	.datab(gnd),
	.datac(\MULT_ACC0|Add0~40_combout ),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [20]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[20] .lut_mask = 16'hF0AA;
defparam \MULT_ACC0|dout[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \dout[5]~reg0feeder (
// Equation(s):
// \dout[5]~reg0feeder_combout  = \MULT_ACC0|dout [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT_ACC0|dout [20]),
	.cin(gnd),
	.combout(\dout[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \dout[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[5]~reg0 .is_wysiwyg = "true";
defparam \dout[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \MULT_ACC0|acc_res~22 (
// Equation(s):
// \MULT_ACC0|acc_res~22_combout  = (\MULT_ACC0|dout [21] & \CONTROL0|state.ini_filter~q )

	.dataa(\MULT_ACC0|dout [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~22_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~22 .lut_mask = 16'hAA00;
defparam \MULT_ACC0|acc_res~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \MULT_ACC0|acc_res[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[21] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \MULT_ACC0|Add0~42 (
// Equation(s):
// \MULT_ACC0|Add0~42_combout  = (\MULT_ACC0|acc_res [21] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT21  & (\MULT_ACC0|Add0~41  & VCC)) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\MULT_ACC0|Add0~41 )))) # (!\MULT_ACC0|acc_res [21] & 
// ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\MULT_ACC0|Add0~41 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\MULT_ACC0|Add0~41 ) # (GND)))))
// \MULT_ACC0|Add0~43  = CARRY((\MULT_ACC0|acc_res [21] & (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\MULT_ACC0|Add0~41 )) # (!\MULT_ACC0|acc_res [21] & ((!\MULT_ACC0|Add0~41 ) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\MULT_ACC0|acc_res [21]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~41 ),
	.combout(\MULT_ACC0|Add0~42_combout ),
	.cout(\MULT_ACC0|Add0~43 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~42 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \MULT_ACC0|dout[21] (
// Equation(s):
// \MULT_ACC0|dout [21] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~42_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [21])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~42_combout ),
	.datac(\MULT_ACC0|dout [21]),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [21]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[21] .lut_mask = 16'hCCF0;
defparam \MULT_ACC0|dout[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \dout[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT_ACC0|dout [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[6]~reg0 .is_wysiwyg = "true";
defparam \dout[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \MULT_ACC0|acc_res~23 (
// Equation(s):
// \MULT_ACC0|acc_res~23_combout  = (\MULT_ACC0|dout [22] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT_ACC0|dout [22]),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~23_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~23 .lut_mask = 16'hF000;
defparam \MULT_ACC0|acc_res~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \MULT_ACC0|acc_res[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[22] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \MULT_ACC0|Add0~44 (
// Equation(s):
// \MULT_ACC0|Add0~44_combout  = ((\MULT_ACC0|acc_res [22] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\MULT_ACC0|Add0~43 )))) # (GND)
// \MULT_ACC0|Add0~45  = CARRY((\MULT_ACC0|acc_res [22] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\MULT_ACC0|Add0~43 ))) # (!\MULT_ACC0|acc_res [22] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT22  & !\MULT_ACC0|Add0~43 )))

	.dataa(\MULT_ACC0|acc_res [22]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~43 ),
	.combout(\MULT_ACC0|Add0~44_combout ),
	.cout(\MULT_ACC0|Add0~45 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~44 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \MULT_ACC0|dout[22] (
// Equation(s):
// \MULT_ACC0|dout [22] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|Add0~44_combout ))) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|dout [22]))

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [22]),
	.datac(\MULT_ACC0|Add0~44_combout ),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [22]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[22] .lut_mask = 16'hF0CC;
defparam \MULT_ACC0|dout[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N1
dffeas \dout[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|dout [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[7]~reg0 .is_wysiwyg = "true";
defparam \dout[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \MULT_ACC0|acc_res~24 (
// Equation(s):
// \MULT_ACC0|acc_res~24_combout  = (\MULT_ACC0|dout [23] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [23]),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~24_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~24 .lut_mask = 16'hC0C0;
defparam \MULT_ACC0|acc_res~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \MULT_ACC0|acc_res[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[23] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \MULT_ACC0|Add0~46 (
// Equation(s):
// \MULT_ACC0|Add0~46_combout  = (\MULT_ACC0|acc_res [23] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT23  & (\MULT_ACC0|Add0~45  & VCC)) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\MULT_ACC0|Add0~45 )))) # (!\MULT_ACC0|acc_res [23] & 
// ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\MULT_ACC0|Add0~45 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\MULT_ACC0|Add0~45 ) # (GND)))))
// \MULT_ACC0|Add0~47  = CARRY((\MULT_ACC0|acc_res [23] & (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT23  & !\MULT_ACC0|Add0~45 )) # (!\MULT_ACC0|acc_res [23] & ((!\MULT_ACC0|Add0~45 ) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\MULT_ACC0|acc_res [23]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~45 ),
	.combout(\MULT_ACC0|Add0~46_combout ),
	.cout(\MULT_ACC0|Add0~47 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~46 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \MULT_ACC0|dout[23] (
// Equation(s):
// \MULT_ACC0|dout [23] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~46_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [23])))

	.dataa(\MULT_ACC0|Add0~46_combout ),
	.datab(gnd),
	.datac(\MULT_ACC0|dout [23]),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [23]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[23] .lut_mask = 16'hAAF0;
defparam \MULT_ACC0|dout[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \dout[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT_ACC0|dout [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[8]~reg0 .is_wysiwyg = "true";
defparam \dout[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \MULT_ACC0|acc_res~25 (
// Equation(s):
// \MULT_ACC0|acc_res~25_combout  = (\MULT_ACC0|dout [24] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [24]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~25_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~25 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \MULT_ACC0|acc_res[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[24] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \MULT_ACC0|Add0~48 (
// Equation(s):
// \MULT_ACC0|Add0~48_combout  = ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\MULT_ACC0|acc_res [24] $ (!\MULT_ACC0|Add0~47 )))) # (GND)
// \MULT_ACC0|Add0~49  = CARRY((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\MULT_ACC0|acc_res [24]) # (!\MULT_ACC0|Add0~47 ))) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT24  & (\MULT_ACC0|acc_res [24] & !\MULT_ACC0|Add0~47 )))

	.dataa(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\MULT_ACC0|acc_res [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~47 ),
	.combout(\MULT_ACC0|Add0~48_combout ),
	.cout(\MULT_ACC0|Add0~49 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~48 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \MULT_ACC0|dout[24] (
// Equation(s):
// \MULT_ACC0|dout [24] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|Add0~48_combout ))) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|dout [24]))

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [24]),
	.datac(\MULT_ACC0|Add0~48_combout ),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [24]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[24] .lut_mask = 16'hF0CC;
defparam \MULT_ACC0|dout[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \dout[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|dout [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[9]~reg0 .is_wysiwyg = "true";
defparam \dout[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \MULT_ACC0|acc_res~26 (
// Equation(s):
// \MULT_ACC0|acc_res~26_combout  = (\CONTROL0|state.ini_filter~q  & \MULT_ACC0|dout [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(\MULT_ACC0|dout [25]),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~26_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~26 .lut_mask = 16'hF000;
defparam \MULT_ACC0|acc_res~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \MULT_ACC0|acc_res[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[25] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \MULT_ACC0|Add0~50 (
// Equation(s):
// \MULT_ACC0|Add0~50_combout  = (\MULT_ACC0|acc_res [25] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT25  & (\MULT_ACC0|Add0~49  & VCC)) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\MULT_ACC0|Add0~49 )))) # (!\MULT_ACC0|acc_res [25] & 
// ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\MULT_ACC0|Add0~49 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\MULT_ACC0|Add0~49 ) # (GND)))))
// \MULT_ACC0|Add0~51  = CARRY((\MULT_ACC0|acc_res [25] & (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT25  & !\MULT_ACC0|Add0~49 )) # (!\MULT_ACC0|acc_res [25] & ((!\MULT_ACC0|Add0~49 ) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\MULT_ACC0|acc_res [25]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~49 ),
	.combout(\MULT_ACC0|Add0~50_combout ),
	.cout(\MULT_ACC0|Add0~51 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~50 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \MULT_ACC0|dout[25] (
// Equation(s):
// \MULT_ACC0|dout [25] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|Add0~50_combout ))) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|dout [25]))

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [25]),
	.datac(\MULT_ACC0|Add0~50_combout ),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [25]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[25] .lut_mask = 16'hF0CC;
defparam \MULT_ACC0|dout[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \dout[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|dout [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[10]~reg0 .is_wysiwyg = "true";
defparam \dout[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \MULT_ACC0|acc_res~27 (
// Equation(s):
// \MULT_ACC0|acc_res~27_combout  = (\MULT_ACC0|dout [26] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [26]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~27_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~27 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \MULT_ACC0|acc_res[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[26] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \MULT_ACC0|Add0~52 (
// Equation(s):
// \MULT_ACC0|Add0~52_combout  = ((\MULT_ACC0|acc_res [26] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\MULT_ACC0|Add0~51 )))) # (GND)
// \MULT_ACC0|Add0~53  = CARRY((\MULT_ACC0|acc_res [26] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\MULT_ACC0|Add0~51 ))) # (!\MULT_ACC0|acc_res [26] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT26  & !\MULT_ACC0|Add0~51 )))

	.dataa(\MULT_ACC0|acc_res [26]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~51 ),
	.combout(\MULT_ACC0|Add0~52_combout ),
	.cout(\MULT_ACC0|Add0~53 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~52 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \MULT_ACC0|dout[26] (
// Equation(s):
// \MULT_ACC0|dout [26] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~52_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [26])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~52_combout ),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [26]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [26]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[26] .lut_mask = 16'hCFC0;
defparam \MULT_ACC0|dout[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \dout[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|dout [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[11]~reg0 .is_wysiwyg = "true";
defparam \dout[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \MULT_ACC0|acc_res~28 (
// Equation(s):
// \MULT_ACC0|acc_res~28_combout  = (\MULT_ACC0|dout [27] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [27]),
	.datac(gnd),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~28_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~28 .lut_mask = 16'hCC00;
defparam \MULT_ACC0|acc_res~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \MULT_ACC0|acc_res[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[27] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \MULT_ACC0|Add0~54 (
// Equation(s):
// \MULT_ACC0|Add0~54_combout  = (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\MULT_ACC0|acc_res [27] & (\MULT_ACC0|Add0~53  & VCC)) # (!\MULT_ACC0|acc_res [27] & (!\MULT_ACC0|Add0~53 )))) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((\MULT_ACC0|acc_res [27] & (!\MULT_ACC0|Add0~53 )) # (!\MULT_ACC0|acc_res [27] & ((\MULT_ACC0|Add0~53 ) # (GND)))))
// \MULT_ACC0|Add0~55  = CARRY((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\MULT_ACC0|acc_res [27] & !\MULT_ACC0|Add0~53 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\MULT_ACC0|Add0~53 ) # (!\MULT_ACC0|acc_res [27]))))

	.dataa(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\MULT_ACC0|acc_res [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~53 ),
	.combout(\MULT_ACC0|Add0~54_combout ),
	.cout(\MULT_ACC0|Add0~55 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~54 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \MULT_ACC0|dout[27] (
// Equation(s):
// \MULT_ACC0|dout [27] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~54_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [27])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~54_combout ),
	.datac(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.datad(\MULT_ACC0|dout [27]),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [27]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[27] .lut_mask = 16'hCFC0;
defparam \MULT_ACC0|dout[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \dout[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|dout [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[12]~reg0 .is_wysiwyg = "true";
defparam \dout[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \MULT_ACC0|acc_res~29 (
// Equation(s):
// \MULT_ACC0|acc_res~29_combout  = (\MULT_ACC0|dout [28] & \CONTROL0|state.ini_filter~q )

	.dataa(\MULT_ACC0|dout [28]),
	.datab(gnd),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~29_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~29 .lut_mask = 16'hA0A0;
defparam \MULT_ACC0|acc_res~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \MULT_ACC0|acc_res[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[28] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \MULT_ACC0|Add0~56 (
// Equation(s):
// \MULT_ACC0|Add0~56_combout  = ((\MULT_ACC0|acc_res [28] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\MULT_ACC0|Add0~55 )))) # (GND)
// \MULT_ACC0|Add0~57  = CARRY((\MULT_ACC0|acc_res [28] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\MULT_ACC0|Add0~55 ))) # (!\MULT_ACC0|acc_res [28] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT28  & !\MULT_ACC0|Add0~55 )))

	.dataa(\MULT_ACC0|acc_res [28]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~55 ),
	.combout(\MULT_ACC0|Add0~56_combout ),
	.cout(\MULT_ACC0|Add0~57 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~56 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \MULT_ACC0|dout[28] (
// Equation(s):
// \MULT_ACC0|dout [28] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~56_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [28])))

	.dataa(\MULT_ACC0|Add0~56_combout ),
	.datab(gnd),
	.datac(\MULT_ACC0|dout [28]),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [28]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[28] .lut_mask = 16'hAAF0;
defparam \MULT_ACC0|dout[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \dout[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|dout [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[13]~reg0 .is_wysiwyg = "true";
defparam \dout[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \MULT_ACC0|acc_res~30 (
// Equation(s):
// \MULT_ACC0|acc_res~30_combout  = (\MULT_ACC0|dout [29] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [29]),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~30_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~30 .lut_mask = 16'hC0C0;
defparam \MULT_ACC0|acc_res~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \MULT_ACC0|acc_res[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[29] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \MULT_ACC0|Add0~58 (
// Equation(s):
// \MULT_ACC0|Add0~58_combout  = (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\MULT_ACC0|acc_res [29] & (\MULT_ACC0|Add0~57  & VCC)) # (!\MULT_ACC0|acc_res [29] & (!\MULT_ACC0|Add0~57 )))) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((\MULT_ACC0|acc_res [29] & (!\MULT_ACC0|Add0~57 )) # (!\MULT_ACC0|acc_res [29] & ((\MULT_ACC0|Add0~57 ) # (GND)))))
// \MULT_ACC0|Add0~59  = CARRY((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\MULT_ACC0|acc_res [29] & !\MULT_ACC0|Add0~57 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\MULT_ACC0|Add0~57 ) # (!\MULT_ACC0|acc_res [29]))))

	.dataa(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\MULT_ACC0|acc_res [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~57 ),
	.combout(\MULT_ACC0|Add0~58_combout ),
	.cout(\MULT_ACC0|Add0~59 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~58 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \MULT_ACC0|dout[29] (
// Equation(s):
// \MULT_ACC0|dout [29] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~58_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [29])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~58_combout ),
	.datac(\MULT_ACC0|dout [29]),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [29]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[29] .lut_mask = 16'hCCF0;
defparam \MULT_ACC0|dout[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \dout[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|dout [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[14]~reg0 .is_wysiwyg = "true";
defparam \dout[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \MULT_ACC0|acc_res~31 (
// Equation(s):
// \MULT_ACC0|acc_res~31_combout  = (\CONTROL0|state.ini_filter~q  & \MULT_ACC0|dout [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(\MULT_ACC0|dout [30]),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~31_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~31 .lut_mask = 16'hF000;
defparam \MULT_ACC0|acc_res~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \MULT_ACC0|acc_res[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[30] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \MULT_ACC0|Add0~60 (
// Equation(s):
// \MULT_ACC0|Add0~60_combout  = ((\MULT_ACC0|acc_res [30] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\MULT_ACC0|Add0~59 )))) # (GND)
// \MULT_ACC0|Add0~61  = CARRY((\MULT_ACC0|acc_res [30] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\MULT_ACC0|Add0~59 ))) # (!\MULT_ACC0|acc_res [30] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT30  & !\MULT_ACC0|Add0~59 )))

	.dataa(\MULT_ACC0|acc_res [30]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~59 ),
	.combout(\MULT_ACC0|Add0~60_combout ),
	.cout(\MULT_ACC0|Add0~61 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~60 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \MULT_ACC0|dout[30] (
// Equation(s):
// \MULT_ACC0|dout [30] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|Add0~60_combout ))) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|dout [30]))

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [30]),
	.datac(\MULT_ACC0|Add0~60_combout ),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [30]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[30] .lut_mask = 16'hF0CC;
defparam \MULT_ACC0|dout[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \dout[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|dout [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[15]~reg0 .is_wysiwyg = "true";
defparam \dout[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \MULT_ACC0|acc_res~32 (
// Equation(s):
// \MULT_ACC0|acc_res~32_combout  = (\CONTROL0|state.ini_filter~q  & \MULT_ACC0|dout [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(\MULT_ACC0|dout [31]),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~32_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~32 .lut_mask = 16'hF000;
defparam \MULT_ACC0|acc_res~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \MULT_ACC0|acc_res[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[31] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \MULT_ACC0|Add0~62 (
// Equation(s):
// \MULT_ACC0|Add0~62_combout  = (\MULT_ACC0|acc_res [31] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT31  & (\MULT_ACC0|Add0~61  & VCC)) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\MULT_ACC0|Add0~61 )))) # (!\MULT_ACC0|acc_res [31] & 
// ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\MULT_ACC0|Add0~61 )) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\MULT_ACC0|Add0~61 ) # (GND)))))
// \MULT_ACC0|Add0~63  = CARRY((\MULT_ACC0|acc_res [31] & (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT31  & !\MULT_ACC0|Add0~61 )) # (!\MULT_ACC0|acc_res [31] & ((!\MULT_ACC0|Add0~61 ) # (!\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\MULT_ACC0|acc_res [31]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~61 ),
	.combout(\MULT_ACC0|Add0~62_combout ),
	.cout(\MULT_ACC0|Add0~63 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~62 .lut_mask = 16'h9617;
defparam \MULT_ACC0|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \MULT_ACC0|dout[31] (
// Equation(s):
// \MULT_ACC0|dout [31] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|Add0~62_combout ))) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|dout [31]))

	.dataa(gnd),
	.datab(\MULT_ACC0|dout [31]),
	.datac(\MULT_ACC0|Add0~62_combout ),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [31]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[31] .lut_mask = 16'hF0CC;
defparam \MULT_ACC0|dout[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \dout[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|dout [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[16]~reg0 .is_wysiwyg = "true";
defparam \dout[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \MULT_ACC0|acc_res~33 (
// Equation(s):
// \MULT_ACC0|acc_res~33_combout  = (\MULT_ACC0|dout [32] & \CONTROL0|state.ini_filter~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT_ACC0|dout [32]),
	.datad(\CONTROL0|state.ini_filter~q ),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~33_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~33 .lut_mask = 16'hF000;
defparam \MULT_ACC0|acc_res~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \MULT_ACC0|acc_res[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [32]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[32] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \MULT_ACC0|Add0~64 (
// Equation(s):
// \MULT_ACC0|Add0~64_combout  = ((\MULT_ACC0|acc_res [32] $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT32  $ (!\MULT_ACC0|Add0~63 )))) # (GND)
// \MULT_ACC0|Add0~65  = CARRY((\MULT_ACC0|acc_res [32] & ((\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT32 ) # (!\MULT_ACC0|Add0~63 ))) # (!\MULT_ACC0|acc_res [32] & (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT32  & !\MULT_ACC0|Add0~63 )))

	.dataa(\MULT_ACC0|acc_res [32]),
	.datab(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT_ACC0|Add0~63 ),
	.combout(\MULT_ACC0|Add0~64_combout ),
	.cout(\MULT_ACC0|Add0~65 ));
// synopsys translate_off
defparam \MULT_ACC0|Add0~64 .lut_mask = 16'h698E;
defparam \MULT_ACC0|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \MULT_ACC0|dout[32] (
// Equation(s):
// \MULT_ACC0|dout [32] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~64_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [32])))

	.dataa(gnd),
	.datab(\MULT_ACC0|Add0~64_combout ),
	.datac(\MULT_ACC0|dout [32]),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [32]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[32] .lut_mask = 16'hCCF0;
defparam \MULT_ACC0|dout[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \dout[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|dout [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[17]~reg0 .is_wysiwyg = "true";
defparam \dout[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \MULT_ACC0|acc_res~34 (
// Equation(s):
// \MULT_ACC0|acc_res~34_combout  = (\MULT_ACC0|dout [33] & \CONTROL0|state.ini_filter~q )

	.dataa(\MULT_ACC0|dout [33]),
	.datab(gnd),
	.datac(\CONTROL0|state.ini_filter~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT_ACC0|acc_res~34_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|acc_res~34 .lut_mask = 16'hA0A0;
defparam \MULT_ACC0|acc_res~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \MULT_ACC0|acc_res[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|acc_res~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_ACC0|acc_res[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT_ACC0|acc_res [33]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT_ACC0|acc_res[33] .is_wysiwyg = "true";
defparam \MULT_ACC0|acc_res[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \MULT_ACC0|Add0~66 (
// Equation(s):
// \MULT_ACC0|Add0~66_combout  = \MULT_ACC0|acc_res [33] $ (\MULT_ACC0|Add0~65  $ (\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT33 ))

	.dataa(\MULT_ACC0|acc_res [33]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT_ACC0|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.cin(\MULT_ACC0|Add0~65 ),
	.combout(\MULT_ACC0|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|Add0~66 .lut_mask = 16'hA55A;
defparam \MULT_ACC0|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \MULT_ACC0|dout[33] (
// Equation(s):
// \MULT_ACC0|dout [33] = (GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & (\MULT_ACC0|Add0~66_combout )) # (!GLOBAL(\CONTROL0|ce_Acc~clkctrl_outclk ) & ((\MULT_ACC0|dout [33])))

	.dataa(\MULT_ACC0|Add0~66_combout ),
	.datab(gnd),
	.datac(\MULT_ACC0|dout [33]),
	.datad(\CONTROL0|ce_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MULT_ACC0|dout [33]),
	.cout());
// synopsys translate_off
defparam \MULT_ACC0|dout[33] .lut_mask = 16'hAAF0;
defparam \MULT_ACC0|dout[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \dout[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MULT_ACC0|dout [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROL0|ce_Reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[18]~reg0 .is_wysiwyg = "true";
defparam \dout[18]~reg0 .power_up = "low";
// synopsys translate_on

assign val_out = \val_out~output_o ;

assign dout[0] = \dout[0]~output_o ;

assign dout[1] = \dout[1]~output_o ;

assign dout[2] = \dout[2]~output_o ;

assign dout[3] = \dout[3]~output_o ;

assign dout[4] = \dout[4]~output_o ;

assign dout[5] = \dout[5]~output_o ;

assign dout[6] = \dout[6]~output_o ;

assign dout[7] = \dout[7]~output_o ;

assign dout[8] = \dout[8]~output_o ;

assign dout[9] = \dout[9]~output_o ;

assign dout[10] = \dout[10]~output_o ;

assign dout[11] = \dout[11]~output_o ;

assign dout[12] = \dout[12]~output_o ;

assign dout[13] = \dout[13]~output_o ;

assign dout[14] = \dout[14]~output_o ;

assign dout[15] = \dout[15]~output_o ;

assign dout[16] = \dout[16]~output_o ;

assign dout[17] = \dout[17]~output_o ;

assign dout[18] = \dout[18]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
