# Black_Jack_Verilog

Project created in verilog to mimic a casiino blacjack game - player vs CPU.

VGA device and FPGA required for user interface and graphics
