// Generated by CIRCT 42e53322a
module bsg_lru_pseudo_tree_decode_ways_p8(	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:2:3
  input  [2:0] way_id_i,	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:2:52
  output [6:0] data_o,	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:2:72
               mask_o	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:2:89
);

  wire _way_id_i_2;	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:25:11
  wire _way_id_i_0;	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:13:10
  wire _way_id_i_1;	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:8:10
  wire _GEN = ~(way_id_i[2]) & ~_way_id_i_1;	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10
  assign _way_id_i_1 = way_id_i[1];	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:8:10
  wire _GEN_0 = _way_id_i_2 & ~_way_id_i_1;	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:5:10, :8:10, :10:10, :25:11
  assign _way_id_i_0 = way_id_i[0];	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:13:10
  wire _GEN_1 = ~(way_id_i[2]) & _way_id_i_1;	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:4:10, :6:10, :8:10, :15:11
  wire _GEN_2 = _way_id_i_2 & _way_id_i_1;	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:8:10, :20:11, :25:11
  assign _way_id_i_2 = way_id_i[2];	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:25:11
  assign data_o =
    {_GEN_2 & ~_way_id_i_0,
     _GEN_0 & ~_way_id_i_0,
     _GEN_1 & ~_way_id_i_0,
     _GEN & ~_way_id_i_0,
     _GEN_0,
     _GEN,
     ~(way_id_i[2])};	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:4:10, :6:10, :7:10, :10:10, :11:10, :12:10, :13:10, :15:11, :17:11, :19:11, :20:11, :22:11, :24:11, :28:5
  assign mask_o = {_GEN_2, _GEN_0, _GEN_1, _GEN, way_id_i[2], ~(way_id_i[2]), 1'h1};	// /tmp/tmp.6HCUEz0YZs/12588_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_lru_pseudo_tree_decode_ways_p8.cleaned.mlir:3:13, :4:10, :6:10, :7:10, :10:10, :15:11, :20:11, :27:11, :28:5
endmodule

