

================================================================
== Vitis HLS Report for 'D_drain_IO_L3_out_serialize_x0'
================================================================
* Date:           Sun Sep 18 03:44:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.144 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6145|     6145|  20.481 us|  20.481 us|  6145|  6145|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L3_out_serialize_x0_loop_1   |     6144|     6144|         6|          -|          -|  1024|        no|
        | + D_drain_IO_L3_out_serialize_x0_loop_2  |        4|        4|         1|          -|          -|     4|        no|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       61|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       56|     -|
|Register             |        -|      -|      157|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      157|      117|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_102_p2     |         +|   0|  0|  10|           3|           1|
    |i_V_1_fu_90_p2          |         +|   0|  0|  18|          11|           1|
    |ap_block_state3         |       and|   0|  0|   2|           1|           1|
    |icmp_ln12251_fu_118_p2  |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln878_1_fu_108_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln878_fu_96_p2     |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  61|          32|          21|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                           |  20|          4|    1|          4|
    |ap_done                                             |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L3_out_serialize_x04_blk_n  |   9|          2|    1|          2|
    |i_V_reg_67                                          |   9|          2|   11|         22|
    |p_V_reg_79                                          |   9|          2|    3|          6|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  56|         12|   17|         36|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+-----+----+-----+-----------+
    |       Name      |  FF | LUT| Bits| Const Bits|
    +-----------------+-----+----+-----+-----------+
    |ap_CS_fsm        |    3|   0|    3|          0|
    |ap_done_reg      |    1|   0|    1|          0|
    |i_V_1_reg_144    |   11|   0|   11|          0|
    |i_V_reg_67       |   11|   0|   11|          0|
    |p_Repl2_s_fu_44  |  128|   0|  128|          0|
    |p_V_reg_79       |    3|   0|    3|          0|
    +-----------------+-----+----+-----+-----------+
    |Total            |  157|   0|  157|          0|
    +-----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                       RTL Ports                      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                                |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_rst                                                |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_start                                              |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_done                                               |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_continue                                           |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_idle                                               |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_ready                                              |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|D_address0                                            |  out|   12|   ap_memory|                                             D|         array|
|D_ce0                                                 |  out|    1|   ap_memory|                                             D|         array|
|D_we0                                                 |  out|    1|   ap_memory|                                             D|         array|
|D_d0                                                  |  out|  128|   ap_memory|                                             D|         array|
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%br_ln12243 = br void" [./dut.cpp:12243]   --->   Operation 6 'br' 'br_ln12243' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void, i11 %i_V_1, void"   --->   Operation 7 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.73ns)   --->   "%i_V_1 = add i11 %i_V, i11 1"   --->   Operation 8 'add' 'i_V_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 9 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln12243 = br i1 %icmp_ln878, void %.split7, void" [./dut.cpp:12243]   --->   Operation 11 'br' 'br_ln12243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln12247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1077" [./dut.cpp:12247]   --->   Operation 12 'specloopname' 'specloopname_ln12247' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln12249 = br void" [./dut.cpp:12249]   --->   Operation 13 'br' 'br_ln12249' <Predicate = (!icmp_ln878)> <Delay = 0.38>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln12256 = ret" [./dut.cpp:12256]   --->   Operation 14 'ret' 'ret_ln12256' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_V = phi i3 0, void %.split7, i3 %add_ln691, void %.split5"   --->   Operation 15 'phi' 'p_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %p_V, i3 1"   --->   Operation 16 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.49ns)   --->   "%icmp_ln878_1 = icmp_eq  i3 %p_V, i3 4"   --->   Operation 17 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln12249 = br i1 %icmp_ln878_1, void %.split, void" [./dut.cpp:12249]   --->   Operation 19 'br' 'br_ln12249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1076" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.21ns)   --->   "%mem_data_split_V_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'mem_data_split_V_3' <Predicate = (!icmp_ln878_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln12251 = trunc i3 %p_V" [./dut.cpp:12251]   --->   Operation 22 'trunc' 'trunc_ln12251' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.34ns)   --->   "%icmp_ln12251 = icmp_eq  i2 %trunc_ln12251, i2 0" [./dut.cpp:12251]   --->   Operation 23 'icmp' 'icmp_ln12251' <Predicate = (!icmp_ln878_1)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln12251 = br i1 %icmp_ln12251, void %.split5, void %.split..split5_crit_edge" [./dut.cpp:12251]   --->   Operation 24 'br' 'br_ln12251' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln12251 = store i128 %mem_data_split_V_3, i128 %p_Repl2_s" [./dut.cpp:12251]   --->   Operation 25 'store' 'store_ln12251' <Predicate = (!icmp_ln878_1 & icmp_ln12251)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln12251 = br void %.split5" [./dut.cpp:12251]   --->   Operation 26 'br' 'br_ln12251' <Predicate = (!icmp_ln878_1 & icmp_ln12251)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i128 %p_Repl2_s" [./dut.cpp:12254]   --->   Operation 28 'load' 'p_Repl2_load' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %i_V"   --->   Operation 29 'zext' 'zext_ln534' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i128 %D, i64 0, i64 %zext_ln534" [./dut.cpp:12254]   --->   Operation 30 'getelementptr' 'D_addr' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.64ns)   --->   "%store_ln12254 = store i128 %p_Repl2_load, i12 %D_addr" [./dut.cpp:12254]   --->   Operation 31 'store' 'store_ln12254' <Predicate = (icmp_ln878_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (icmp_ln878_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L3_out_serialize_x04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Repl2_s             (alloca           ) [ 0011]
specinterface_ln0     (specinterface    ) [ 0000]
br_ln12243            (br               ) [ 0111]
i_V                   (phi              ) [ 0011]
i_V_1                 (add              ) [ 0111]
icmp_ln878            (icmp             ) [ 0011]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
br_ln12243            (br               ) [ 0000]
specloopname_ln12247  (specloopname     ) [ 0000]
br_ln12249            (br               ) [ 0011]
ret_ln12256           (ret              ) [ 0000]
p_V                   (phi              ) [ 0001]
add_ln691             (add              ) [ 0011]
icmp_ln878_1          (icmp             ) [ 0011]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
br_ln12249            (br               ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
mem_data_split_V_3    (read             ) [ 0000]
trunc_ln12251         (trunc            ) [ 0000]
icmp_ln12251          (icmp             ) [ 0011]
br_ln12251            (br               ) [ 0000]
store_ln12251         (store            ) [ 0000]
br_ln12251            (br               ) [ 0000]
br_ln0                (br               ) [ 0011]
p_Repl2_load          (load             ) [ 0000]
zext_ln534            (zext             ) [ 0000]
D_addr                (getelementptr    ) [ 0000]
store_ln12254         (store            ) [ 0000]
br_ln0                (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L3_out_serialize_x04">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L3_out_serialize_x04"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="D">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_708"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1340"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1077"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1076"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_Repl2_s_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mem_data_split_V_3_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="128" slack="0"/>
<pin id="50" dir="0" index="1" bw="128" slack="0"/>
<pin id="51" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_data_split_V_3/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="D_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="128" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="11" slack="0"/>
<pin id="58" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln12254_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="12" slack="0"/>
<pin id="63" dir="0" index="1" bw="128" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12254/3 "/>
</bind>
</comp>

<comp id="67" class="1005" name="i_V_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="11" slack="1"/>
<pin id="69" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_V_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="11" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="79" class="1005" name="p_V_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="1"/>
<pin id="81" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_V (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="p_V_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_V/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_V_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln878_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln691_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln878_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="3" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_1/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln12251_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12251/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln12251_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12251/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln12251_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="128" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="2"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12251/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_Repl2_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="128" slack="2"/>
<pin id="131" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_load/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln534_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="1"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="p_Repl2_s_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="2"/>
<pin id="140" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_V_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="add_ln691_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="42" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="71" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="71" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="71" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="83" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="83" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="83" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="48" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="136"><net_src comp="67" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="141"><net_src comp="44" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="147"><net_src comp="90" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="155"><net_src comp="102" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="83" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: D | {3 }
 - Input state : 
	Port: D_drain_IO_L3_out_serialize_x0 : fifo_D_drain_D_drain_IO_L3_out_serialize_x04 | {3 }
	Port: D_drain_IO_L3_out_serialize_x0 : D | {}
  - Chain level:
	State 1
	State 2
		i_V_1 : 1
		icmp_ln878 : 1
		br_ln12243 : 2
	State 3
		add_ln691 : 1
		icmp_ln878_1 : 1
		br_ln12249 : 2
		trunc_ln12251 : 1
		icmp_ln12251 : 2
		br_ln12251 : 3
		D_addr : 1
		store_ln12254 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |          i_V_1_fu_90          |    0    |    18   |
|          |        add_ln691_fu_102       |    0    |    10   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln878_fu_96       |    0    |    11   |
|   icmp   |      icmp_ln878_1_fu_108      |    0    |    8    |
|          |      icmp_ln12251_fu_118      |    0    |    8    |
|----------|-------------------------------|---------|---------|
|   read   | mem_data_split_V_3_read_fu_48 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |      trunc_ln12251_fu_114     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln534_fu_133       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    55   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|add_ln691_reg_152|    3   |
|  i_V_1_reg_144  |   11   |
|    i_V_reg_67   |   11   |
|p_Repl2_s_reg_138|   128  |
|    p_V_reg_79   |    3   |
+-----------------+--------+
|      Total      |   156  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| i_V_reg_67 |  p0  |   2  |  11  |   22   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   22   ||  0.387  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   156  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   156  |   64   |
+-----------+--------+--------+--------+
