<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="1" showResetDomains="0">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="63" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project/Tsinghua,Project" />
 <window width="1482" height="902" x="643" y="57" />
 <generation block_symbol_file="0" simulation="VERILOG" />
</preferences>
