INFO: [VRFC 10-163] Analyzing VHDL file "C:/4_bit_Add_Sub/Final Project/Final Project.srcs/sources_1/imports/4_bit_Add_Sub/Add_Sub_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/4_bit_Add_Sub/Final Project/Final Project.srcs/sim_1/imports/Sim/TB_Add_Sub_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub_unit
