Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition --output-directory=C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup --report-file=bsf:C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup\nios_setup.bsf --system-info=DEVICE_FAMILY="MAX 10" --system-info=DEVICE=10M08DAF484C8GES --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup.qsys --remove-qsys-generate-warning
Progress: Loading QuartusPrimeWebEdition/nios_setup.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_io [altera_avalon_pio 14.1]
Progress: Parameterizing module led_io
Progress: Adding modular_adc_0 [altera_modular_adc 14.1]
Progress: Parameterizing module modular_adc_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 14.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding one_sec_timer [altera_avalon_timer 14.1]
Progress: Parameterizing module one_sec_timer
Progress: Adding sw_io [altera_avalon_pio 14.1]
Progress: Parameterizing module sw_io
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_setup.sw_io: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition --output-directory=C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup\nios_setup.html --report-file=sopcinfo:C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup.sopcinfo --report-file=cmp:C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup\nios_setup.cmp --report-file=qip:C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup\synthesis\nios_setup.qip --report-file=svd:C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup\synthesis\nios_setup.svd --report-file=regmap:C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup\synthesis\nios_setup.regmap --report-file=xml:C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup\nios_setup.xml --report-file=debuginfo:C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup\synthesis\nios_setup.debuginfo --system-info=DEVICE_FAMILY="MAX 10" --system-info=DEVICE=10M08DAF484C8GES --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:\Users\Ivans\Documents\BesterElektroingenieurbeiSiemens\FPGA-Training\QuartusPrimeWebEdition\nios_setup.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading QuartusPrimeWebEdition/nios_setup.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_io [altera_avalon_pio 14.1]
Progress: Parameterizing module led_io
Progress: Adding modular_adc_0 [altera_modular_adc 14.1]
Progress: Parameterizing module modular_adc_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 14.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding one_sec_timer [altera_avalon_timer 14.1]
Progress: Parameterizing module one_sec_timer
Progress: Adding sw_io [altera_avalon_pio 14.1]
Progress: Parameterizing module sw_io
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_setup.sw_io: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_setup: Generating nios_setup "nios_setup" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'nios_setup_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/quartusprimewebedition/quartus/bin64/perl/bin/perl.exe -I C:/quartusprimewebedition/quartus/bin64/perl/lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin/europa -I C:/quartusprimewebedition/quartus/sopc_builder/bin/perl_lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin -I C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_jtag_uart_0 --dir=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0140_jtag_uart_0_gen/ --quartus_dir=C:/quartusprimewebedition/quartus --verilog --config=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0140_jtag_uart_0_gen//nios_setup_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_setup_jtag_uart_0'
Info: jtag_uart_0: "nios_setup" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: led_io: Starting RTL generation for module 'nios_setup_led_io'
Info: led_io:   Generation command is [exec C:/quartusprimewebedition/quartus/bin64/perl/bin/perl.exe -I C:/quartusprimewebedition/quartus/bin64/perl/lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin/europa -I C:/quartusprimewebedition/quartus/sopc_builder/bin/perl_lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin -I C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_led_io --dir=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0141_led_io_gen/ --quartus_dir=C:/quartusprimewebedition/quartus --verilog --config=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0141_led_io_gen//nios_setup_led_io_component_configuration.pl  --do_build_sim=0  ]
Info: led_io: Done RTL generation for module 'nios_setup_led_io'
Info: led_io: "nios_setup" instantiated altera_avalon_pio "led_io"
Info: modular_adc_0: "nios_setup" instantiated altera_modular_adc "modular_adc_0"
Info: nios2_gen2_0: "nios_setup" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_setup_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/quartusprimewebedition/quartus/bin64/perl/bin/perl.exe -I C:/quartusprimewebedition/quartus/bin64/perl/lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin/europa -I C:/quartusprimewebedition/quartus/sopc_builder/bin/perl_lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin -I C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_onchip_memory2_0 --dir=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0142_onchip_memory2_0_gen/ --quartus_dir=C:/quartusprimewebedition/quartus --verilog --config=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0142_onchip_memory2_0_gen//nios_setup_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_setup_onchip_memory2_0'
Info: onchip_memory2_0: "nios_setup" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: one_sec_timer: Starting RTL generation for module 'nios_setup_one_sec_timer'
Info: one_sec_timer:   Generation command is [exec C:/QuartusPrimeWebEdition/quartus/bin64//perl/bin/perl.exe -I C:/QuartusPrimeWebEdition/quartus/bin64//perl/lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin/europa -I C:/quartusprimewebedition/quartus/sopc_builder/bin/perl_lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin -I C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_setup_one_sec_timer --dir=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0143_one_sec_timer_gen/ --quartus_dir=C:/quartusprimewebedition/quartus --verilog --config=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0143_one_sec_timer_gen//nios_setup_one_sec_timer_component_configuration.pl  --do_build_sim=0  ]
Info: one_sec_timer: Done RTL generation for module 'nios_setup_one_sec_timer'
Info: one_sec_timer: "nios_setup" instantiated altera_avalon_timer "one_sec_timer"
Info: sw_io: Starting RTL generation for module 'nios_setup_sw_io'
Info: sw_io:   Generation command is [exec C:/quartusprimewebedition/quartus/bin64/perl/bin/perl.exe -I C:/quartusprimewebedition/quartus/bin64/perl/lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin/europa -I C:/quartusprimewebedition/quartus/sopc_builder/bin/perl_lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin -I C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartusprimewebedition/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_sw_io --dir=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0144_sw_io_gen/ --quartus_dir=C:/quartusprimewebedition/quartus --verilog --config=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0144_sw_io_gen//nios_setup_sw_io_component_configuration.pl  --do_build_sim=0  ]
Info: sw_io: Done RTL generation for module 'nios_setup_sw_io'
Info: sw_io: "nios_setup" instantiated altera_avalon_pio "sw_io"
Info: mm_interconnect_0: "nios_setup" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_setup" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_setup" instantiated altera_reset_controller "rst_controller"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: sequencer_internal: "modular_adc_0" instantiated altera_modular_adc_sequencer "sequencer_internal"
Info: sample_store_internal: "modular_adc_0" instantiated altera_modular_adc_sample_store "sample_store_internal"
Info: cpu: Starting RTL generation for module 'nios_setup_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/quartusprimewebedition/quartus/bin64/eperlcmd.exe -I C:/quartusprimewebedition/quartus/bin64/perl/lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin/europa -I C:/quartusprimewebedition/quartus/sopc_builder/bin/perl_lib -I C:/quartusprimewebedition/quartus/sopc_builder/bin -I C:/quartusprimewebedition/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/quartusprimewebedition/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/quartusprimewebedition/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/quartusprimewebedition/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/quartusprimewebedition/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_setup_nios2_gen2_0_cpu --dir=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0150_cpu_gen/ --quartus_bindir=C:/quartusprimewebedition/quartus/bin64 --verilog --config=C:/Users/Ivans/AppData/Local/Temp/alt8667_837988088300501549.dir/0150_cpu_gen//nios_setup_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.02.09 21:09:22 (*) Starting Nios II generation
Info: cpu: # 2021.02.09 21:09:22 (*)   Checking for plaintext license.
Info: cpu: # 2021.02.09 21:09:23 (*)   Couldn't query license setup in Quartus directory C:/quartusprimewebedition/quartus/bin64
Info: cpu: # 2021.02.09 21:09:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.02.09 21:09:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.02.09 21:09:23 (*)   Plaintext license not found.
Info: cpu: # 2021.02.09 21:09:23 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.02.09 21:09:23 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.02.09 21:09:23 (*)   Creating all objects for CPU
Info: cpu: # 2021.02.09 21:09:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.02.09 21:09:25 (*)   Creating plain-text RTL
Info: cpu: # 2021.02.09 21:09:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_setup_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios_setup: Done "nios_setup" with 31 modules, 53 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
