<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/sams70/instance/instance_tc3.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_21556195f4a4c397f44356c338631820.xhtml">sams70</a></li><li class="navelem"><a class="el" href="dir_ee539aaf5a746dce4af541bdfbd954b4.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_tc3.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="sams70_2instance_2instance__tc3_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="sams70_2instance_2instance__tc3_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:afbb66f735b6156496b8dd20fd94e8a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#afbb66f735b6156496b8dd20fd94e8a17">REG_TC3_CCR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054000U)</td></tr>
<tr class="memdesc:afbb66f735b6156496b8dd20fd94e8a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Channel Control Register (channel = 0)  <a href="#afbb66f735b6156496b8dd20fd94e8a17">More...</a><br /></td></tr>
<tr class="separator:afbb66f735b6156496b8dd20fd94e8a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb77582fd5e1189391f60dca98602a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#acb77582fd5e1189391f60dca98602a80">REG_TC3_CMR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054004U)</td></tr>
<tr class="memdesc:acb77582fd5e1189391f60dca98602a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Channel Mode Register (channel = 0)  <a href="#acb77582fd5e1189391f60dca98602a80">More...</a><br /></td></tr>
<tr class="separator:acb77582fd5e1189391f60dca98602a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84eb8343da9d812c1a3ad32413b39e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a84eb8343da9d812c1a3ad32413b39e27">REG_TC3_SMMR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054008U)</td></tr>
<tr class="memdesc:a84eb8343da9d812c1a3ad32413b39e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Stepper Motor Mode Register (channel = 0)  <a href="#a84eb8343da9d812c1a3ad32413b39e27">More...</a><br /></td></tr>
<tr class="separator:a84eb8343da9d812c1a3ad32413b39e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6355ff94c7016128b0081279e83126a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#ac6355ff94c7016128b0081279e83126a">REG_TC3_RAB0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005400CU)</td></tr>
<tr class="memdesc:ac6355ff94c7016128b0081279e83126a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register AB (channel = 0)  <a href="#ac6355ff94c7016128b0081279e83126a">More...</a><br /></td></tr>
<tr class="separator:ac6355ff94c7016128b0081279e83126a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a673d45f75ec33e94e3d73d9e1abbf4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a673d45f75ec33e94e3d73d9e1abbf4c2">REG_TC3_CV0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40054010U)</td></tr>
<tr class="memdesc:a673d45f75ec33e94e3d73d9e1abbf4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Counter Value (channel = 0)  <a href="#a673d45f75ec33e94e3d73d9e1abbf4c2">More...</a><br /></td></tr>
<tr class="separator:a673d45f75ec33e94e3d73d9e1abbf4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303bef4af8277be91e06dbc08975e6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a303bef4af8277be91e06dbc08975e6bb">REG_TC3_RA0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054014U)</td></tr>
<tr class="memdesc:a303bef4af8277be91e06dbc08975e6bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register A (channel = 0)  <a href="#a303bef4af8277be91e06dbc08975e6bb">More...</a><br /></td></tr>
<tr class="separator:a303bef4af8277be91e06dbc08975e6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac215a2a54b7bfe0adc8480f8866f0a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#ac215a2a54b7bfe0adc8480f8866f0a99">REG_TC3_RB0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054018U)</td></tr>
<tr class="memdesc:ac215a2a54b7bfe0adc8480f8866f0a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register B (channel = 0)  <a href="#ac215a2a54b7bfe0adc8480f8866f0a99">More...</a><br /></td></tr>
<tr class="separator:ac215a2a54b7bfe0adc8480f8866f0a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e05b0d10a4878009265a5310cd00281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a6e05b0d10a4878009265a5310cd00281">REG_TC3_RC0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005401CU)</td></tr>
<tr class="memdesc:a6e05b0d10a4878009265a5310cd00281"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register C (channel = 0)  <a href="#a6e05b0d10a4878009265a5310cd00281">More...</a><br /></td></tr>
<tr class="separator:a6e05b0d10a4878009265a5310cd00281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1f5736293c1640f185d0df714a2062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#acb1f5736293c1640f185d0df714a2062">REG_TC3_SR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40054020U)</td></tr>
<tr class="memdesc:acb1f5736293c1640f185d0df714a2062"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Status Register (channel = 0)  <a href="#acb1f5736293c1640f185d0df714a2062">More...</a><br /></td></tr>
<tr class="separator:acb1f5736293c1640f185d0df714a2062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3dfeb099195c112cf22137c23314fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#ad3dfeb099195c112cf22137c23314fd7">REG_TC3_IER0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054024U)</td></tr>
<tr class="memdesc:ad3dfeb099195c112cf22137c23314fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Interrupt Enable Register (channel = 0)  <a href="#ad3dfeb099195c112cf22137c23314fd7">More...</a><br /></td></tr>
<tr class="separator:ad3dfeb099195c112cf22137c23314fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928a3a773ed940d0312898ca0df2da30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a928a3a773ed940d0312898ca0df2da30">REG_TC3_IDR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054028U)</td></tr>
<tr class="memdesc:a928a3a773ed940d0312898ca0df2da30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Interrupt Disable Register (channel = 0)  <a href="#a928a3a773ed940d0312898ca0df2da30">More...</a><br /></td></tr>
<tr class="separator:a928a3a773ed940d0312898ca0df2da30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a41464df6e382ec4a90eb7b26630aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a0a41464df6e382ec4a90eb7b26630aa6">REG_TC3_IMR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005402CU)</td></tr>
<tr class="memdesc:a0a41464df6e382ec4a90eb7b26630aa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Interrupt Mask Register (channel = 0)  <a href="#a0a41464df6e382ec4a90eb7b26630aa6">More...</a><br /></td></tr>
<tr class="separator:a0a41464df6e382ec4a90eb7b26630aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc40a3f5d5527308627f462fc42c608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#abbc40a3f5d5527308627f462fc42c608">REG_TC3_EMR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054030U)</td></tr>
<tr class="memdesc:abbc40a3f5d5527308627f462fc42c608"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Extended Mode Register (channel = 0)  <a href="#abbc40a3f5d5527308627f462fc42c608">More...</a><br /></td></tr>
<tr class="separator:abbc40a3f5d5527308627f462fc42c608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf5a2e3a63e07974aafa9a2e756e00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#aebf5a2e3a63e07974aafa9a2e756e00d">REG_TC3_CCR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054040U)</td></tr>
<tr class="memdesc:aebf5a2e3a63e07974aafa9a2e756e00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Channel Control Register (channel = 1)  <a href="#aebf5a2e3a63e07974aafa9a2e756e00d">More...</a><br /></td></tr>
<tr class="separator:aebf5a2e3a63e07974aafa9a2e756e00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac131e4573c44e29d334c2899ce2ed4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#ac131e4573c44e29d334c2899ce2ed4e0">REG_TC3_CMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054044U)</td></tr>
<tr class="memdesc:ac131e4573c44e29d334c2899ce2ed4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Channel Mode Register (channel = 1)  <a href="#ac131e4573c44e29d334c2899ce2ed4e0">More...</a><br /></td></tr>
<tr class="separator:ac131e4573c44e29d334c2899ce2ed4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3efa9242f19db4408e745971fa5416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a4d3efa9242f19db4408e745971fa5416">REG_TC3_SMMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054048U)</td></tr>
<tr class="memdesc:a4d3efa9242f19db4408e745971fa5416"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Stepper Motor Mode Register (channel = 1)  <a href="#a4d3efa9242f19db4408e745971fa5416">More...</a><br /></td></tr>
<tr class="separator:a4d3efa9242f19db4408e745971fa5416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b658848dfa9c4eb7126cfac5207b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a38b658848dfa9c4eb7126cfac5207b35">REG_TC3_RAB1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005404CU)</td></tr>
<tr class="memdesc:a38b658848dfa9c4eb7126cfac5207b35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register AB (channel = 1)  <a href="#a38b658848dfa9c4eb7126cfac5207b35">More...</a><br /></td></tr>
<tr class="separator:a38b658848dfa9c4eb7126cfac5207b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286688bfc7dbaac4a4cda6b007e208d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a286688bfc7dbaac4a4cda6b007e208d2">REG_TC3_CV1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40054050U)</td></tr>
<tr class="memdesc:a286688bfc7dbaac4a4cda6b007e208d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Counter Value (channel = 1)  <a href="#a286688bfc7dbaac4a4cda6b007e208d2">More...</a><br /></td></tr>
<tr class="separator:a286688bfc7dbaac4a4cda6b007e208d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f1c4c42f22b7db27e051fe15513626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a85f1c4c42f22b7db27e051fe15513626">REG_TC3_RA1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054054U)</td></tr>
<tr class="memdesc:a85f1c4c42f22b7db27e051fe15513626"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register A (channel = 1)  <a href="#a85f1c4c42f22b7db27e051fe15513626">More...</a><br /></td></tr>
<tr class="separator:a85f1c4c42f22b7db27e051fe15513626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abe8a851c759189372e938cc7c5497f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a5abe8a851c759189372e938cc7c5497f">REG_TC3_RB1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054058U)</td></tr>
<tr class="memdesc:a5abe8a851c759189372e938cc7c5497f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register B (channel = 1)  <a href="#a5abe8a851c759189372e938cc7c5497f">More...</a><br /></td></tr>
<tr class="separator:a5abe8a851c759189372e938cc7c5497f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32bfbc76d28abc58d60e14f9c098e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#ae32bfbc76d28abc58d60e14f9c098e0d">REG_TC3_RC1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005405CU)</td></tr>
<tr class="memdesc:ae32bfbc76d28abc58d60e14f9c098e0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register C (channel = 1)  <a href="#ae32bfbc76d28abc58d60e14f9c098e0d">More...</a><br /></td></tr>
<tr class="separator:ae32bfbc76d28abc58d60e14f9c098e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ce74453498e945f8651170e4ff6ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a40ce74453498e945f8651170e4ff6ba2">REG_TC3_SR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40054060U)</td></tr>
<tr class="memdesc:a40ce74453498e945f8651170e4ff6ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Status Register (channel = 1)  <a href="#a40ce74453498e945f8651170e4ff6ba2">More...</a><br /></td></tr>
<tr class="separator:a40ce74453498e945f8651170e4ff6ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b842f70812a1039642f191ef346faf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a2b842f70812a1039642f191ef346faf8">REG_TC3_IER1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054064U)</td></tr>
<tr class="memdesc:a2b842f70812a1039642f191ef346faf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Interrupt Enable Register (channel = 1)  <a href="#a2b842f70812a1039642f191ef346faf8">More...</a><br /></td></tr>
<tr class="separator:a2b842f70812a1039642f191ef346faf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb9c77d7d363ea68bd9c11870cbfc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a6bb9c77d7d363ea68bd9c11870cbfc9d">REG_TC3_IDR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054068U)</td></tr>
<tr class="memdesc:a6bb9c77d7d363ea68bd9c11870cbfc9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Interrupt Disable Register (channel = 1)  <a href="#a6bb9c77d7d363ea68bd9c11870cbfc9d">More...</a><br /></td></tr>
<tr class="separator:a6bb9c77d7d363ea68bd9c11870cbfc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e4a0692ec5d8152ceabf849e3c5774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a76e4a0692ec5d8152ceabf849e3c5774">REG_TC3_IMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005406CU)</td></tr>
<tr class="memdesc:a76e4a0692ec5d8152ceabf849e3c5774"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Interrupt Mask Register (channel = 1)  <a href="#a76e4a0692ec5d8152ceabf849e3c5774">More...</a><br /></td></tr>
<tr class="separator:a76e4a0692ec5d8152ceabf849e3c5774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39cfeb99813a481b80be723149df81a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a39cfeb99813a481b80be723149df81a9">REG_TC3_EMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054070U)</td></tr>
<tr class="memdesc:a39cfeb99813a481b80be723149df81a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Extended Mode Register (channel = 1)  <a href="#a39cfeb99813a481b80be723149df81a9">More...</a><br /></td></tr>
<tr class="separator:a39cfeb99813a481b80be723149df81a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c746e8c2f417a70be2a7094129b2083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a0c746e8c2f417a70be2a7094129b2083">REG_TC3_CCR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054080U)</td></tr>
<tr class="memdesc:a0c746e8c2f417a70be2a7094129b2083"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Channel Control Register (channel = 2)  <a href="#a0c746e8c2f417a70be2a7094129b2083">More...</a><br /></td></tr>
<tr class="separator:a0c746e8c2f417a70be2a7094129b2083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace3965297e3a63d7e2dcd044d2115a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#aace3965297e3a63d7e2dcd044d2115a1">REG_TC3_CMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054084U)</td></tr>
<tr class="memdesc:aace3965297e3a63d7e2dcd044d2115a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Channel Mode Register (channel = 2)  <a href="#aace3965297e3a63d7e2dcd044d2115a1">More...</a><br /></td></tr>
<tr class="separator:aace3965297e3a63d7e2dcd044d2115a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b85f61e527b825251cd16f2f42d3fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a3b85f61e527b825251cd16f2f42d3fec">REG_TC3_SMMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054088U)</td></tr>
<tr class="memdesc:a3b85f61e527b825251cd16f2f42d3fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Stepper Motor Mode Register (channel = 2)  <a href="#a3b85f61e527b825251cd16f2f42d3fec">More...</a><br /></td></tr>
<tr class="separator:a3b85f61e527b825251cd16f2f42d3fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c658a826b370e911edc78a4df48060c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a8c658a826b370e911edc78a4df48060c">REG_TC3_RAB2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005408CU)</td></tr>
<tr class="memdesc:a8c658a826b370e911edc78a4df48060c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register AB (channel = 2)  <a href="#a8c658a826b370e911edc78a4df48060c">More...</a><br /></td></tr>
<tr class="separator:a8c658a826b370e911edc78a4df48060c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b4bb5eed6a1b5439737cca66ca0ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#af2b4bb5eed6a1b5439737cca66ca0ba8">REG_TC3_CV2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40054090U)</td></tr>
<tr class="memdesc:af2b4bb5eed6a1b5439737cca66ca0ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Counter Value (channel = 2)  <a href="#af2b4bb5eed6a1b5439737cca66ca0ba8">More...</a><br /></td></tr>
<tr class="separator:af2b4bb5eed6a1b5439737cca66ca0ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a57d9916c3730fc9a6da0780c928cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a36a57d9916c3730fc9a6da0780c928cc">REG_TC3_RA2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054094U)</td></tr>
<tr class="memdesc:a36a57d9916c3730fc9a6da0780c928cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register A (channel = 2)  <a href="#a36a57d9916c3730fc9a6da0780c928cc">More...</a><br /></td></tr>
<tr class="separator:a36a57d9916c3730fc9a6da0780c928cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d4c7cf130612018ab5a0106fd47994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#af5d4c7cf130612018ab5a0106fd47994">REG_TC3_RB2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054098U)</td></tr>
<tr class="memdesc:af5d4c7cf130612018ab5a0106fd47994"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register B (channel = 2)  <a href="#af5d4c7cf130612018ab5a0106fd47994">More...</a><br /></td></tr>
<tr class="separator:af5d4c7cf130612018ab5a0106fd47994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72bb35f0166200fa1e9935adafb84e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a72bb35f0166200fa1e9935adafb84e7e">REG_TC3_RC2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005409CU)</td></tr>
<tr class="memdesc:a72bb35f0166200fa1e9935adafb84e7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Register C (channel = 2)  <a href="#a72bb35f0166200fa1e9935adafb84e7e">More...</a><br /></td></tr>
<tr class="separator:a72bb35f0166200fa1e9935adafb84e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a95d11f4dbd77bb85e0a3ecdfe9ab5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a8a95d11f4dbd77bb85e0a3ecdfe9ab5f">REG_TC3_SR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400540A0U)</td></tr>
<tr class="memdesc:a8a95d11f4dbd77bb85e0a3ecdfe9ab5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Status Register (channel = 2)  <a href="#a8a95d11f4dbd77bb85e0a3ecdfe9ab5f">More...</a><br /></td></tr>
<tr class="separator:a8a95d11f4dbd77bb85e0a3ecdfe9ab5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e967dac1fd90da2712393f5f8859654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a7e967dac1fd90da2712393f5f8859654">REG_TC3_IER2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400540A4U)</td></tr>
<tr class="memdesc:a7e967dac1fd90da2712393f5f8859654"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Interrupt Enable Register (channel = 2)  <a href="#a7e967dac1fd90da2712393f5f8859654">More...</a><br /></td></tr>
<tr class="separator:a7e967dac1fd90da2712393f5f8859654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae186b87e2b523dbcf54be0c7a6fe45e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#ae186b87e2b523dbcf54be0c7a6fe45e2">REG_TC3_IDR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400540A8U)</td></tr>
<tr class="memdesc:ae186b87e2b523dbcf54be0c7a6fe45e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Interrupt Disable Register (channel = 2)  <a href="#ae186b87e2b523dbcf54be0c7a6fe45e2">More...</a><br /></td></tr>
<tr class="separator:ae186b87e2b523dbcf54be0c7a6fe45e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f227fd6caadf9783538047fc81c181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a66f227fd6caadf9783538047fc81c181">REG_TC3_IMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400540ACU)</td></tr>
<tr class="memdesc:a66f227fd6caadf9783538047fc81c181"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Interrupt Mask Register (channel = 2)  <a href="#a66f227fd6caadf9783538047fc81c181">More...</a><br /></td></tr>
<tr class="separator:a66f227fd6caadf9783538047fc81c181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d1ac4daa0a5a22ee88902d45573c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a24d1ac4daa0a5a22ee88902d45573c27">REG_TC3_EMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400540B0U)</td></tr>
<tr class="memdesc:a24d1ac4daa0a5a22ee88902d45573c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Extended Mode Register (channel = 2)  <a href="#a24d1ac4daa0a5a22ee88902d45573c27">More...</a><br /></td></tr>
<tr class="separator:a24d1ac4daa0a5a22ee88902d45573c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4ed50ee78505c2d948c260d5bb0f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a5d4ed50ee78505c2d948c260d5bb0f7c">REG_TC3_BCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400540C0U)</td></tr>
<tr class="memdesc:a5d4ed50ee78505c2d948c260d5bb0f7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Block Control Register  <a href="#a5d4ed50ee78505c2d948c260d5bb0f7c">More...</a><br /></td></tr>
<tr class="separator:a5d4ed50ee78505c2d948c260d5bb0f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c43e42dae0816cbf42fb87fd8332f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a2c43e42dae0816cbf42fb87fd8332f2e">REG_TC3_BMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400540C4U)</td></tr>
<tr class="memdesc:a2c43e42dae0816cbf42fb87fd8332f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Block Mode Register  <a href="#a2c43e42dae0816cbf42fb87fd8332f2e">More...</a><br /></td></tr>
<tr class="separator:a2c43e42dae0816cbf42fb87fd8332f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced2826a01765ebd804a87090bca937f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#aced2826a01765ebd804a87090bca937f">REG_TC3_QIER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400540C8U)</td></tr>
<tr class="memdesc:aced2826a01765ebd804a87090bca937f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) QDEC Interrupt Enable Register  <a href="#aced2826a01765ebd804a87090bca937f">More...</a><br /></td></tr>
<tr class="separator:aced2826a01765ebd804a87090bca937f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991019fb4812169baaaa38219499568f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a991019fb4812169baaaa38219499568f">REG_TC3_QIDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400540CCU)</td></tr>
<tr class="memdesc:a991019fb4812169baaaa38219499568f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) QDEC Interrupt Disable Register  <a href="#a991019fb4812169baaaa38219499568f">More...</a><br /></td></tr>
<tr class="separator:a991019fb4812169baaaa38219499568f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9596eb43b1c6b8f4e6ee06cd600a9259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#a9596eb43b1c6b8f4e6ee06cd600a9259">REG_TC3_QIMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400540D0U)</td></tr>
<tr class="memdesc:a9596eb43b1c6b8f4e6ee06cd600a9259"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) QDEC Interrupt Mask Register  <a href="#a9596eb43b1c6b8f4e6ee06cd600a9259">More...</a><br /></td></tr>
<tr class="separator:a9596eb43b1c6b8f4e6ee06cd600a9259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab578a272ca990af833cb51a295fee222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#ab578a272ca990af833cb51a295fee222">REG_TC3_QISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400540D4U)</td></tr>
<tr class="memdesc:ab578a272ca990af833cb51a295fee222"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) QDEC Interrupt Status Register  <a href="#ab578a272ca990af833cb51a295fee222">More...</a><br /></td></tr>
<tr class="separator:ab578a272ca990af833cb51a295fee222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57246fd26c5d7dbb6168aa2db0fc804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#af57246fd26c5d7dbb6168aa2db0fc804">REG_TC3_FMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400540D8U)</td></tr>
<tr class="memdesc:af57246fd26c5d7dbb6168aa2db0fc804"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Fault Mode Register  <a href="#af57246fd26c5d7dbb6168aa2db0fc804">More...</a><br /></td></tr>
<tr class="separator:af57246fd26c5d7dbb6168aa2db0fc804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3da734178b3e9c534da40e82787639b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__tc3_8h.xhtml#af3da734178b3e9c534da40e82787639b">REG_TC3_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400540E4U)</td></tr>
<tr class="memdesc:af3da734178b3e9c534da40e82787639b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC3) Write Protection Mode Register  <a href="#af3da734178b3e9c534da40e82787639b">More...</a><br /></td></tr>
<tr class="separator:af3da734178b3e9c534da40e82787639b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a5d4ed50ee78505c2d948c260d5bb0f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d4ed50ee78505c2d948c260d5bb0f7c">&sect;&nbsp;</a></span>REG_TC3_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_BCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400540C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Block Control Register </p>

</div>
</div>
<a id="a2c43e42dae0816cbf42fb87fd8332f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c43e42dae0816cbf42fb87fd8332f2e">&sect;&nbsp;</a></span>REG_TC3_BMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_BMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400540C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Block Mode Register </p>

</div>
</div>
<a id="afbb66f735b6156496b8dd20fd94e8a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb66f735b6156496b8dd20fd94e8a17">&sect;&nbsp;</a></span>REG_TC3_CCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_CCR0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Channel Control Register (channel = 0) </p>

</div>
</div>
<a id="aebf5a2e3a63e07974aafa9a2e756e00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf5a2e3a63e07974aafa9a2e756e00d">&sect;&nbsp;</a></span>REG_TC3_CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_CCR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Channel Control Register (channel = 1) </p>

</div>
</div>
<a id="a0c746e8c2f417a70be2a7094129b2083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c746e8c2f417a70be2a7094129b2083">&sect;&nbsp;</a></span>REG_TC3_CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_CCR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Channel Control Register (channel = 2) </p>

</div>
</div>
<a id="acb77582fd5e1189391f60dca98602a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb77582fd5e1189391f60dca98602a80">&sect;&nbsp;</a></span>REG_TC3_CMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_CMR0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Channel Mode Register (channel = 0) </p>

</div>
</div>
<a id="ac131e4573c44e29d334c2899ce2ed4e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac131e4573c44e29d334c2899ce2ed4e0">&sect;&nbsp;</a></span>REG_TC3_CMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_CMR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Channel Mode Register (channel = 1) </p>

</div>
</div>
<a id="aace3965297e3a63d7e2dcd044d2115a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace3965297e3a63d7e2dcd044d2115a1">&sect;&nbsp;</a></span>REG_TC3_CMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_CMR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Channel Mode Register (channel = 2) </p>

</div>
</div>
<a id="a673d45f75ec33e94e3d73d9e1abbf4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a673d45f75ec33e94e3d73d9e1abbf4c2">&sect;&nbsp;</a></span>REG_TC3_CV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_CV0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40054010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Counter Value (channel = 0) </p>

</div>
</div>
<a id="a286688bfc7dbaac4a4cda6b007e208d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a286688bfc7dbaac4a4cda6b007e208d2">&sect;&nbsp;</a></span>REG_TC3_CV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_CV1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40054050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Counter Value (channel = 1) </p>

</div>
</div>
<a id="af2b4bb5eed6a1b5439737cca66ca0ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b4bb5eed6a1b5439737cca66ca0ba8">&sect;&nbsp;</a></span>REG_TC3_CV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_CV2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40054090U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Counter Value (channel = 2) </p>

</div>
</div>
<a id="abbc40a3f5d5527308627f462fc42c608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbc40a3f5d5527308627f462fc42c608">&sect;&nbsp;</a></span>REG_TC3_EMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_EMR0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Extended Mode Register (channel = 0) </p>

</div>
</div>
<a id="a39cfeb99813a481b80be723149df81a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39cfeb99813a481b80be723149df81a9">&sect;&nbsp;</a></span>REG_TC3_EMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_EMR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054070U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Extended Mode Register (channel = 1) </p>

</div>
</div>
<a id="a24d1ac4daa0a5a22ee88902d45573c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d1ac4daa0a5a22ee88902d45573c27">&sect;&nbsp;</a></span>REG_TC3_EMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_EMR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400540B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Extended Mode Register (channel = 2) </p>

</div>
</div>
<a id="af57246fd26c5d7dbb6168aa2db0fc804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af57246fd26c5d7dbb6168aa2db0fc804">&sect;&nbsp;</a></span>REG_TC3_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_FMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400540D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Fault Mode Register </p>

</div>
</div>
<a id="a928a3a773ed940d0312898ca0df2da30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928a3a773ed940d0312898ca0df2da30">&sect;&nbsp;</a></span>REG_TC3_IDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_IDR0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Interrupt Disable Register (channel = 0) </p>

</div>
</div>
<a id="a6bb9c77d7d363ea68bd9c11870cbfc9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb9c77d7d363ea68bd9c11870cbfc9d">&sect;&nbsp;</a></span>REG_TC3_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_IDR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Interrupt Disable Register (channel = 1) </p>

</div>
</div>
<a id="ae186b87e2b523dbcf54be0c7a6fe45e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae186b87e2b523dbcf54be0c7a6fe45e2">&sect;&nbsp;</a></span>REG_TC3_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_IDR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400540A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Interrupt Disable Register (channel = 2) </p>

</div>
</div>
<a id="ad3dfeb099195c112cf22137c23314fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3dfeb099195c112cf22137c23314fd7">&sect;&nbsp;</a></span>REG_TC3_IER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_IER0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Interrupt Enable Register (channel = 0) </p>

</div>
</div>
<a id="a2b842f70812a1039642f191ef346faf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b842f70812a1039642f191ef346faf8">&sect;&nbsp;</a></span>REG_TC3_IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_IER1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40054064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Interrupt Enable Register (channel = 1) </p>

</div>
</div>
<a id="a7e967dac1fd90da2712393f5f8859654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e967dac1fd90da2712393f5f8859654">&sect;&nbsp;</a></span>REG_TC3_IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_IER2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400540A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Interrupt Enable Register (channel = 2) </p>

</div>
</div>
<a id="a0a41464df6e382ec4a90eb7b26630aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a41464df6e382ec4a90eb7b26630aa6">&sect;&nbsp;</a></span>REG_TC3_IMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_IMR0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005402CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Interrupt Mask Register (channel = 0) </p>

</div>
</div>
<a id="a76e4a0692ec5d8152ceabf849e3c5774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e4a0692ec5d8152ceabf849e3c5774">&sect;&nbsp;</a></span>REG_TC3_IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_IMR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005406CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Interrupt Mask Register (channel = 1) </p>

</div>
</div>
<a id="a66f227fd6caadf9783538047fc81c181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f227fd6caadf9783538047fc81c181">&sect;&nbsp;</a></span>REG_TC3_IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_IMR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400540ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Interrupt Mask Register (channel = 2) </p>

</div>
</div>
<a id="a991019fb4812169baaaa38219499568f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a991019fb4812169baaaa38219499568f">&sect;&nbsp;</a></span>REG_TC3_QIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_QIDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400540CCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) QDEC Interrupt Disable Register </p>

</div>
</div>
<a id="aced2826a01765ebd804a87090bca937f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced2826a01765ebd804a87090bca937f">&sect;&nbsp;</a></span>REG_TC3_QIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_QIER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400540C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) QDEC Interrupt Enable Register </p>

</div>
</div>
<a id="a9596eb43b1c6b8f4e6ee06cd600a9259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9596eb43b1c6b8f4e6ee06cd600a9259">&sect;&nbsp;</a></span>REG_TC3_QIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_QIMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400540D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) QDEC Interrupt Mask Register </p>

</div>
</div>
<a id="ab578a272ca990af833cb51a295fee222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab578a272ca990af833cb51a295fee222">&sect;&nbsp;</a></span>REG_TC3_QISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_QISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400540D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) QDEC Interrupt Status Register </p>

</div>
</div>
<a id="a303bef4af8277be91e06dbc08975e6bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303bef4af8277be91e06dbc08975e6bb">&sect;&nbsp;</a></span>REG_TC3_RA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RA0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register A (channel = 0) </p>

</div>
</div>
<a id="a85f1c4c42f22b7db27e051fe15513626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f1c4c42f22b7db27e051fe15513626">&sect;&nbsp;</a></span>REG_TC3_RA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RA1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register A (channel = 1) </p>

</div>
</div>
<a id="a36a57d9916c3730fc9a6da0780c928cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a57d9916c3730fc9a6da0780c928cc">&sect;&nbsp;</a></span>REG_TC3_RA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RA2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register A (channel = 2) </p>

</div>
</div>
<a id="ac6355ff94c7016128b0081279e83126a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6355ff94c7016128b0081279e83126a">&sect;&nbsp;</a></span>REG_TC3_RAB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RAB0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005400CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register AB (channel = 0) </p>

</div>
</div>
<a id="a38b658848dfa9c4eb7126cfac5207b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38b658848dfa9c4eb7126cfac5207b35">&sect;&nbsp;</a></span>REG_TC3_RAB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RAB1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005404CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register AB (channel = 1) </p>

</div>
</div>
<a id="a8c658a826b370e911edc78a4df48060c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c658a826b370e911edc78a4df48060c">&sect;&nbsp;</a></span>REG_TC3_RAB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RAB2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005408CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register AB (channel = 2) </p>

</div>
</div>
<a id="ac215a2a54b7bfe0adc8480f8866f0a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac215a2a54b7bfe0adc8480f8866f0a99">&sect;&nbsp;</a></span>REG_TC3_RB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RB0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register B (channel = 0) </p>

</div>
</div>
<a id="a5abe8a851c759189372e938cc7c5497f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5abe8a851c759189372e938cc7c5497f">&sect;&nbsp;</a></span>REG_TC3_RB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RB1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register B (channel = 1) </p>

</div>
</div>
<a id="af5d4c7cf130612018ab5a0106fd47994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5d4c7cf130612018ab5a0106fd47994">&sect;&nbsp;</a></span>REG_TC3_RB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RB2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054098U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register B (channel = 2) </p>

</div>
</div>
<a id="a6e05b0d10a4878009265a5310cd00281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e05b0d10a4878009265a5310cd00281">&sect;&nbsp;</a></span>REG_TC3_RC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RC0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register C (channel = 0) </p>

</div>
</div>
<a id="ae32bfbc76d28abc58d60e14f9c098e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32bfbc76d28abc58d60e14f9c098e0d">&sect;&nbsp;</a></span>REG_TC3_RC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RC1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005405CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register C (channel = 1) </p>

</div>
</div>
<a id="a72bb35f0166200fa1e9935adafb84e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72bb35f0166200fa1e9935adafb84e7e">&sect;&nbsp;</a></span>REG_TC3_RC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_RC2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005409CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Register C (channel = 2) </p>

</div>
</div>
<a id="a84eb8343da9d812c1a3ad32413b39e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84eb8343da9d812c1a3ad32413b39e27">&sect;&nbsp;</a></span>REG_TC3_SMMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_SMMR0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Stepper Motor Mode Register (channel = 0) </p>

</div>
</div>
<a id="a4d3efa9242f19db4408e745971fa5416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d3efa9242f19db4408e745971fa5416">&sect;&nbsp;</a></span>REG_TC3_SMMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_SMMR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Stepper Motor Mode Register (channel = 1) </p>

</div>
</div>
<a id="a3b85f61e527b825251cd16f2f42d3fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b85f61e527b825251cd16f2f42d3fec">&sect;&nbsp;</a></span>REG_TC3_SMMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_SMMR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40054088U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Stepper Motor Mode Register (channel = 2) </p>

</div>
</div>
<a id="acb1f5736293c1640f185d0df714a2062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1f5736293c1640f185d0df714a2062">&sect;&nbsp;</a></span>REG_TC3_SR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_SR0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40054020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Status Register (channel = 0) </p>

</div>
</div>
<a id="a40ce74453498e945f8651170e4ff6ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40ce74453498e945f8651170e4ff6ba2">&sect;&nbsp;</a></span>REG_TC3_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_SR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40054060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Status Register (channel = 1) </p>

</div>
</div>
<a id="a8a95d11f4dbd77bb85e0a3ecdfe9ab5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a95d11f4dbd77bb85e0a3ecdfe9ab5f">&sect;&nbsp;</a></span>REG_TC3_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_SR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400540A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Status Register (channel = 2) </p>

</div>
</div>
<a id="af3da734178b3e9c534da40e82787639b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3da734178b3e9c534da40e82787639b">&sect;&nbsp;</a></span>REG_TC3_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC3_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400540E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC3) Write Protection Mode Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
