Fitter report for air_udp_top
Thu Dec  1 04:51:17 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Thu Dec  1 04:51:17 2022          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; air_udp_top                                    ;
; Top-level Entity Name              ; air_udp_top                                    ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE6E22C8                                    ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 2,040 / 6,272 ( 33 % )                         ;
;     Total combinational functions  ; 1,951 / 6,272 ( 31 % )                         ;
;     Dedicated logic registers      ; 738 / 6,272 ( 12 % )                           ;
; Total registers                    ; 744                                            ;
; Total pins                         ; 17 / 92 ( 18 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 65,536 / 276,480 ( 24 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.0%      ;
;     Processor 3            ;   3.8%      ;
;     Processor 4            ;   3.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+--------------------+------------------+-----------------------+
; Node                                                                                                                                                  ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node   ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+--------------------+------------------+-----------------------+
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|crsdv_in_reg  ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; RMII_CRSDV~input   ; O                ;                       ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|rxd_in_reg[0] ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; RMII_RXD[0]~input  ; O                ;                       ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|rxd_in_reg[1] ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; RMII_RXD[1]~input  ; O                ;                       ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|txd_reg[0]    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; RMII_TXD[0]~output ; I                ;                       ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|txd_reg[1]    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; RMII_TXD[1]~output ; I                ;                       ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|txen_reg      ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; RMII_TXEN~output   ; I                ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+--------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                 ;
+-----------------------+----------------+--------------+------------+---------------+----------------+
; Name                  ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+-----------------------+----------------+--------------+------------+---------------+----------------+
; Location              ;                ;              ; DVP_D[0]   ; PIN_3         ; QSF Assignment ;
; Location              ;                ;              ; DVP_D[1]   ; PIN_2         ; QSF Assignment ;
; Location              ;                ;              ; DVP_D[2]   ; PIN_1         ; QSF Assignment ;
; Location              ;                ;              ; DVP_D[3]   ; PIN_144       ; QSF Assignment ;
; Location              ;                ;              ; DVP_D[4]   ; PIN_143       ; QSF Assignment ;
; Location              ;                ;              ; DVP_D[5]   ; PIN_142       ; QSF Assignment ;
; Location              ;                ;              ; DVP_D[6]   ; PIN_141       ; QSF Assignment ;
; Location              ;                ;              ; DVP_D[7]   ; PIN_129       ; QSF Assignment ;
; Location              ;                ;              ; DVP_HREF   ; PIN_86        ; QSF Assignment ;
; Location              ;                ;              ; DVP_PCLK   ; PIN_115       ; QSF Assignment ;
; Location              ;                ;              ; DVP_VSYNC  ; PIN_87        ; QSF Assignment ;
; Location              ;                ;              ; DVP_XCLK   ; PIN_98        ; QSF Assignment ;
; Location              ;                ;              ; EPCS_ASDO  ; PIN_6         ; QSF Assignment ;
; Location              ;                ;              ; EPCS_CSO_N ; PIN_8         ; QSF Assignment ;
; Location              ;                ;              ; EPCS_DATA0 ; PIN_13        ; QSF Assignment ;
; Location              ;                ;              ; EPCS_DCLK  ; PIN_12        ; QSF Assignment ;
; Location              ;                ;              ; GROVE_D[0] ; PIN_42        ; QSF Assignment ;
; Location              ;                ;              ; GROVE_D[1] ; PIN_43        ; QSF Assignment ;
; Location              ;                ;              ; SCCB_SCK   ; PIN_136       ; QSF Assignment ;
; Location              ;                ;              ; SCCB_SDA   ; PIN_128       ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[0]   ; PIN_101       ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[10]  ; PIN_106       ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[11]  ; PIN_70        ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[12]  ; PIN_69        ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[1]   ; PIN_99        ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[2]   ; PIN_103       ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[3]   ; PIN_100       ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[4]   ; PIN_76        ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[5]   ; PIN_75        ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[6]   ; PIN_74        ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[7]   ; PIN_73        ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[8]   ; PIN_72        ; QSF Assignment ;
; Location              ;                ;              ; SDR_A[9]   ; PIN_71        ; QSF Assignment ;
; Location              ;                ;              ; SDR_BA[0]  ; PIN_112       ; QSF Assignment ;
; Location              ;                ;              ; SDR_BA[1]  ; PIN_111       ; QSF Assignment ;
; Location              ;                ;              ; SDR_CAS_N  ; PIN_120       ; QSF Assignment ;
; Location              ;                ;              ; SDR_CS_N   ; PIN_113       ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQM[0] ; PIN_124       ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQM[1] ; PIN_66        ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[0]  ; PIN_138       ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[10] ; PIN_58        ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[11] ; PIN_50        ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[12] ; PIN_49        ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[13] ; PIN_44        ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[14] ; PIN_39        ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[15] ; PIN_38        ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[1]  ; PIN_137       ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[2]  ; PIN_135       ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[3]  ; PIN_133       ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[4]  ; PIN_132       ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[5]  ; PIN_127       ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[6]  ; PIN_126       ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[7]  ; PIN_125       ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[8]  ; PIN_60        ; QSF Assignment ;
; Location              ;                ;              ; SDR_DQ[9]  ; PIN_59        ; QSF Assignment ;
; Location              ;                ;              ; SDR_RAS_N  ; PIN_114       ; QSF Assignment ;
; Location              ;                ;              ; SDR_WE_N   ; PIN_121       ; QSF Assignment ;
; Location              ;                ;              ; SD_CLK     ; PIN_32        ; QSF Assignment ;
; Location              ;                ;              ; SD_CMD     ; PIN_31        ; QSF Assignment ;
; Location              ;                ;              ; SD_DAT0    ; PIN_28        ; QSF Assignment ;
; Location              ;                ;              ; SD_DAT3    ; PIN_33        ; QSF Assignment ;
; Location              ;                ;              ; SD_PWR_N   ; PIN_7         ; QSF Assignment ;
; Location              ;                ;              ; SMI_MDC    ; PIN_52        ; QSF Assignment ;
; Location              ;                ;              ; SMI_MDIO   ; PIN_51        ; QSF Assignment ;
; Location              ;                ;              ; SW_CD_N    ; PIN_25        ; QSF Assignment ;
; Location              ;                ;              ; USER_D[0]  ; PIN_84        ; QSF Assignment ;
; Location              ;                ;              ; USER_D[1]  ; PIN_85        ; QSF Assignment ;
; Location              ;                ;              ; WS_LED     ; PIN_46        ; QSF Assignment ;
; Weak Pull-Up Resistor ; air_udp_top    ;              ; EPCS_*     ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; air_udp_top    ;              ; SMI_*      ; ON            ; QSF Assignment ;
+-----------------------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2793 ) ; 0.00 % ( 0 / 2793 )        ; 0.00 % ( 0 / 2793 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2793 ) ; 0.00 % ( 0 / 2793 )        ; 0.00 % ( 0 / 2793 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2781 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/output_files/air_udp_top.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,040 / 6,272 ( 33 % )    ;
;     -- Combinational with no register       ; 1302                      ;
;     -- Register only                        ; 89                        ;
;     -- Combinational with a register        ; 649                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 844                       ;
;     -- 3 input functions                    ; 517                       ;
;     -- <=2 input functions                  ; 590                       ;
;     -- Register only                        ; 89                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1437                      ;
;     -- arithmetic mode                      ; 514                       ;
;                                             ;                           ;
; Total registers*                            ; 744 / 6,684 ( 11 % )      ;
;     -- Dedicated logic registers            ; 738 / 6,272 ( 12 % )      ;
;     -- I/O registers                        ; 6 / 412 ( 1 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 158 / 392 ( 40 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 17 / 92 ( 18 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; M9Ks                                        ; 8 / 30 ( 27 % )           ;
; Total block memory bits                     ; 65,536 / 276,480 ( 24 % ) ;
; Total block memory implementation bits      ; 73,728 / 276,480 ( 27 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global signals                              ; 3                         ;
;     -- Global clocks                        ; 3 / 10 ( 30 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 7.0% / 6.7% / 7.3%        ;
; Peak interconnect usage (total/H/V)         ; 19.8% / 18.3% / 21.8%     ;
; Maximum fan-out                             ; 428                       ;
; Highest non-global fan-out                  ; 332                       ;
; Total fan-out                               ; 9097                      ;
; Average fan-out                             ; 3.23                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2040 / 6272 ( 33 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1302                 ; 0                              ;
;     -- Register only                        ; 89                   ; 0                              ;
;     -- Combinational with a register        ; 649                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 844                  ; 0                              ;
;     -- 3 input functions                    ; 517                  ; 0                              ;
;     -- <=2 input functions                  ; 590                  ; 0                              ;
;     -- Register only                        ; 89                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1437                 ; 0                              ;
;     -- arithmetic mode                      ; 514                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 744                  ; 0                              ;
;     -- Dedicated logic registers            ; 738 / 6272 ( 12 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 12                   ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 158 / 392 ( 40 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 11                   ; 6                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 65536                ; 0                              ;
; Total RAM block bits                        ; 73728                ; 0                              ;
; M9K                                         ; 8 / 30 ( 26 % )      ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )      ; 0 / 12 ( 0 % )                 ;
; Double Data Rate I/O output circuitry       ; 3 / 185 ( 1 % )      ; 0 / 185 ( 0 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 9156                 ; 6                              ;
;     -- Registered Connections               ; 3802                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 6                    ; 0                              ;
;     -- Output Ports                         ; 5                    ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50    ; 23    ; 1        ; 0            ; 11           ; 7            ; 428                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RESET_N     ; 34    ; 2        ; 0            ; 5            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RMII_CLK    ; 53    ; 3        ; 16           ; 0            ; 0            ; 332                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RMII_CRSDV  ; 54    ; 4        ; 18           ; 0            ; 21           ; 0                     ; 1                  ; no     ; yes            ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RMII_RXD[0] ; 65    ; 4        ; 28           ; 0            ; 21           ; 0                     ; 1                  ; no     ; yes            ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RMII_RXD[1] ; 55    ; 4        ; 18           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; RESERVED_GND1 ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RESERVED_GND2 ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RESERVED_GND3 ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RESERVED_GND4 ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RMII_TXD[0]   ; 83    ; 5        ; 34           ; 9            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RMII_TXD[1]   ; 80    ; 5        ; 34           ; 7            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RMII_TXEN     ; 77    ; 5        ; 34           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRCLK_OUT    ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CKE       ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[0]   ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[1]   ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; 9        ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; 14       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; 21       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; 92       ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 1 / 11 ( 9 % )  ; 3.3V          ; --           ;
; 2        ; 2 / 8 ( 25 % )  ; 3.3V          ; --           ;
; 3        ; 1 / 11 ( 9 % )  ; 3.3V          ; --           ;
; 4        ; 6 / 14 ( 43 % ) ; 3.3V          ; --           ;
; 5        ; 3 / 13 ( 23 % ) ; 3.3V          ; --           ;
; 6        ; 2 / 10 ( 20 % ) ; 3.3V          ; --           ;
; 7        ; 2 / 13 ( 15 % ) ; 3.3V          ; --           ;
; 8        ; 0 / 12 ( 0 % )  ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; 13       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_GND1                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESET_N                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RMII_CLK                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 54       ; 74         ; 4        ; RMII_CRSDV                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 55       ; 75         ; 4        ; RMII_RXD[1]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_GND2                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; RMII_RXD[0]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; SDRCLK_OUT                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; SDR_CKE                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RMII_TXEN                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RMII_TXD[1]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RMII_TXD[0]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_GND3                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; USER_LED[0]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_GND4                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; USER_LED[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; RMII_TXD[0] ; Missing drive strength ;
; RMII_TXD[1] ; Missing drive strength ;
; RMII_TXEN   ; Missing drive strength ;
; USER_LED[0] ; Missing drive strength ;
; USER_LED[1] ; Missing drive strength ;
+-------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                           ; Entity Name                                 ; Library Name    ;
+---------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------+
; |air_udp_top                                                                    ; 2040 (1)    ; 738 (0)                   ; 6 (6)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 17   ; 0            ; 1302 (1)     ; 89 (0)            ; 649 (0)          ; |air_udp_top                                                                                                                                                                                                  ; air_udp_top                                 ; work            ;
;    |udp_bridge_core:u0|                                                         ; 2039 (0)    ; 738 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1301 (0)     ; 89 (0)            ; 649 (0)          ; |air_udp_top|udp_bridge_core:u0                                                                                                                                                                               ; udp_bridge_core                             ; udp_bridge_core ;
;       |altera_reset_controller:rst_controller|                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |air_udp_top|udp_bridge_core:u0|altera_reset_controller:rst_controller                                                                                                                                        ; altera_reset_controller                     ; udp_bridge_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |air_udp_top|udp_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                             ; altera_reset_synchronizer                   ; udp_bridge_core ;
;       |peridot_ethio:peridot_ethio_0|                                           ; 1976 (0)    ; 710 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1265 (0)     ; 86 (0)            ; 625 (0)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0                                                                                                                                                 ; peridot_ethio                               ; udp_bridge_core ;
;          |peridot_ethio_avmm:u_avmm|                                            ; 477 (0)     ; 149 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 327 (0)      ; 11 (0)            ; 139 (0)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm                                                                                                                       ; peridot_ethio_avmm                          ; udp_bridge_core ;
;             |altera_avalon_packets_to_master:u_avmm|                            ; 257 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 166 (0)      ; 4 (0)             ; 87 (0)           ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm                                                                                ; altera_avalon_packets_to_master             ; udp_bridge_core ;
;                |packets_to_master:p2m|                                          ; 257 (257)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 166 (166)    ; 4 (4)             ; 87 (87)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m                                                          ; packets_to_master                           ; udp_bridge_core ;
;             |peridot_ethio_avmm_arbiter:u_arbiter|                              ; 220 (220)   ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (161)    ; 7 (7)             ; 52 (52)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter                                                                                  ; peridot_ethio_avmm_arbiter                  ; udp_bridge_core ;
;          |peridot_ethio_avstserver:u_avst|                                      ; 1501 (0)    ; 561 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 938 (0)      ; 75 (0)            ; 488 (0)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst                                                                                                                 ; peridot_ethio_avstserver                    ; udp_bridge_core ;
;             |peridot_ethio_memfifo:u_rxfifo|                                    ; 90 (75)     ; 52 (12)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 7 (0)             ; 45 (37)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo                                                                                  ; peridot_ethio_memfifo                       ; udp_bridge_core ;
;                |peridot_ethio_cdb_stream:u_cdb_read|                            ; 20 (10)     ; 20 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (2)             ; 16 (10)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read                                              ; peridot_ethio_cdb_stream                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_signal:u_cdb1|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb1              ; peridot_ethio_cdb_signal                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_signal:u_cdb2|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb2              ; peridot_ethio_cdb_signal                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_vector:u_cdb3|                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3              ; peridot_ethio_cdb_vector                    ; udp_bridge_core ;
;                |peridot_ethio_cdb_stream:u_cdb_write|                           ; 20 (10)     ; 20 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (1)             ; 17 (11)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write                                             ; peridot_ethio_cdb_stream                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_signal:u_cdb1|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb1             ; peridot_ethio_cdb_signal                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_signal:u_cdb2|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb2             ; peridot_ethio_cdb_signal                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_vector:u_cdb3|                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3             ; peridot_ethio_cdb_vector                    ; udp_bridge_core ;
;                |peridot_ethio_dpram:u_mem[0].u|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u                                                   ; peridot_ethio_dpram                         ; udp_bridge_core ;
;                   |altsyncram:u_dpram|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram                                ; altsyncram                                  ; work            ;
;                      |altsyncram_rvo1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated ; altsyncram_rvo1                             ; work            ;
;                |peridot_ethio_dpram:u_mem[1].u|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u                                                   ; peridot_ethio_dpram                         ; udp_bridge_core ;
;                   |altsyncram:u_dpram|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram                                ; altsyncram                                  ; work            ;
;                      |altsyncram_rvo1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated ; altsyncram_rvo1                             ; work            ;
;                |peridot_ethio_dpram:u_mem[2].u|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u                                                   ; peridot_ethio_dpram                         ; udp_bridge_core ;
;                   |altsyncram:u_dpram|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram                                ; altsyncram                                  ; work            ;
;                      |altsyncram_rvo1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated ; altsyncram_rvo1                             ; work            ;
;                |peridot_ethio_dpram:u_mem[3].u|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u                                                   ; peridot_ethio_dpram                         ; udp_bridge_core ;
;                   |altsyncram:u_dpram|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram                                ; altsyncram                                  ; work            ;
;                      |altsyncram_rvo1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated ; altsyncram_rvo1                             ; work            ;
;             |peridot_ethio_memfifo:u_txfifo|                                    ; 79 (63)     ; 52 (12)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 7 (0)             ; 45 (36)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo                                                                                  ; peridot_ethio_memfifo                       ; udp_bridge_core ;
;                |peridot_ethio_cdb_stream:u_cdb_read|                            ; 20 (10)     ; 20 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (2)             ; 16 (10)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read                                              ; peridot_ethio_cdb_stream                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_signal:u_cdb1|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb1              ; peridot_ethio_cdb_signal                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_signal:u_cdb2|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb2              ; peridot_ethio_cdb_signal                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_vector:u_cdb3|                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3              ; peridot_ethio_cdb_vector                    ; udp_bridge_core ;
;                |peridot_ethio_cdb_stream:u_cdb_write|                           ; 20 (10)     ; 20 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (1)             ; 17 (11)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write                                             ; peridot_ethio_cdb_stream                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_signal:u_cdb1|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb1             ; peridot_ethio_cdb_signal                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_signal:u_cdb2|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb2             ; peridot_ethio_cdb_signal                    ; udp_bridge_core ;
;                   |peridot_ethio_cdb_vector:u_cdb3|                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3             ; peridot_ethio_cdb_vector                    ; udp_bridge_core ;
;                |peridot_ethio_dpram:u_mem[0].u|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u                                                   ; peridot_ethio_dpram                         ; udp_bridge_core ;
;                   |altsyncram:u_dpram|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram                                ; altsyncram                                  ; work            ;
;                      |altsyncram_rvo1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated ; altsyncram_rvo1                             ; work            ;
;                |peridot_ethio_dpram:u_mem[1].u|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u                                                   ; peridot_ethio_dpram                         ; udp_bridge_core ;
;                   |altsyncram:u_dpram|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram                                ; altsyncram                                  ; work            ;
;                      |altsyncram_rvo1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated ; altsyncram_rvo1                             ; work            ;
;                |peridot_ethio_dpram:u_mem[2].u|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u                                                   ; peridot_ethio_dpram                         ; udp_bridge_core ;
;                   |altsyncram:u_dpram|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram                                ; altsyncram                                  ; work            ;
;                      |altsyncram_rvo1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated ; altsyncram_rvo1                             ; work            ;
;                |peridot_ethio_dpram:u_mem[3].u|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u                                                   ; peridot_ethio_dpram                         ; udp_bridge_core ;
;                   |altsyncram:u_dpram|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram                                ; altsyncram                                  ; work            ;
;                      |altsyncram_rvo1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated ; altsyncram_rvo1                             ; work            ;
;             |peridot_ethio_reset:u_reset|                                       ; 14 (8)      ; 12 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (1)             ; 9 (7)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset                                                                                     ; peridot_ethio_reset                         ; udp_bridge_core ;
;                |peridot_ethio_cdb_areset:u_rst1|                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_areset:u_rst1                                                     ; peridot_ethio_cdb_areset                    ; udp_bridge_core ;
;                |peridot_ethio_cdb_areset:u_rst2|                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_areset:u_rst2                                                     ; peridot_ethio_cdb_areset                    ; udp_bridge_core ;
;                |peridot_ethio_cdb_signal:u_cdb1|                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_signal:u_cdb1                                                     ; peridot_ethio_cdb_signal                    ; udp_bridge_core ;
;             |peridot_ethio_rxctrl:u_rxctrl|                                     ; 131 (131)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (102)    ; 0 (0)             ; 29 (29)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl                                                                                   ; peridot_ethio_rxctrl                        ; udp_bridge_core ;
;             |peridot_ethio_stream:u_rmii|                                       ; 278 (1)     ; 179 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (0)       ; 41 (0)            ; 138 (1)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii                                                                                     ; peridot_ethio_stream                        ; udp_bridge_core ;
;                |peridot_ethio_rmii_rx:u_rx|                                     ; 133 (99)    ; 108 (76)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (23)      ; 22 (21)           ; 86 (55)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx                                                          ; peridot_ethio_rmii_rx                       ; udp_bridge_core ;
;                   |peridot_ethio_crc32:u_crc|                                   ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 31 (31)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc                                ; peridot_ethio_crc32                         ; udp_bridge_core ;
;                |peridot_ethio_rmii_tx:u_tx|                                     ; 146 (93)    ; 70 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (53)      ; 19 (0)            ; 53 (40)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx                                                          ; peridot_ethio_rmii_tx                       ; udp_bridge_core ;
;                   |peridot_ethio_crc32:u_crc|                                   ; 53 (53)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 19 (19)           ; 13 (13)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc                                ; peridot_ethio_crc32                         ; udp_bridge_core ;
;             |peridot_ethio_txctrl:u_txctrl|                                     ; 75 (75)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 54 (54)          ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl                                                                                   ; peridot_ethio_txctrl                        ; udp_bridge_core ;
;             |peridot_ethio_udp2packet:u_packet|                                 ; 840 (840)   ; 188 (188)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 649 (649)    ; 17 (17)           ; 174 (174)        ; |air_udp_top|udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet                                                                               ; peridot_ethio_udp2packet                    ; udp_bridge_core ;
;       |udp_bridge_core_mm_interconnect_0:mm_interconnect_0|                     ; 60 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 0 (0)             ; 25 (0)           ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0                                                                                                                           ; udp_bridge_core_mm_interconnect_0           ; udp_bridge_core ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                        ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                             ; altera_avalon_sc_fifo                       ; udp_bridge_core ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|      ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                           ; altera_avalon_sc_fifo                       ; udp_bridge_core ;
;          |altera_merlin_master_agent:peridot_ethio_0_m1_agent|                  ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:peridot_ethio_0_m1_agent                                                                       ; altera_merlin_master_agent                  ; udp_bridge_core ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                  ; altera_merlin_slave_agent                   ; udp_bridge_core ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                ; altera_merlin_slave_agent                   ; udp_bridge_core ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                   ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                        ; altera_merlin_slave_translator              ; udp_bridge_core ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator| ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                      ; altera_merlin_slave_translator              ; udp_bridge_core ;
;          |altera_merlin_traffic_limiter:peridot_ethio_0_m1_limiter|             ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_ethio_0_m1_limiter                                                                  ; altera_merlin_traffic_limiter               ; udp_bridge_core ;
;          |udp_bridge_core_mm_interconnect_0_cmd_demux:cmd_demux|                ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|udp_bridge_core_mm_interconnect_0_cmd_demux:cmd_demux                                                                     ; udp_bridge_core_mm_interconnect_0_cmd_demux ; udp_bridge_core ;
;          |udp_bridge_core_mm_interconnect_0_router:router|                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|udp_bridge_core_mm_interconnect_0_router:router                                                                           ; udp_bridge_core_mm_interconnect_0_router    ; udp_bridge_core ;
;          |udp_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|udp_bridge_core_mm_interconnect_0_rsp_mux:rsp_mux                                                                         ; udp_bridge_core_mm_interconnect_0_rsp_mux   ; udp_bridge_core ;
;       |udp_bridge_core_pio_0:pio_0|                                             ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |air_udp_top|udp_bridge_core:u0|udp_bridge_core_pio_0:pio_0                                                                                                                                                   ; udp_bridge_core_pio_0                       ; udp_bridge_core ;
+---------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+-------------+----------+---------------+---------------+-----------------------+----------+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+----------+------+
; RMII_TXD[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; RMII_TXD[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; RMII_TXEN   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; USER_LED[0] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; USER_LED[1] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; RMII_CLK    ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --       ; --   ;
; CLOCK_50    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; RESET_N     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; RMII_CRSDV  ; Input    ; --            ; --            ; (0) 0 ps              ; --       ; --   ;
; RMII_RXD[0] ; Input    ; --            ; --            ; (0) 0 ps              ; --       ; --   ;
; RMII_RXD[1] ; Input    ; --            ; --            ; (0) 0 ps              ; --       ; --   ;
+-------------+----------+---------------+---------------+-----------------------+----------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; RMII_CLK                                                                                                                                                                                                             ;                   ;         ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ram_block1a0 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ram_block1a0 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ram_block1a0 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ram_block1a0 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ram_block1a0 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ram_block1a0 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ram_block1a0 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ram_block1a0 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|txen_reg                                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|txd_reg[0]                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|txd_reg[1]                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|data_count_reg[2]                                                     ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|preamble_count_reg[5]                                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[0]                                  ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|ipaddr_own_reg                                                                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|fragment_reg                                                                                   ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|icmp_reg                                                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|udp_reg                                                                                        ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|err_write_reg                                                                                  ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|done_reg                                                                                       ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|ipbyte_valid_reg                                                                               ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[30]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[29]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[28]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[27]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[26]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[25]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[24]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[23]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[22]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[21]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[20]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[19]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[18]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[15]                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[14]                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[9]                                  ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[8]                                  ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[7]                                  ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[5]                                  ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[4]                                  ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[4]                                  ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[5]                                  ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[7]                                  ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[8]                                  ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[9]                                  ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[14]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[15]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[18]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[19]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[20]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[21]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[22]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[23]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[24]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[25]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[26]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[27]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[28]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[29]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|fcs_count_reg[4]                                                      ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_count_reg[0]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_count_reg[1]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_count_reg[2]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_count_reg[6]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|fcs_count_reg[3]                                                      ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_count_reg[3]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_count_reg[4]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_count_reg[5]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[0]                                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[1]                                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[2]                                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[3]                                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[0]                                                                              ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[1]                                                                              ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[2]                                                                              ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[3]                                                                              ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[4]                                                                              ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[5]                                                                              ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[6]                                                                              ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[7]                                                                              ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[8]                                                                              ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[9]                                                                              ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[10]                                                                             ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|fcs_count_reg[2]                                                      ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[4]                                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[5]                                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[6]                                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[7]                                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[8]                                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|fcs_count_reg[1]                                                      ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|data_count_reg[0]                                                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|data_count_reg[1]                                                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|data_count_reg[5]                                                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|data_count_reg[7]                                                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|data_count_reg[3]                                                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|data_count_reg[6]                                                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|data_count_reg[4]                                                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|data_count_reg[2]                                                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|fcs_count_reg[0]                                                      ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|data_count_reg[10]                                                                             ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|data_count_reg[9]                                                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|data_count_reg[8]                                                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_count_reg[6]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_count_reg[0]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_count_reg[1]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_count_reg[2]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_count_reg[3]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_count_reg[4]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_count_reg[5]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[0]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[6]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[7]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[1]                                  ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[1]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|preamble_count_reg[4]                                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|preamble_count_reg[3]                                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|preamble_count_reg[2]                                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|preamble_count_reg[1]                                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|preamble_count_reg[0]                                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|data_count_reg[1]                                                     ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|data_count_reg[0]                                                     ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|macaddr_field_reg                                                     ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|interframe_count_reg[6]                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|tx_sop_reg                                                                                     ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_TXDATA                                                                       ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[4]                                                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|clkena_reg                                                                                       ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[8]                                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|byte_sel_reg[1]                                                                                ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|byte_sel_reg[0]                                                                                ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[2]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|packet_reg                                                            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|tx_eop_reg                                                                                     ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[2]                                  ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[3]                                  ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[9]                                                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[3]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|interframe_count_reg[5]                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|interframe_count_reg[4]                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|interframe_count_reg[3]                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|interframe_count_reg[2]                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|interframe_count_reg[1]                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|interframe_count_reg[0]                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_START3                                                                       ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[3]                                                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[2]                                                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[0]                                                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[1]                                                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_areset:u_rst2|in_areset_reg[0]                                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_areset:u_rst2|in_areset_reg[1]                                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_signal:u_cdb1|in_sig_reg[1]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|rptr_reg[0]                                                                                   ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|rptr_reg[1]                                                                                   ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|rptr_reg[2]                                                                                   ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|rptr_reg[3]                                                                                   ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|rptr_reg[4]                                                                                   ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|rptr_reg[5]                                                                                   ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[16]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[10]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[4]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[17]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[11]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[5]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_START2                                                                       ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_signal:u_cdb1|in_sig_reg[0]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_RESEND                                                                       ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_START1                                                                       ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[0]           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[5]           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[4]           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[3]           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[2]           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[1]           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|in_ready_reg                                              ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[24]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[18]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[12]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[6]                                  ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[25]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[19]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[13]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|rxstate_reg.STATE_CLOSE                                                                        ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[3]            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|wptr_reg[3]                                                                                   ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[2]            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|wptr_reg[2]                                                                                   ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[1]            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|wptr_reg[1]                                                                                   ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[0]            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|wptr_reg[0]                                                                                   ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[4]            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|wptr_reg[4]                                                                                   ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[5]            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|wptr_reg[5]                                                                                   ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_valid_reg                                                         ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_data_reg[0]                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_data_reg[6]                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_data_reg[7]                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_data_reg[5]                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_data_reg[1]                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_data_reg[3]                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_data_reg[4]                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_data_reg[2]                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|in_data_reg[0]                                            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|in_data_reg[5]                                            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|in_data_reg[4]                                            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|in_data_reg[3]                                            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|in_data_reg[2]                                            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|in_data_reg[1]                                            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_IDLE                                                                         ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb2|in_sig_reg[1]            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|out_valid_reg                                            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|out_ack_reg                                              ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|in_req_reg                                                ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb1|in_sig_reg[1]             ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[26]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[20]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[14]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[27]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[21]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[15]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|rxstate_reg.STATE_INIT                                                                         ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|sfd_error_reg                                                         ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|fcs_error_reg                                                         ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_eop_reg                                                           ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|rxstate_reg.STATE_RXDATA                                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|arp_reg                                                                                        ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|ip_reg                                                                                         ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb2|in_sig_reg[1]             ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|out_valid_reg                                             ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|out_ack_reg                                               ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|in_ready_reg                                             ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_enable_reg                                                      ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_count_reg[2]                                                     ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_count_reg[1]                                                     ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_count_reg[0]                                                     ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|broadcast_reg                                                         ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|ownmacaddr_reg                                                        ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|macaddr_field_reg                                                     ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_ena_reg[0]                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|rx_ena_reg                                                            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_ena_reg[2]                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_ena_reg[1]                                                       ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|start_reg                                                             ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_reg[0]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|in_data_reg[0]                                           ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|in_data_reg[1]                                           ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|in_data_reg[2]                                           ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|in_data_reg[3]                                           ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|in_data_reg[4]                                           ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|in_data_reg[5]                                           ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_reg[6]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_reg[7]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_reg[5]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_reg[1]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_reg[3]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_reg[4]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_reg[2]                                                          ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb2|in_sig_reg[0]            ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb1|in_sig_reg[0]             ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[28]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[22]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[10]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[11]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[29]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[23]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|rxstate_reg.STATE_IDLE                                                                         ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_sop_reg                                                           ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[1]                                                     ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[0]                                                     ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[0]                                  ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[1]                                  ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[2]                                                     ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[3]                                                     ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[3]                                  ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[2]                                  ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[4]                                                     ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[5]                                                     ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[6]                                                     ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[7]                                                     ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[6]                                  ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[8]                                                     ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[9]                                                     ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[10]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[11]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[11]                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[10]                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[12]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[13]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[13]                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[12]                                 ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[14]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[15]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[16]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[17]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[17]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[16]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[18]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[19]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[20]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[21]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[22]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[23]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[24]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[25]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[26]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[27]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[28]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[29]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[30]                                                    ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[31]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[31]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb2|in_sig_reg[0]             ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|in_req_reg                                               ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb1|in_sig_reg[1]            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|crsdv_in_reg                                                          ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[30]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[12]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[13]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[31]                                                                           ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[32]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[33]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb1|in_sig_reg[0]            ; 1                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[34]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_shift_reg[35]                                                    ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[16]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[17]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|rxd_in_reg[0]                                                         ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|rxd_in_reg[1]                                                         ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[30]                                 ; 0                 ; 0       ;
;      - udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[31]                                 ; 0                 ; 0       ;
; CLOCK_50                                                                                                                                                                                                             ;                   ;         ;
; RESET_N                                                                                                                                                                                                              ;                   ;         ;
;      - udp_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                  ; 0                 ; 6       ;
;      - udp_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                   ; 0                 ; 6       ;
;      - udp_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                   ; 0                 ; 6       ;
; RMII_CRSDV                                                                                                                                                                                                           ;                   ;         ;
; RMII_RXD[0]                                                                                                                                                                                                          ;                   ;         ;
; RMII_RXD[1]                                                                                                                                                                                                          ;                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                            ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                        ; PIN_23             ; 428     ; Clock                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; RESET_N                                                                                                                                                                         ; PIN_34             ; 3       ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; RMII_CLK                                                                                                                                                                        ; PIN_53             ; 332     ; Clock                   ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                    ; FF_X11_Y13_N1      ; 30      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                    ; FF_X11_Y13_N1      ; 158     ; Async. clear            ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|Selector80~6                            ; LCCOMB_X17_Y16_N24 ; 6       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|address[18]~7                           ; LCCOMB_X13_Y13_N28 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|address[31]~6                           ; LCCOMB_X11_Y12_N26 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|address[6]~9                            ; LCCOMB_X14_Y13_N10 ; 6       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|address[8]~8                            ; LCCOMB_X13_Y13_N22 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|always1~0                               ; LCCOMB_X18_Y16_N2  ; 24      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|counter[13]~18                          ; LCCOMB_X14_Y15_N30 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|counter[2]~26                           ; LCCOMB_X14_Y15_N24 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|current_byte[1]~3                       ; LCCOMB_X14_Y16_N14 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|out_data~2                              ; LCCOMB_X16_Y16_N26 ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|state.READ_SEND_WAIT                    ; FF_X16_Y18_N21     ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|state.WRITE_WAIT                        ; FF_X16_Y18_N9      ; 16      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|altera_avalon_packets_to_master:u_avmm|packets_to_master:p2m|writedata[0]~0                          ; LCCOMB_X17_Y18_N20 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_count_reg[0]~1                                               ; LCCOMB_X21_Y15_N10 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_datalen_reg[10]~18                                           ; LCCOMB_X21_Y15_N14 ; 11      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_write_reg~2                                                  ; LCCOMB_X21_Y14_N30 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mmreq_data_reg[0]~2                                             ; LCCOMB_X18_Y15_N8  ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|out_bytepos_reg[1]~1                                            ; LCCOMB_X11_Y13_N4  ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|out_data_reg[0]~4                                               ; LCCOMB_X19_Y15_N28 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|out_data_reg[7]~0                                               ; LCCOMB_X11_Y13_N28 ; 12      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|out_data_reg[7]~7                                               ; LCCOMB_X21_Y12_N22 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg.STATE_AVMM                                            ; FF_X18_Y15_N29     ; 21      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg.STATE_AVMM_DATA                                       ; FF_X22_Y16_N17     ; 28      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg.STATE_CLOSE                                           ; FF_X22_Y16_N29     ; 16      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|always0~0                                                       ; LCCOMB_X22_Y7_N10  ; 14      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|always1~0                                                       ; LCCOMB_X28_Y7_N18  ; 12      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|comb~0                                                          ; LCCOMB_X23_Y6_N28  ; 1       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|comb~2                                                          ; LCCOMB_X23_Y6_N4   ; 1       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|comb~4                                                          ; LCCOMB_X23_Y6_N18  ; 1       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|comb~6                                                          ; LCCOMB_X23_Y6_N30  ; 1       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|comb~0                      ; LCCOMB_X22_Y9_N12  ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|comb~0                     ; LCCOMB_X22_Y7_N6   ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|always0~0                                                       ; LCCOMB_X14_Y9_N18  ; 12      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|always1~0                                                       ; LCCOMB_X12_Y6_N26  ; 14      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|comb~0                      ; LCCOMB_X12_Y6_N22  ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|comb~0                     ; LCCOMB_X18_Y8_N24  ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_areset:u_rst1|reset_out~0                        ; LCCOMB_X16_Y12_N26 ; 40      ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_areset:u_rst2|reset_out~0                        ; LCCOMB_X12_Y8_N14  ; 5       ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[4]                                                 ; FF_X12_Y8_N9       ; 14      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[4]                                                 ; FF_X12_Y8_N9       ; 161     ; Async. clear            ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|arp_reg~3                                                        ; LCCOMB_X19_Y4_N20  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|rxstate_reg.STATE_INIT                                           ; FF_X19_Y3_N5       ; 24      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|clkena_reg                                                         ; FF_X13_Y2_N25      ; 69      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_count_reg[2]                       ; FF_X18_Y1_N7       ; 38      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_count_reg[6]~21                   ; LCCOMB_X16_Y1_N0   ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_reg[7]~4                          ; LCCOMB_X16_Y1_N2   ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_data_reg[7]~0                       ; LCCOMB_X16_Y3_N6   ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[31]~1 ; LCCOMB_X14_Y1_N20  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|test_frame[2]~1                         ; LCCOMB_X16_Y3_N4   ; 15      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|always1~1                               ; LCCOMB_X17_Y5_N22  ; 14      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|data_count_reg[1]~1                     ; LCCOMB_X17_Y5_N26  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|fcs_count_reg[4]~16                     ; LCCOMB_X12_Y3_N10  ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|interframe_count_reg[6]~0               ; LCCOMB_X12_Y3_N14  ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_count_reg[5]~12                   ; LCCOMB_X17_Y2_N26  ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[0]~6                          ; LCCOMB_X16_Y4_N24  ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[1]~11                         ; LCCOMB_X16_Y4_N8   ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[0]~13 ; LCCOMB_X12_Y3_N4   ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|preamble_count_reg[4]~2                 ; LCCOMB_X18_Y2_N14  ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|preamble_count_reg[5]                   ; FF_X18_Y2_N13      ; 48      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|start_sig~0                             ; LCCOMB_X18_Y2_N28  ; 12      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|test_stop~0                             ; LCCOMB_X11_Y3_N18  ; 9       ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[10]~15                                            ; LCCOMB_X14_Y4_N8   ; 11      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[5]~12                                           ; LCCOMB_X16_Y5_N6   ; 9       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[8]~1                                            ; LCCOMB_X16_Y5_N0   ; 24      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_RESEND                                         ; FF_X14_Y4_N19      ; 15      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_TXDATA                                         ; FF_X14_Y4_N17      ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|databuff_reg[0]~21                                           ; LCCOMB_X19_Y12_N2  ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|databuff_reg[3]~16                                           ; LCCOMB_X22_Y10_N14 ; 16      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rx_data_reg[15]~1                                            ; LCCOMB_X19_Y14_N24 ; 26      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxdatanum_reg[10]~13                                         ; LCCOMB_X24_Y12_N28 ; 11      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxfifo_addr_reg[8]~11                                        ; LCCOMB_X24_Y12_N30 ; 9       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxfifo_blocknum_reg[5]~8                                     ; LCCOMB_X25_Y12_N12 ; 6       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxstate_reg.STATE_RXIDLE                                     ; FF_X25_Y12_N5      ; 19      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxstate_reg.STATE_RXPAYLOAD                                  ; FF_X25_Y12_N29     ; 18      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|sumadd_buff_reg[11]~1                                        ; LCCOMB_X24_Y11_N2  ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txdatanum_reg[10]~4                                          ; LCCOMB_X19_Y12_N6  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txdatanum_reg[1]~1                                           ; LCCOMB_X17_Y13_N16 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_addr_reg[8]~12                                        ; LCCOMB_X11_Y13_N16 ; 9       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_blocknum_reg[5]~8                                     ; LCCOMB_X16_Y13_N6  ; 6       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_writeenable[0]~9                                      ; LCCOMB_X13_Y12_N2  ; 1       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_writeenable[1]~6                                      ; LCCOMB_X13_Y12_N16 ; 1       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_writeenable[2]~7                                      ; LCCOMB_X13_Y12_N18 ; 1       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_writeenable[3]~8                                      ; LCCOMB_X13_Y12_N14 ; 1       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txstate_reg.STATE_TXIDLE                                     ; FF_X16_Y13_N27     ; 28      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txstate_reg.STATE_TXPAYLOAD                                  ; FF_X16_Y13_N1      ; 85      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|udpsum_reg[2]~22                                             ; LCCOMB_X24_Y11_N18 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writedata_reg[0]~10                                          ; LCCOMB_X17_Y13_N0  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writedata_reg[0]~9                                           ; LCCOMB_X21_Y11_N4  ; 15      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writedata_reg[24]~47                                         ; LCCOMB_X17_Y11_N14 ; 8       ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|udp_bridge_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:peridot_ethio_0_m1_limiter|save_dest_id~0                                  ; LCCOMB_X13_Y16_N28 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; udp_bridge_core:u0|udp_bridge_core_pio_0:pio_0|always0~1                                                                                                                        ; LCCOMB_X14_Y18_N16 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                         ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                     ; PIN_23        ; 428     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; udp_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X11_Y13_N1 ; 158     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[4]              ; FF_X12_Y8_N9  ; 161     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                        ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X27_Y6_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X27_Y5_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X15_Y4_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X15_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X15_Y8_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X15_Y7_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X15_Y6_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_rvo1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X15_Y9_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,985 / 32,401 ( 9 % )  ;
; C16 interconnects     ; 12 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 1,640 / 21,816 ( 8 % )  ;
; Direct links          ; 365 / 32,401 ( 1 % )    ;
; Global clocks         ; 3 / 10 ( 30 % )         ;
; Local interconnects   ; 1,042 / 10,320 ( 10 % ) ;
; R24 interconnects     ; 29 / 1,289 ( 2 % )      ;
; R4 interconnects      ; 1,911 / 28,186 ( 7 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.91) ; Number of LABs  (Total = 158) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 4                             ;
; 3                                           ; 0                             ;
; 4                                           ; 1                             ;
; 5                                           ; 3                             ;
; 6                                           ; 3                             ;
; 7                                           ; 3                             ;
; 8                                           ; 3                             ;
; 9                                           ; 5                             ;
; 10                                          ; 5                             ;
; 11                                          ; 4                             ;
; 12                                          ; 5                             ;
; 13                                          ; 6                             ;
; 14                                          ; 10                            ;
; 15                                          ; 28                            ;
; 16                                          ; 69                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.79) ; Number of LABs  (Total = 158) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 61                            ;
; 1 Clock                            ; 115                           ;
; 1 Clock enable                     ; 58                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 22                            ;
; 2 Async. clears                    ; 4                             ;
; 2 Clock enables                    ; 15                            ;
; 2 Clocks                           ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.38) ; Number of LABs  (Total = 158) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 6                             ;
; 3                                            ; 0                             ;
; 4                                            ; 1                             ;
; 5                                            ; 2                             ;
; 6                                            ; 1                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 1                             ;
; 12                                           ; 3                             ;
; 13                                           ; 4                             ;
; 14                                           ; 4                             ;
; 15                                           ; 9                             ;
; 16                                           ; 20                            ;
; 17                                           ; 10                            ;
; 18                                           ; 13                            ;
; 19                                           ; 8                             ;
; 20                                           ; 14                            ;
; 21                                           ; 11                            ;
; 22                                           ; 11                            ;
; 23                                           ; 3                             ;
; 24                                           ; 7                             ;
; 25                                           ; 1                             ;
; 26                                           ; 2                             ;
; 27                                           ; 5                             ;
; 28                                           ; 4                             ;
; 29                                           ; 1                             ;
; 30                                           ; 2                             ;
; 31                                           ; 2                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.63) ; Number of LABs  (Total = 158) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 11                            ;
; 2                                               ; 5                             ;
; 3                                               ; 11                            ;
; 4                                               ; 7                             ;
; 5                                               ; 10                            ;
; 6                                               ; 11                            ;
; 7                                               ; 12                            ;
; 8                                               ; 13                            ;
; 9                                               ; 11                            ;
; 10                                              ; 19                            ;
; 11                                              ; 7                             ;
; 12                                              ; 6                             ;
; 13                                              ; 7                             ;
; 14                                              ; 1                             ;
; 15                                              ; 8                             ;
; 16                                              ; 14                            ;
; 17                                              ; 0                             ;
; 18                                              ; 4                             ;
; 19                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.41) ; Number of LABs  (Total = 158) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 4                             ;
; 4                                            ; 5                             ;
; 5                                            ; 4                             ;
; 6                                            ; 2                             ;
; 7                                            ; 8                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 3                             ;
; 11                                           ; 5                             ;
; 12                                           ; 4                             ;
; 13                                           ; 2                             ;
; 14                                           ; 16                            ;
; 15                                           ; 10                            ;
; 16                                           ; 9                             ;
; 17                                           ; 12                            ;
; 18                                           ; 6                             ;
; 19                                           ; 13                            ;
; 20                                           ; 6                             ;
; 21                                           ; 2                             ;
; 22                                           ; 5                             ;
; 23                                           ; 3                             ;
; 24                                           ; 2                             ;
; 25                                           ; 5                             ;
; 26                                           ; 2                             ;
; 27                                           ; 3                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 5                             ;
; 31                                           ; 1                             ;
; 32                                           ; 6                             ;
; 33                                           ; 1                             ;
; 34                                           ; 1                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.             ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 11           ; 0            ; 11           ; 0            ; 0            ; 17        ; 11           ; 0            ; 17        ; 17        ; 1            ; 0            ; 0            ; 9            ; 6            ; 1            ; 0            ; 6            ; 9            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 17        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 6            ; 17           ; 6            ; 17           ; 17           ; 0         ; 6            ; 17           ; 0         ; 0         ; 16           ; 17           ; 17           ; 8            ; 11           ; 16           ; 17           ; 11           ; 8            ; 17           ; 17           ; 17           ; 17           ; 17           ; 17           ; 17           ; 17           ; 0         ; 17           ; 17           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; RMII_TXD[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RMII_TXD[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RMII_TXEN          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RMII_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RMII_CRSDV         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RMII_RXD[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RMII_RXD[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESERVED_GND1      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESERVED_GND2      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESERVED_GND3      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESERVED_GND4      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRCLK_OUT         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CKE            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; On            ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; RMII_CLK             ; 15.2              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                               ; Destination Register                                                                                                                                                          ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; RMII_CLK                                                                                                                                                                      ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[0]                                              ; 0.881             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[10]                                             ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[10]                                             ; 0.018             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_count_reg[6]                    ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_count_reg[6]                    ; 0.018             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|fcs_count_reg[4]                      ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|fcs_count_reg[4]                      ; 0.018             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[0]  ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[14] ; 0.018             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[1]  ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[15] ; 0.018             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_count_reg[6]                    ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_count_reg[6]                    ; 0.018             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[25]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[17]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[17]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[9]                                            ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[27]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[19]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[19]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[11]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[29]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[21]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[21]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[13]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[31]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[23]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[23]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[15]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[24]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[16]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[16]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[8]                                            ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[26]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[18]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[18]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[10]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[28]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[20]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[20]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[12]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[30]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[22]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[22]                                           ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[14]                                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[14] ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[12] ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[12] ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[10] ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[8]  ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[6]  ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[4]  ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[2]  ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[2]  ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[0]  ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[15] ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[13] ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[13] ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[11] ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[5]  ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[3]  ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[3]  ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[1]  ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|start_reg                             ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|out_sop_reg                           ; 0.017             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[8]                                            ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[8]                                            ; 0.016             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|wptr_reg[5]                                                   ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|in_data_reg[5]           ; 0.016             ;
; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_START3                                       ; udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_TXDATA                                       ; 0.015             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 36 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "air_udp_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Warning (169133): Can't reserve pin RESERVED_GND1 -- pin name is an illegal or unsupported format
Warning (169133): Can't reserve pin RESERVED_GND2 -- pin name is an illegal or unsupported format
Warning (169133): Can't reserve pin RESERVED_GND3 -- pin name is an illegal or unsupported format
Warning (169133): Can't reserve pin RESERVED_GND4 -- pin name is an illegal or unsupported format
Warning (169133): Can't reserve pin SDRCLK_OUT -- pin name is an illegal or unsupported format
Warning (169133): Can't reserve pin SDR_CKE -- pin name is an illegal or unsupported format
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'udp_bridge_core/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'udp_bridge_core/synthesis/submodules/peridot_ethio.sdc'
Warning (332174): Ignored filter at peridot_ethio.sdc(39): *|peridot_ethio_cdb_vector:u_cdb_status|in_data_reg[*] could not be matched with a register File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio.sdc Line: 39
Warning (332049): Ignored set_false_path at peridot_ethio.sdc(38): Argument <to> is an empty collection File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio.sdc Line: 38
    Info (332050): set_false_path \
    -to [get_registers {*|peridot_ethio_cdb_vector:u_cdb_status|in_data_reg[*]}] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio.sdc Line: 38
Warning (332174): Ignored filter at peridot_ethio.sdc(41): *|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[*] could not be matched with a register File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio.sdc Line: 41
Warning (332049): Ignored set_false_path at peridot_ethio.sdc(40): Argument <to> is an empty collection File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio.sdc Line: 40
    Info (332050): set_false_path \
    -to [get_registers {*|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[*]}] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio.sdc Line: 40
Warning (332174): Ignored filter at peridot_ethio.sdc(46): *|peridot_ethio_cdb_get:*|in_data_reg[*] could not be matched with a register File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio.sdc Line: 46
Warning (332174): Ignored filter at peridot_ethio.sdc(47): *|peridot_ethio_cdb_get:*|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[*] could not be matched with a register File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio.sdc Line: 47
Warning (332049): Ignored set_false_path at peridot_ethio.sdc(45): Argument <from> is an empty collection File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio.sdc Line: 45
    Info (332050): set_false_path \
    -from [get_registers {*|peridot_ethio_cdb_get:*|in_data_reg[*]}] \
    -to [get_registers {*|peridot_ethio_cdb_get:*|peridot_ethio_cdb_vector:u_cdb3|in_data_reg[*]}] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio.sdc Line: 45
Warning (332049): Ignored set_false_path at peridot_ethio.sdc(45): Argument <to> is an empty collection File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio.sdc Line: 45
Info (332104): Reading SDC File: 'peridot_air.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at peridot_air.sdc(23): u_pll|altpll_component|auto_generated|pll1|clk[0] could not be matched with a node File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 23
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(34): Argument -source is an empty collection File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 34
    Info (332050): create_generated_clock -name sdrclk_out_clock -source $sdrclk_nodes File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 34
Warning (332174): Ignored filter at peridot_air.sdc(35): sdrclk_out_clock could not be matched with a clock File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 35
Warning (332049): Ignored set_output_delay at peridot_air.sdc(35): Argument -clock is not an object ID File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 35
    Info (332050): set_output_delay -clock sdrclk_out_clock 0 $sdrclk_ports File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 35
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(37): Argument -source is an empty collection File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 37
    Info (332050): create_generated_clock -name sdram_clock -offset $sdrclk_iodelay -source $sdrclk_nodes File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 37
Warning (332174): Ignored filter at peridot_air.sdc(38): sdram_clock could not be matched with a clock File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 38
Warning (332049): Ignored set_output_delay at peridot_air.sdc(38): Argument -clock is not an object ID File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 38
    Info (332050): set_output_delay -clock sdram_clock -max $sdram_tsu [get_ports SDR_*] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 38
Warning (332049): Ignored set_output_delay at peridot_air.sdc(39): Argument -clock is not an object ID File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 39
    Info (332050): set_output_delay -clock sdram_clock -min $sdram_th [get_ports SDR_*] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 39
Warning (332174): Ignored filter at peridot_air.sdc(40): SDR_DQ[*] could not be matched with a port File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 40
Warning (332049): Ignored set_input_delay at peridot_air.sdc(40): Argument <targets> is an empty collection File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 40
    Info (332050): set_input_delay -clock sdram_clock [expr $sdram_tco - $sdrclk_period] [get_ports SDR_DQ\[*\]] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 40
Warning (332049): Ignored set_input_delay at peridot_air.sdc(40): Argument -clock is not an object ID File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/peridot_air.sdc Line: 40
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   20.000     RMII_CLK
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/air_udp_top.v Line: 35
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[4]  File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_reset.v Line: 127
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|Add0~6 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_reset.v Line: 127
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|byte_sel_reg[1] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_txctrl.v Line: 178
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|byte_sel_reg[0] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_txctrl.v Line: 178
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[0]~6 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_rmii_tx.v Line: 301
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[3] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_reset.v Line: 127
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[2] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_reset.v Line: 127
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[0] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_reset.v Line: 127
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[1] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_reset.v Line: 127
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|reset_count_reg[4]~0 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_reset.v Line: 127
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_data_reg[8]~1 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_txctrl.v Line: 178
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node udp_bridge_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mmreq_eop_reg File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v Line: 195
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_areset:u_rst2|reset_out~0 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_cdb.v Line: 50
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|out_data_reg[7]~0 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v Line: 274
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mmreq_sop_reg File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v Line: 195
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|packet_reg File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_udp2packet.v Line: 157
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|out_sop_reg File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v Line: 274
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|out_eop_reg File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v Line: 274
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|comb~0
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txdatanum_reg[1]~1 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_udp2packet.v Line: 376
        Info (176357): Destination node udp_bridge_core:u0|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txdatanum_reg[2] File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/peridot_ethio_udp2packet.v Line: 376
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 3 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 3 registers into blocks of type I/O Output Buffer
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DVP_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DVP_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DVP_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DVP_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DVP_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DVP_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DVP_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DVP_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DVP_HREF" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DVP_PCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DVP_VSYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DVP_XCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_ASDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_CSO_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GROVE_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GROVE_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SCCB_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SCCB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDR_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_PWR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMI_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMI_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_CD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USER_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "WS_LED" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.22 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin RMII_CLK uses I/O standard 3.3-V LVTTL at 53 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/air_udp_top.v Line: 38
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at 23 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/air_udp_top.v Line: 35
    Info (169178): Pin RESET_N uses I/O standard 3.3-V LVTTL at 34 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/air_udp_top.v Line: 36
    Info (169178): Pin RMII_CRSDV uses I/O standard 3.3-V LVTTL at 54 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/air_udp_top.v Line: 40
    Info (169178): Pin RMII_RXD[0] uses I/O standard 3.3-V LVTTL at 65 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/air_udp_top.v Line: 39
    Info (169178): Pin RMII_RXD[1] uses I/O standard 3.3-V LVTTL at 55 File: C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/air_udp_top.v Line: 39
Info (144001): Generated suppressed messages file C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/output_files/air_udp_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 5532 megabytes
    Info: Processing ended: Thu Dec  1 04:51:17 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/output_files/air_udp_top.fit.smsg.


