Fitter report for CPU
Sun Dec 11 16:46:01 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ALTSYNCRAM
 26. |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ALTSYNCRAM
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Sun Dec 11 16:46:01 2022          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; CPU                                            ;
; Top-level Entity Name              ; CPU                                            ;
; Family                             ; Cyclone 10 LP                                  ;
; Device                             ; 10CL006YU256C6G                                ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 609 / 6,272 ( 10 % )                           ;
;     Total combinational functions  ; 577 / 6,272 ( 9 % )                            ;
;     Dedicated logic registers      ; 263 / 6,272 ( 4 % )                            ;
; Total registers                    ; 263                                            ;
; Total pins                         ; 139 / 177 ( 79 % )                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 12,800 / 276,480 ( 5 % )                       ;
; Embedded Multiplier 9-bit elements ; 1 / 30 ( 3 % )                                 ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; auto                                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.5%      ;
;     Processor 3            ;   2.5%      ;
;     Processor 4            ;   2.5%      ;
;     Processor 5            ;   2.5%      ;
;     Processor 6            ;   2.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                           ;
+-----------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------+------------------+-----------------------+
; Node                  ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                            ; Destination Port ; Destination Port Name ;
+-----------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------+------------------+-----------------------+
; ACC:inst12|acc_reg[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ACC:inst12|acc_reg[0] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ACC:inst12|acc_reg[0]~_Duplicate_1                          ; Q                ;                       ;
; ACC:inst12|acc_reg[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ACC:inst12|acc_reg[1] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ACC:inst12|acc_reg[1]~_Duplicate_1                          ; Q                ;                       ;
; ACC:inst12|acc_reg[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ACC:inst12|acc_reg[2] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ACC:inst12|acc_reg[2]~_Duplicate_1                          ; Q                ;                       ;
; ACC:inst12|acc_reg[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ACC:inst12|acc_reg[3] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ACC:inst12|acc_reg[3]~_Duplicate_1                          ; Q                ;                       ;
; ACC:inst12|acc_reg[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ACC:inst12|acc_reg[4] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ACC:inst12|acc_reg[4]~_Duplicate_1                          ; Q                ;                       ;
; ACC:inst12|acc_reg[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ACC:inst12|acc_reg[5] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ACC:inst12|acc_reg[5]~_Duplicate_1                          ; Q                ;                       ;
; ACC:inst12|acc_reg[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ACC:inst12|acc_reg[6] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ACC:inst12|acc_reg[6]~_Duplicate_1                          ; Q                ;                       ;
; ACC:inst12|acc_reg[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ACC:inst12|acc_reg[7] ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ACC:inst12|acc_reg[7]~_Duplicate_1                          ; Q                ;                       ;
+-----------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1208 ) ; 0.00 % ( 0 / 1208 )        ; 0.00 % ( 0 / 1208 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1208 ) ; 0.00 % ( 0 / 1208 )        ; 0.00 % ( 0 / 1208 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 916 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 282 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/sias/Desktop/CSLab/CPU/output_files/CPU.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 609 / 6,272 ( 10 % )      ;
;     -- Combinational with no register       ; 346                       ;
;     -- Register only                        ; 32                        ;
;     -- Combinational with a register        ; 231                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 221                       ;
;     -- 3 input functions                    ; 248                       ;
;     -- <=2 input functions                  ; 108                       ;
;     -- Register only                        ; 32                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 520                       ;
;     -- arithmetic mode                      ; 57                        ;
;                                             ;                           ;
; Total registers*                            ; 263 / 7,106 ( 4 % )       ;
;     -- Dedicated logic registers            ; 263 / 6,272 ( 4 % )       ;
;     -- I/O registers                        ; 0 / 834 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 60 / 392 ( 15 % )         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 139 / 177 ( 79 % )        ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 4 / 30 ( 13 % )           ;
; Total block memory bits                     ; 12,800 / 276,480 ( 5 % )  ;
; Total block memory implementation bits      ; 36,864 / 276,480 ( 13 % ) ;
; Embedded Multiplier 9-bit elements          ; 1 / 30 ( 3 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global signals                              ; 10                        ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 2.9% / 2.8% / 3.0%        ;
; Peak interconnect usage (total/H/V)         ; 5.4% / 4.9% / 6.0%        ;
; Maximum fan-out                             ; 227                       ;
; Highest non-global fan-out                  ; 51                        ;
; Total fan-out                               ; 3198                      ;
; Average fan-out                             ; 2.70                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                            ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                ; Low                            ;
;                                             ;                    ;                    ;                                ;
; Total logic elements                        ; 425 / 6272 ( 7 % ) ; 184 / 6272 ( 3 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 274                ; 72                 ; 0                              ;
;     -- Register only                        ; 18                 ; 14                 ; 0                              ;
;     -- Combinational with a register        ; 133                ; 98                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                    ;                                ;
;     -- 4 input functions                    ; 160                ; 61                 ; 0                              ;
;     -- 3 input functions                    ; 177                ; 71                 ; 0                              ;
;     -- <=2 input functions                  ; 70                 ; 38                 ; 0                              ;
;     -- Register only                        ; 18                 ; 14                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic elements by mode                      ;                    ;                    ;                                ;
;     -- normal mode                          ; 358                ; 162                ; 0                              ;
;     -- arithmetic mode                      ; 49                 ; 8                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Total registers                             ; 151                ; 112                ; 0                              ;
;     -- Dedicated logic registers            ; 151 / 6272 ( 2 % ) ; 112 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Total LABs:  partially or completely used   ; 46 / 392 ( 12 % )  ; 16 / 392 ( 4 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                  ; 0                              ;
; I/O pins                                    ; 139                ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 1 / 30 ( 3 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 12800              ; 0                  ; 0                              ;
; Total RAM block bits                        ; 36864              ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 4 / 30 ( 13 % )    ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 10 / 12 ( 83 % )   ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                    ;                    ;                                ;
; Connections                                 ;                    ;                    ;                                ;
;     -- Input Connections                    ; 261                ; 163                ; 0                              ;
;     -- Registered Input Connections         ; 142                ; 121                ; 0                              ;
;     -- Output Connections                   ; 294                ; 130                ; 0                              ;
;     -- Registered Output Connections        ; 16                 ; 130                ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Internal Connections                        ;                    ;                    ;                                ;
;     -- Total Connections                    ; 2499               ; 1071               ; 5                              ;
;     -- Registered Connections               ; 523                ; 727                ; 0                              ;
;                                             ;                    ;                    ;                                ;
; External Connections                        ;                    ;                    ;                                ;
;     -- Top                                  ; 262                ; 293                ; 0                              ;
;     -- sld_hub:auto_hub                     ; 293                ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Partition Interface                         ;                    ;                    ;                                ;
;     -- Input Ports                          ; 41                 ; 74                 ; 0                              ;
;     -- Output Ports                         ; 148                ; 91                 ; 0                              ;
;     -- Bidir Ports                          ; 8                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Registered Ports                            ;                    ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 3                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 53                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Port Connectivity                           ;                    ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 2                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 28                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 46                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 51                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 60                 ; 0                              ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK  ; E2    ; 1        ; 0            ; 11           ; 0            ; 12                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; RST  ; E1    ; 1        ; 0            ; 11           ; 7            ; 24                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ACC[0]             ; R5    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ACC[1]             ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ACC[2]             ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ACC[3]             ; R6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ACC[4]             ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ACC[5]             ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ACC[6]             ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ACC[7]             ; K2    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ACC_ZF             ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_MODE[0]        ; N6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_MODE[1]        ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_MODE[2]        ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_MODE[3]        ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_OP[0]          ; R8    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_OP[1]          ; M8    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_OP[2]          ; K9    ; 4        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_OP[3]          ; J11   ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_OP[4]          ; N8    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_OP[5]          ; T6    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_OP[6]          ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_OP[7]          ; K8    ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_RES[0]         ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_RES[1]         ; R9    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_RES[2]         ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_RES[3]         ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_RES[4]         ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_RES[5]         ; N5    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_RES[6]         ; L8    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ALU_RES[7]         ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BRANCH_ADDRESS[0]  ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BRANCH_ADDRESS[1]  ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BRANCH_ADDRESS[2]  ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BRANCH_ADDRESS[3]  ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BRANCH_ADDRESS[4]  ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BRANCH_ADDRESS[5]  ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BRANCH_ADDRESS[6]  ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; BRANCH_ADDRESS[7]  ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CAR_CONTROL[0]     ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CAR_CONTROL[1]     ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CAR_CONTROL[2]     ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CAR_CONTROL[3]     ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_ADDRESS[0] ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_ADDRESS[1] ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_ADDRESS[2] ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_ADDRESS[3] ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_ADDRESS[4] ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_ADDRESS[5] ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_ADDRESS[6] ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_ADDRESS[7] ; E6    ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[0]     ; A3    ; 8        ; 3            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[10]    ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[11]    ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[12]    ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[13]    ; N3    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[14]    ; T4    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[15]    ; C3    ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[16]    ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[17]    ; F10   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[18]    ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[19]    ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[1]     ; L12   ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[20]    ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[21]    ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[2]     ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[3]     ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[4]     ; G1    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[5]     ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[6]     ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[7]     ; R7    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[8]     ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CONTROL_BUS[9]     ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[0]              ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[1]              ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[2]              ; K1    ; 2        ; 0            ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[3]              ; T5    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[4]              ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[5]              ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[6]              ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[7]              ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[0]             ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[1]             ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[2]             ; L10   ; 4        ; 25           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[3]             ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[4]             ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[5]             ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[6]             ; L14   ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[7]             ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR[0]             ; L11   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR[1]             ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR[2]             ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR[3]             ; M12   ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR[4]             ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR[5]             ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR[6]             ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR[7]             ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_BUS_CONTROL[0] ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_BUS_CONTROL[1] ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_BUS_CONTROL[2] ; P6    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_BUS_CONTROL[3] ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MBR_BUS_CONTROL[4] ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM[0]             ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM[1]             ; N14   ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM[2]             ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM[3]             ; K12   ; 5        ; 34           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM[4]             ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM[5]             ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM[6]             ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM[7]             ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM_IN[0]          ; R13   ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM_IN[1]          ; G16   ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM_IN[2]          ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM_IN[3]          ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM_IN[4]          ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM_IN[5]          ; P14   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM_IN[6]          ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM_IN[7]          ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MEM_RW             ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[0]              ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[1]              ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[2]              ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[3]              ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[4]              ; P8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[5]              ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[6]              ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[7]              ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_BUS_CONTROL[0]  ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_BUS_CONTROL[1]  ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_BUS_CONTROL[2]  ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_BUS_CONTROL[3]  ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------+
; BUS_CTX[0] ; K10   ; 4        ; 25           ; 0            ; 14           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; bus_proxy:inst|bus_port[7]~53 (inverted) ;
; BUS_CTX[1] ; T9    ; 4        ; 18           ; 0            ; 14           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; bus_proxy:inst|bus_port[7]~53 (inverted) ;
; BUS_CTX[2] ; R11   ; 4        ; 23           ; 0            ; 14           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; bus_proxy:inst|bus_port[7]~53 (inverted) ;
; BUS_CTX[3] ; R10   ; 4        ; 21           ; 0            ; 7            ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; bus_proxy:inst|bus_port[7]~53 (inverted) ;
; BUS_CTX[4] ; M9    ; 4        ; 21           ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; bus_proxy:inst|bus_port[7]~53 (inverted) ;
; BUS_CTX[5] ; L9    ; 4        ; 18           ; 0            ; 0            ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; bus_proxy:inst|bus_port[7]~53 (inverted) ;
; BUS_CTX[6] ; T10   ; 4        ; 21           ; 0            ; 0            ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; bus_proxy:inst|bus_port[7]~53 (inverted) ;
; BUS_CTX[7] ; T12   ; 4        ; 25           ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; bus_proxy:inst|bus_port[7]~53 (inverted) ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; PC[2]                   ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; IR[4]                   ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; MEM_IN[1]               ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; MBR[1]                  ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; IR[5]                   ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; BRANCH_ADDRESS[7]       ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; CONTROL_BUS[20]         ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; PC_BUS_CONTROL[2]       ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; CONTROL_BUS[6]          ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; CONTROL_ADDRESS[7]      ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; ALU_MODE[2]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 7 / 15 ( 47 % )   ; 2.5V          ; --           ;
; 2        ; 13 / 19 ( 68 % )  ; 2.5V          ; --           ;
; 3        ; 23 / 26 ( 88 % )  ; 2.5V          ; --           ;
; 4        ; 27 / 27 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 23 / 25 ( 92 % )  ; 2.5V          ; --           ;
; 6        ; 9 / 14 ( 64 % )   ; 2.5V          ; --           ;
; 7        ; 20 / 26 ( 77 % )  ; 2.5V          ; --           ;
; 8        ; 22 / 25 ( 88 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; PC_BUS_CONTROL[1]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 200        ; 8        ; CONTROL_BUS[0]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 196        ; 8        ; CONTROL_ADDRESS[1]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 192        ; 8        ; ALU_MODE[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 188        ; 8        ; BRANCH_ADDRESS[3]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 183        ; 8        ; BRANCH_ADDRESS[2]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 177        ; 8        ; ACC[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 175        ; 7        ; CONTROL_ADDRESS[5]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 168        ; 7        ; CONTROL_BUS[5]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 161        ; 7        ; CONTROL_ADDRESS[0]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 159        ; 7        ; CONTROL_BUS[11]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; IR[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; CONTROL_ADDRESS[3]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 195        ; 8        ; MBR_BUS_CONTROL[0]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 189        ; 8        ; CONTROL_BUS[16]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 184        ; 8        ; PC_BUS_CONTROL[2]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 178        ; 8        ; ACC_ZF                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 176        ; 7        ; CONTROL_ADDRESS[4]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 169        ; 7        ; ALU_RES[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 162        ; 7        ; MEM_RW                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 160        ; 7        ; ALU_RES[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; CAR_CONTROL[0]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; MBR[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; CONTROL_BUS[15]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; BRANCH_ADDRESS[6]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; BRANCH_ADDRESS[0]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 172        ; 7        ; PC_BUS_CONTROL[0]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; CONTROL_BUS[2]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; BRANCH_ADDRESS[1]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 173        ; 7        ; CAR_CONTROL[2]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; PC_BUS_CONTROL[3]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; MEM_IN[7]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; RST                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 23         ; 1        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; CONTROL_ADDRESS[7]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 190        ; 8        ; CONTROL_BUS[6]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 181        ; 8        ; BRANCH_ADDRESS[7]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 174        ; 7        ; CAR_CONTROL[1]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 158        ; 7        ; PC[1]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 157        ; 7        ; CONTROL_BUS[18]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; BRANCH_ADDRESS[5]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ; 186        ; 8        ; CONTROL_BUS[3]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 182        ; 8        ; CONTROL_BUS[20]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 165        ; 7        ; BRANCH_ADDRESS[4]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 164        ; 7        ; CONTROL_BUS[17]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 166        ; 7        ; CONTROL_ADDRESS[6]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; IR[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 142        ; 6        ; CAR_CONTROL[3]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 140        ; 6        ; IR[5]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; CONTROL_BUS[4]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; CONTROL_ADDRESS[2]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; MBR[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 136        ; 6        ; MEM_IN[1]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; CONTROL_BUS[21]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; ALU_MODE[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; ALU_OP[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 123        ; 5        ; ACC[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 124        ; 5        ; IR[6]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 122        ; 5        ; ACC[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 121        ; 5        ; IR[4]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 120        ; 5        ; PC[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 33         ; 2        ; IR[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 32         ; 2        ; ACC[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; CONTROL_BUS[10]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 30         ; 2        ; ACC[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; ALU_OP[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K9       ; 76         ; 4        ; ALU_OP[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 87         ; 4        ; BUS_CTX[0]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 110        ; 5        ; MAR[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 105        ; 5        ; MEM[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; PC[0]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 118        ; 5        ; ALU_MODE[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 2        ; CONTROL_BUS[19]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 34         ; 2        ; ALU_RES[4]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 36         ; 2        ; MBR_BUS_CONTROL[4]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 40         ; 2        ; ACC[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; MBR_BUS_CONTROL[1]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 68         ; 3        ; ALU_RES[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 77         ; 4        ; BUS_CTX[5]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 88         ; 4        ; MAR[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 99         ; 4        ; MBR[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L12      ; 104        ; 5        ; CONTROL_BUS[1]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 114        ; 5        ; PC[6]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 113        ; 5        ; MAR[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 116        ; 5        ; MEM_IN[6]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 115        ; 5        ; MBR[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; CONTROL_BUS[8]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 59         ; 3        ; MEM_IN[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 69         ; 3        ; ALU_OP[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ; 78         ; 4        ; BUS_CTX[4]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 93         ; 4        ; MAR[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ; 100        ; 4        ; MEM_IN[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ; 103        ; 5        ; MBR[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; IR[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 45         ; 3        ; CONTROL_BUS[13]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; ALU_RES[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 56         ; 3        ; ALU_MODE[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; ALU_OP[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 79         ; 4        ; PC[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; MEM[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 101        ; 4        ; MBR[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N13      ; 102        ; 5        ; MEM_IN[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N14      ; 106        ; 5        ; MEM[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 112        ; 5        ; MEM[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 111        ; 5        ; MEM[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 44         ; 2        ; MBR_BUS_CONTROL[3]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; MBR_BUS_CONTROL[2]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; PC[4]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 89         ; 4        ; MAR[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; MEM[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; MEM_IN[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 107        ; 5        ; MAR[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 108        ; 5        ; MBR[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 42         ; 2        ; CONTROL_BUS[9]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; ALU_OP[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R5       ; 61         ; 3        ; ACC[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 63         ; 3        ; ACC[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 66         ; 3        ; CONTROL_BUS[7]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 72         ; 3        ; ALU_OP[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 74         ; 4        ; ALU_RES[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 80         ; 4        ; BUS_CTX[3]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 83         ; 4        ; BUS_CTX[2]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 85         ; 4        ; MAR[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 91         ; 4        ; MEM_IN[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 97         ; 4        ; MEM[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; MEM[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; MBR[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; CONTROL_BUS[14]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T5       ; 62         ; 3        ; IR[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 64         ; 3        ; ALU_OP[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 67         ; 3        ; ALU_RES[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 73         ; 3        ; CONTROL_BUS[12]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 75         ; 4        ; BUS_CTX[1]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 81         ; 4        ; BUS_CTX[6]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 84         ; 4        ; PC[7]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 86         ; 4        ; BUS_CTX[7]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 92         ; 4        ; PC[5]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 95         ; 4        ; ALU_RES[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 96         ; 4        ; MAR[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+--------------------+-------------------------------+
; Pin Name           ; Reason                        ;
+--------------------+-------------------------------+
; ACC_ZF             ; Incomplete set of assignments ;
; MEM_RW             ; Incomplete set of assignments ;
; ACC[7]             ; Incomplete set of assignments ;
; ACC[6]             ; Incomplete set of assignments ;
; ACC[5]             ; Incomplete set of assignments ;
; ACC[4]             ; Incomplete set of assignments ;
; ACC[3]             ; Incomplete set of assignments ;
; ACC[2]             ; Incomplete set of assignments ;
; ACC[1]             ; Incomplete set of assignments ;
; ACC[0]             ; Incomplete set of assignments ;
; ALU_MODE[3]        ; Incomplete set of assignments ;
; ALU_MODE[2]        ; Incomplete set of assignments ;
; ALU_MODE[1]        ; Incomplete set of assignments ;
; ALU_MODE[0]        ; Incomplete set of assignments ;
; ALU_OP[7]          ; Incomplete set of assignments ;
; ALU_OP[6]          ; Incomplete set of assignments ;
; ALU_OP[5]          ; Incomplete set of assignments ;
; ALU_OP[4]          ; Incomplete set of assignments ;
; ALU_OP[3]          ; Incomplete set of assignments ;
; ALU_OP[2]          ; Incomplete set of assignments ;
; ALU_OP[1]          ; Incomplete set of assignments ;
; ALU_OP[0]          ; Incomplete set of assignments ;
; ALU_RES[7]         ; Incomplete set of assignments ;
; ALU_RES[6]         ; Incomplete set of assignments ;
; ALU_RES[5]         ; Incomplete set of assignments ;
; ALU_RES[4]         ; Incomplete set of assignments ;
; ALU_RES[3]         ; Incomplete set of assignments ;
; ALU_RES[2]         ; Incomplete set of assignments ;
; ALU_RES[1]         ; Incomplete set of assignments ;
; ALU_RES[0]         ; Incomplete set of assignments ;
; BRANCH_ADDRESS[7]  ; Incomplete set of assignments ;
; BRANCH_ADDRESS[6]  ; Incomplete set of assignments ;
; BRANCH_ADDRESS[5]  ; Incomplete set of assignments ;
; BRANCH_ADDRESS[4]  ; Incomplete set of assignments ;
; BRANCH_ADDRESS[3]  ; Incomplete set of assignments ;
; BRANCH_ADDRESS[2]  ; Incomplete set of assignments ;
; BRANCH_ADDRESS[1]  ; Incomplete set of assignments ;
; BRANCH_ADDRESS[0]  ; Incomplete set of assignments ;
; CAR_CONTROL[3]     ; Incomplete set of assignments ;
; CAR_CONTROL[2]     ; Incomplete set of assignments ;
; CAR_CONTROL[1]     ; Incomplete set of assignments ;
; CAR_CONTROL[0]     ; Incomplete set of assignments ;
; CONTROL_ADDRESS[7] ; Incomplete set of assignments ;
; CONTROL_ADDRESS[6] ; Incomplete set of assignments ;
; CONTROL_ADDRESS[5] ; Incomplete set of assignments ;
; CONTROL_ADDRESS[4] ; Incomplete set of assignments ;
; CONTROL_ADDRESS[3] ; Incomplete set of assignments ;
; CONTROL_ADDRESS[2] ; Incomplete set of assignments ;
; CONTROL_ADDRESS[1] ; Incomplete set of assignments ;
; CONTROL_ADDRESS[0] ; Incomplete set of assignments ;
; CONTROL_BUS[21]    ; Incomplete set of assignments ;
; CONTROL_BUS[20]    ; Incomplete set of assignments ;
; CONTROL_BUS[19]    ; Incomplete set of assignments ;
; CONTROL_BUS[18]    ; Incomplete set of assignments ;
; CONTROL_BUS[17]    ; Incomplete set of assignments ;
; CONTROL_BUS[16]    ; Incomplete set of assignments ;
; CONTROL_BUS[15]    ; Incomplete set of assignments ;
; CONTROL_BUS[14]    ; Incomplete set of assignments ;
; CONTROL_BUS[13]    ; Incomplete set of assignments ;
; CONTROL_BUS[12]    ; Incomplete set of assignments ;
; CONTROL_BUS[11]    ; Incomplete set of assignments ;
; CONTROL_BUS[10]    ; Incomplete set of assignments ;
; CONTROL_BUS[9]     ; Incomplete set of assignments ;
; CONTROL_BUS[8]     ; Incomplete set of assignments ;
; CONTROL_BUS[7]     ; Incomplete set of assignments ;
; CONTROL_BUS[6]     ; Incomplete set of assignments ;
; CONTROL_BUS[5]     ; Incomplete set of assignments ;
; CONTROL_BUS[4]     ; Incomplete set of assignments ;
; CONTROL_BUS[3]     ; Incomplete set of assignments ;
; CONTROL_BUS[2]     ; Incomplete set of assignments ;
; CONTROL_BUS[1]     ; Incomplete set of assignments ;
; CONTROL_BUS[0]     ; Incomplete set of assignments ;
; IR[7]              ; Incomplete set of assignments ;
; IR[6]              ; Incomplete set of assignments ;
; IR[5]              ; Incomplete set of assignments ;
; IR[4]              ; Incomplete set of assignments ;
; IR[3]              ; Incomplete set of assignments ;
; IR[2]              ; Incomplete set of assignments ;
; IR[1]              ; Incomplete set of assignments ;
; IR[0]              ; Incomplete set of assignments ;
; MAR[7]             ; Incomplete set of assignments ;
; MAR[6]             ; Incomplete set of assignments ;
; MAR[5]             ; Incomplete set of assignments ;
; MAR[4]             ; Incomplete set of assignments ;
; MAR[3]             ; Incomplete set of assignments ;
; MAR[2]             ; Incomplete set of assignments ;
; MAR[1]             ; Incomplete set of assignments ;
; MAR[0]             ; Incomplete set of assignments ;
; MBR[7]             ; Incomplete set of assignments ;
; MBR[6]             ; Incomplete set of assignments ;
; MBR[5]             ; Incomplete set of assignments ;
; MBR[4]             ; Incomplete set of assignments ;
; MBR[3]             ; Incomplete set of assignments ;
; MBR[2]             ; Incomplete set of assignments ;
; MBR[1]             ; Incomplete set of assignments ;
; MBR[0]             ; Incomplete set of assignments ;
; MBR_BUS_CONTROL[4] ; Incomplete set of assignments ;
; MBR_BUS_CONTROL[3] ; Incomplete set of assignments ;
; MBR_BUS_CONTROL[2] ; Incomplete set of assignments ;
; MBR_BUS_CONTROL[1] ; Incomplete set of assignments ;
; MBR_BUS_CONTROL[0] ; Incomplete set of assignments ;
; MEM[7]             ; Incomplete set of assignments ;
; MEM[6]             ; Incomplete set of assignments ;
; MEM[5]             ; Incomplete set of assignments ;
; MEM[4]             ; Incomplete set of assignments ;
; MEM[3]             ; Incomplete set of assignments ;
; MEM[2]             ; Incomplete set of assignments ;
; MEM[1]             ; Incomplete set of assignments ;
; MEM[0]             ; Incomplete set of assignments ;
; MEM_IN[7]          ; Incomplete set of assignments ;
; MEM_IN[6]          ; Incomplete set of assignments ;
; MEM_IN[5]          ; Incomplete set of assignments ;
; MEM_IN[4]          ; Incomplete set of assignments ;
; MEM_IN[3]          ; Incomplete set of assignments ;
; MEM_IN[2]          ; Incomplete set of assignments ;
; MEM_IN[1]          ; Incomplete set of assignments ;
; MEM_IN[0]          ; Incomplete set of assignments ;
; PC[7]              ; Incomplete set of assignments ;
; PC[6]              ; Incomplete set of assignments ;
; PC[5]              ; Incomplete set of assignments ;
; PC[4]              ; Incomplete set of assignments ;
; PC[3]              ; Incomplete set of assignments ;
; PC[2]              ; Incomplete set of assignments ;
; PC[1]              ; Incomplete set of assignments ;
; PC[0]              ; Incomplete set of assignments ;
; PC_BUS_CONTROL[3]  ; Incomplete set of assignments ;
; PC_BUS_CONTROL[2]  ; Incomplete set of assignments ;
; PC_BUS_CONTROL[1]  ; Incomplete set of assignments ;
; PC_BUS_CONTROL[0]  ; Incomplete set of assignments ;
; BUS_CTX[7]         ; Incomplete set of assignments ;
; BUS_CTX[6]         ; Incomplete set of assignments ;
; BUS_CTX[5]         ; Incomplete set of assignments ;
; BUS_CTX[4]         ; Incomplete set of assignments ;
; BUS_CTX[3]         ; Incomplete set of assignments ;
; BUS_CTX[2]         ; Incomplete set of assignments ;
; BUS_CTX[1]         ; Incomplete set of assignments ;
; BUS_CTX[0]         ; Incomplete set of assignments ;
; CLK                ; Incomplete set of assignments ;
; RST                ; Incomplete set of assignments ;
; ACC_ZF             ; Missing location assignment   ;
; MEM_RW             ; Missing location assignment   ;
; ACC[7]             ; Missing location assignment   ;
; ACC[6]             ; Missing location assignment   ;
; ACC[5]             ; Missing location assignment   ;
; ACC[4]             ; Missing location assignment   ;
; ACC[3]             ; Missing location assignment   ;
; ACC[2]             ; Missing location assignment   ;
; ACC[1]             ; Missing location assignment   ;
; ACC[0]             ; Missing location assignment   ;
; ALU_MODE[3]        ; Missing location assignment   ;
; ALU_MODE[2]        ; Missing location assignment   ;
; ALU_MODE[1]        ; Missing location assignment   ;
; ALU_MODE[0]        ; Missing location assignment   ;
; ALU_OP[7]          ; Missing location assignment   ;
; ALU_OP[6]          ; Missing location assignment   ;
; ALU_OP[5]          ; Missing location assignment   ;
; ALU_OP[4]          ; Missing location assignment   ;
; ALU_OP[3]          ; Missing location assignment   ;
; ALU_OP[2]          ; Missing location assignment   ;
; ALU_OP[1]          ; Missing location assignment   ;
; ALU_OP[0]          ; Missing location assignment   ;
; ALU_RES[7]         ; Missing location assignment   ;
; ALU_RES[6]         ; Missing location assignment   ;
; ALU_RES[5]         ; Missing location assignment   ;
; ALU_RES[4]         ; Missing location assignment   ;
; ALU_RES[3]         ; Missing location assignment   ;
; ALU_RES[2]         ; Missing location assignment   ;
; ALU_RES[1]         ; Missing location assignment   ;
; ALU_RES[0]         ; Missing location assignment   ;
; BRANCH_ADDRESS[7]  ; Missing location assignment   ;
; BRANCH_ADDRESS[6]  ; Missing location assignment   ;
; BRANCH_ADDRESS[5]  ; Missing location assignment   ;
; BRANCH_ADDRESS[4]  ; Missing location assignment   ;
; BRANCH_ADDRESS[3]  ; Missing location assignment   ;
; BRANCH_ADDRESS[2]  ; Missing location assignment   ;
; BRANCH_ADDRESS[1]  ; Missing location assignment   ;
; BRANCH_ADDRESS[0]  ; Missing location assignment   ;
; CAR_CONTROL[3]     ; Missing location assignment   ;
; CAR_CONTROL[2]     ; Missing location assignment   ;
; CAR_CONTROL[1]     ; Missing location assignment   ;
; CAR_CONTROL[0]     ; Missing location assignment   ;
; CONTROL_ADDRESS[7] ; Missing location assignment   ;
; CONTROL_ADDRESS[6] ; Missing location assignment   ;
; CONTROL_ADDRESS[5] ; Missing location assignment   ;
; CONTROL_ADDRESS[4] ; Missing location assignment   ;
; CONTROL_ADDRESS[3] ; Missing location assignment   ;
; CONTROL_ADDRESS[2] ; Missing location assignment   ;
; CONTROL_ADDRESS[1] ; Missing location assignment   ;
; CONTROL_ADDRESS[0] ; Missing location assignment   ;
; CONTROL_BUS[21]    ; Missing location assignment   ;
; CONTROL_BUS[20]    ; Missing location assignment   ;
; CONTROL_BUS[19]    ; Missing location assignment   ;
; CONTROL_BUS[18]    ; Missing location assignment   ;
; CONTROL_BUS[17]    ; Missing location assignment   ;
; CONTROL_BUS[16]    ; Missing location assignment   ;
; CONTROL_BUS[15]    ; Missing location assignment   ;
; CONTROL_BUS[14]    ; Missing location assignment   ;
; CONTROL_BUS[13]    ; Missing location assignment   ;
; CONTROL_BUS[12]    ; Missing location assignment   ;
; CONTROL_BUS[11]    ; Missing location assignment   ;
; CONTROL_BUS[10]    ; Missing location assignment   ;
; CONTROL_BUS[9]     ; Missing location assignment   ;
; CONTROL_BUS[8]     ; Missing location assignment   ;
; CONTROL_BUS[7]     ; Missing location assignment   ;
; CONTROL_BUS[6]     ; Missing location assignment   ;
; CONTROL_BUS[5]     ; Missing location assignment   ;
; CONTROL_BUS[4]     ; Missing location assignment   ;
; CONTROL_BUS[3]     ; Missing location assignment   ;
; CONTROL_BUS[2]     ; Missing location assignment   ;
; CONTROL_BUS[1]     ; Missing location assignment   ;
; CONTROL_BUS[0]     ; Missing location assignment   ;
; IR[7]              ; Missing location assignment   ;
; IR[6]              ; Missing location assignment   ;
; IR[5]              ; Missing location assignment   ;
; IR[4]              ; Missing location assignment   ;
; IR[3]              ; Missing location assignment   ;
; IR[2]              ; Missing location assignment   ;
; IR[1]              ; Missing location assignment   ;
; IR[0]              ; Missing location assignment   ;
; MAR[7]             ; Missing location assignment   ;
; MAR[6]             ; Missing location assignment   ;
; MAR[5]             ; Missing location assignment   ;
; MAR[4]             ; Missing location assignment   ;
; MAR[3]             ; Missing location assignment   ;
; MAR[2]             ; Missing location assignment   ;
; MAR[1]             ; Missing location assignment   ;
; MAR[0]             ; Missing location assignment   ;
; MBR[7]             ; Missing location assignment   ;
; MBR[6]             ; Missing location assignment   ;
; MBR[5]             ; Missing location assignment   ;
; MBR[4]             ; Missing location assignment   ;
; MBR[3]             ; Missing location assignment   ;
; MBR[2]             ; Missing location assignment   ;
; MBR[1]             ; Missing location assignment   ;
; MBR[0]             ; Missing location assignment   ;
; MBR_BUS_CONTROL[4] ; Missing location assignment   ;
; MBR_BUS_CONTROL[3] ; Missing location assignment   ;
; MBR_BUS_CONTROL[2] ; Missing location assignment   ;
; MBR_BUS_CONTROL[1] ; Missing location assignment   ;
; MBR_BUS_CONTROL[0] ; Missing location assignment   ;
; MEM[7]             ; Missing location assignment   ;
; MEM[6]             ; Missing location assignment   ;
; MEM[5]             ; Missing location assignment   ;
; MEM[4]             ; Missing location assignment   ;
; MEM[3]             ; Missing location assignment   ;
; MEM[2]             ; Missing location assignment   ;
; MEM[1]             ; Missing location assignment   ;
; MEM[0]             ; Missing location assignment   ;
; MEM_IN[7]          ; Missing location assignment   ;
; MEM_IN[6]          ; Missing location assignment   ;
; MEM_IN[5]          ; Missing location assignment   ;
; MEM_IN[4]          ; Missing location assignment   ;
; MEM_IN[3]          ; Missing location assignment   ;
; MEM_IN[2]          ; Missing location assignment   ;
; MEM_IN[1]          ; Missing location assignment   ;
; MEM_IN[0]          ; Missing location assignment   ;
; PC[7]              ; Missing location assignment   ;
; PC[6]              ; Missing location assignment   ;
; PC[5]              ; Missing location assignment   ;
; PC[4]              ; Missing location assignment   ;
; PC[3]              ; Missing location assignment   ;
; PC[2]              ; Missing location assignment   ;
; PC[1]              ; Missing location assignment   ;
; PC[0]              ; Missing location assignment   ;
; PC_BUS_CONTROL[3]  ; Missing location assignment   ;
; PC_BUS_CONTROL[2]  ; Missing location assignment   ;
; PC_BUS_CONTROL[1]  ; Missing location assignment   ;
; PC_BUS_CONTROL[0]  ; Missing location assignment   ;
; BUS_CTX[7]         ; Missing location assignment   ;
; BUS_CTX[6]         ; Missing location assignment   ;
; BUS_CTX[5]         ; Missing location assignment   ;
; BUS_CTX[4]         ; Missing location assignment   ;
; BUS_CTX[3]         ; Missing location assignment   ;
; BUS_CTX[2]         ; Missing location assignment   ;
; BUS_CTX[1]         ; Missing location assignment   ;
; BUS_CTX[0]         ; Missing location assignment   ;
; CLK                ; Missing location assignment   ;
; RST                ; Missing location assignment   ;
+--------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |CPU                                                                                                                                    ; 609 (1)     ; 263 (0)                   ; 0 (0)         ; 12800       ; 4    ; 1            ; 1       ; 0         ; 139  ; 0            ; 346 (1)      ; 32 (0)            ; 231 (0)          ; |CPU                                                                                                                                                                                                                                                                                                                                            ; CPU                               ; work         ;
;    |ACC:inst12|                                                                                                                         ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 4 (4)             ; 4 (4)            ; |CPU|ACC:inst12                                                                                                                                                                                                                                                                                                                                 ; ACC                               ; work         ;
;    |ALU:inst10|                                                                                                                         ; 87 (87)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 87 (87)      ; 0 (0)             ; 0 (0)            ; |CPU|ALU:inst10                                                                                                                                                                                                                                                                                                                                 ; ALU                               ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU|ALU:inst10|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |mult_3at:auto_generated|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU|ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated                                                                                                                                                                                                                                                                                          ; mult_3at                          ; work         ;
;    |CAR:inst13|                                                                                                                         ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |CPU|CAR:inst13                                                                                                                                                                                                                                                                                                                                 ; CAR                               ; work         ;
;    |CONTROL_UNIT:inst14|                                                                                                                ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |CPU|CONTROL_UNIT:inst14                                                                                                                                                                                                                                                                                                                        ; CONTROL_UNIT                      ; work         ;
;    |IR:inst1|                                                                                                                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |CPU|IR:inst1                                                                                                                                                                                                                                                                                                                                   ; IR                                ; work         ;
;    |MAR:inst4|                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |CPU|MAR:inst4                                                                                                                                                                                                                                                                                                                                  ; MAR                               ; work         ;
;    |MBR:inst7|                                                                                                                          ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |CPU|MBR:inst7                                                                                                                                                                                                                                                                                                                                  ; MBR                               ; work         ;
;    |PC:inst2|                                                                                                                           ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |CPU|PC:inst2                                                                                                                                                                                                                                                                                                                                   ; PC                                ; work         ;
;    |RAM:inst8|                                                                                                                          ; 64 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 7 (0)             ; 30 (0)           ; |CPU|RAM:inst8                                                                                                                                                                                                                                                                                                                                  ; RAM                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 64 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 7 (0)             ; 30 (0)           ; |CPU|RAM:inst8|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_hlt3:auto_generated|                                                                                               ; 64 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 7 (0)             ; 30 (0)           ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_hlt3                   ; work         ;
;             |altsyncram_i2r2:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1                                                                                                                                                                                                                                       ; altsyncram_i2r2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 64 (42)     ; 37 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (14)      ; 7 (7)             ; 30 (21)          ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |ROM:inst15|                                                                                                                         ; 114 (0)     ; 74 (0)                    ; 0 (0)         ; 10752       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 7 (0)             ; 67 (0)           ; |CPU|ROM:inst15                                                                                                                                                                                                                                                                                                                                 ; ROM                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 114 (0)     ; 74 (0)                    ; 0 (0)         ; 10752       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 7 (0)             ; 67 (0)           ; |CPU|ROM:inst15|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_5kt3:auto_generated|                                                                                               ; 114 (0)     ; 74 (0)                    ; 0 (0)         ; 10752       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 7 (0)             ; 67 (0)           ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_5kt3                   ; work         ;
;             |altsyncram_q4u2:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10752       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_q4u2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 114 (90)    ; 74 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (25)      ; 7 (7)             ; 67 (58)          ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |bus_proxy:inst11|                                                                                                                   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |CPU|bus_proxy:inst11                                                                                                                                                                                                                                                                                                                           ; bus_proxy                         ; work         ;
;    |bus_proxy:inst3|                                                                                                                    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |CPU|bus_proxy:inst3                                                                                                                                                                                                                                                                                                                            ; bus_proxy                         ; work         ;
;    |bus_proxy:inst5|                                                                                                                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |CPU|bus_proxy:inst5                                                                                                                                                                                                                                                                                                                            ; bus_proxy                         ; work         ;
;    |bus_proxy:inst6|                                                                                                                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |CPU|bus_proxy:inst6                                                                                                                                                                                                                                                                                                                            ; bus_proxy                         ; work         ;
;    |bus_proxy:inst9|                                                                                                                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |CPU|bus_proxy:inst9                                                                                                                                                                                                                                                                                                                            ; bus_proxy                         ; work         ;
;    |bus_proxy:inst|                                                                                                                     ; 44 (44)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 8 (8)            ; |CPU|bus_proxy:inst                                                                                                                                                                                                                                                                                                                             ; bus_proxy                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 184 (1)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (1)       ; 14 (0)            ; 98 (0)           ; |CPU|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 183 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (0)       ; 14 (0)            ; 98 (0)           ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 183 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (0)       ; 14 (0)            ; 98 (0)           ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 183 (7)     ; 112 (6)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (1)       ; 14 (3)            ; 98 (0)           ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 179 (0)     ; 106 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (0)       ; 11 (0)            ; 98 (0)           ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 179 (140)   ; 106 (78)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (59)      ; 11 (10)           ; 98 (72)          ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name               ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+
; ACC_ZF             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM_RW             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ACC[7]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ACC[6]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ACC[5]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ACC[4]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ACC[3]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ACC[2]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ACC[1]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ACC[0]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_MODE[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_MODE[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_MODE[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_MODE[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_OP[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_OP[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_OP[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_OP[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_OP[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_OP[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_OP[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_OP[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_RES[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_RES[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_RES[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_RES[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_RES[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_RES[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_RES[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ALU_RES[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BRANCH_ADDRESS[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BRANCH_ADDRESS[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BRANCH_ADDRESS[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BRANCH_ADDRESS[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BRANCH_ADDRESS[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BRANCH_ADDRESS[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BRANCH_ADDRESS[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BRANCH_ADDRESS[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CAR_CONTROL[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CAR_CONTROL[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CAR_CONTROL[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CAR_CONTROL[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_ADDRESS[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_ADDRESS[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_ADDRESS[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_ADDRESS[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_ADDRESS[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_ADDRESS[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_ADDRESS[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_ADDRESS[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[21]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[20]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[19]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[18]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[17]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[16]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CONTROL_BUS[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[7]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[6]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[5]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[4]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[3]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[2]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[1]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[0]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[7]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[6]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[5]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[4]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[3]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[2]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[1]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[0]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR[7]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR[6]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR[5]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR[4]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR[3]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR[2]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR[1]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR[0]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_BUS_CONTROL[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_BUS_CONTROL[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_BUS_CONTROL[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_BUS_CONTROL[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MBR_BUS_CONTROL[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM[7]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM[6]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM[5]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM[4]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM[3]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM[2]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM[1]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM[0]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM_IN[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM_IN[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM_IN[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM_IN[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM_IN[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM_IN[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM_IN[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MEM_IN[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[7]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[6]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[5]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[4]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[3]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[2]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[1]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[0]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_BUS_CONTROL[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_BUS_CONTROL[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_BUS_CONTROL[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_BUS_CONTROL[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BUS_CTX[7]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; BUS_CTX[6]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; BUS_CTX[5]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; BUS_CTX[4]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; BUS_CTX[3]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; BUS_CTX[2]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; BUS_CTX[1]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; BUS_CTX[0]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLK                ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RST                ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                  ;
+-----------------------------------+-------------------+---------+
; Source Pin / Fanout               ; Pad To Core Index ; Setting ;
+-----------------------------------+-------------------+---------+
; BUS_CTX[7]                        ;                   ;         ;
;      - bus_proxy:inst9|output[7]  ; 0                 ; 6       ;
;      - bus_proxy:inst11|output[7] ; 0                 ; 6       ;
;      - bus_proxy:inst|output[7]   ; 0                 ; 6       ;
;      - bus_proxy:inst5|output[7]  ; 0                 ; 6       ;
;      - bus_proxy:inst6|output[7]  ; 0                 ; 6       ;
;      - bus_proxy:inst3|output[7]  ; 0                 ; 6       ;
; BUS_CTX[6]                        ;                   ;         ;
;      - bus_proxy:inst9|output[6]  ; 0                 ; 6       ;
;      - bus_proxy:inst11|output[6] ; 0                 ; 6       ;
;      - bus_proxy:inst|output[6]   ; 0                 ; 6       ;
;      - bus_proxy:inst5|output[6]  ; 0                 ; 6       ;
;      - bus_proxy:inst6|output[6]  ; 0                 ; 6       ;
;      - bus_proxy:inst3|output[6]  ; 0                 ; 6       ;
; BUS_CTX[5]                        ;                   ;         ;
;      - bus_proxy:inst9|output[5]  ; 0                 ; 6       ;
;      - bus_proxy:inst11|output[5] ; 0                 ; 6       ;
;      - bus_proxy:inst|output[5]   ; 0                 ; 6       ;
;      - bus_proxy:inst5|output[5]  ; 0                 ; 6       ;
;      - bus_proxy:inst6|output[5]  ; 0                 ; 6       ;
;      - bus_proxy:inst3|output[5]  ; 0                 ; 6       ;
; BUS_CTX[4]                        ;                   ;         ;
;      - bus_proxy:inst9|output[4]  ; 0                 ; 6       ;
;      - bus_proxy:inst11|output[4] ; 0                 ; 6       ;
;      - bus_proxy:inst|output[4]   ; 0                 ; 6       ;
;      - bus_proxy:inst5|output[4]  ; 0                 ; 6       ;
;      - bus_proxy:inst6|output[4]  ; 0                 ; 6       ;
;      - bus_proxy:inst3|output[4]  ; 0                 ; 6       ;
; BUS_CTX[3]                        ;                   ;         ;
;      - bus_proxy:inst9|output[3]  ; 0                 ; 6       ;
;      - bus_proxy:inst11|output[3] ; 0                 ; 6       ;
;      - bus_proxy:inst|output[3]   ; 0                 ; 6       ;
;      - bus_proxy:inst5|output[3]  ; 0                 ; 6       ;
;      - bus_proxy:inst6|output[3]  ; 0                 ; 6       ;
;      - bus_proxy:inst3|output[3]  ; 0                 ; 6       ;
; BUS_CTX[2]                        ;                   ;         ;
;      - bus_proxy:inst9|output[2]  ; 0                 ; 6       ;
;      - bus_proxy:inst11|output[2] ; 0                 ; 6       ;
;      - bus_proxy:inst|output[2]   ; 0                 ; 6       ;
;      - bus_proxy:inst5|output[2]  ; 0                 ; 6       ;
;      - bus_proxy:inst6|output[2]  ; 0                 ; 6       ;
;      - bus_proxy:inst3|output[2]  ; 0                 ; 6       ;
; BUS_CTX[1]                        ;                   ;         ;
;      - bus_proxy:inst9|output[1]  ; 1                 ; 6       ;
;      - bus_proxy:inst11|output[1] ; 1                 ; 6       ;
;      - bus_proxy:inst|output[1]   ; 1                 ; 6       ;
;      - bus_proxy:inst5|output[1]  ; 1                 ; 6       ;
;      - bus_proxy:inst6|output[1]  ; 1                 ; 6       ;
;      - bus_proxy:inst3|output[1]  ; 1                 ; 6       ;
; BUS_CTX[0]                        ;                   ;         ;
;      - bus_proxy:inst9|output[0]  ; 0                 ; 6       ;
;      - bus_proxy:inst11|output[0] ; 0                 ; 6       ;
;      - bus_proxy:inst|output[0]   ; 0                 ; 6       ;
;      - bus_proxy:inst5|output[0]  ; 0                 ; 6       ;
;      - bus_proxy:inst6|output[0]  ; 0                 ; 6       ;
;      - bus_proxy:inst3|output[0]  ; 0                 ; 6       ;
; CLK                               ;                   ;         ;
; RST                               ;                   ;         ;
+-----------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ALU:inst10|Equal7~2                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y11_N30 ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; CAR:inst13|CADDR[5]~25                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y15_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CAR:inst13|CADDR~24                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y15_N8  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                                                                         ; PIN_E2             ; 12      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; MBR:inst7|MBR_REG[7]~1                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y5_N0   ; 8       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                                           ; LCCOMB_X21_Y12_N30 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                              ; LCCOMB_X21_Y12_N0  ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                              ; LCCOMB_X17_Y13_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                                                                                                                                                                              ; LCCOMB_X21_Y12_N2  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~10                                                                                                                                                                                                                                   ; LCCOMB_X21_Y12_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                                                                                                                                                                                                    ; LCCOMB_X26_Y7_N8   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3                                                                                                                                                                                          ; LCCOMB_X16_Y17_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~14                                                                                                                                                                                    ; LCCOMB_X16_Y17_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19                                                                                                                                                                                    ; LCCOMB_X17_Y17_N8  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[10]                                                                                                                                                                                                                                               ; M9K_X15_Y14_N0     ; 9       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[13]                                                                                                                                                                                                                                               ; M9K_X15_Y11_N0     ; 9       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[19]                                                                                                                                                                                                                                               ; M9K_X15_Y15_N0     ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[22]                                                                                                                                                                                                                                               ; M9K_X15_Y11_N0     ; 10      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[25]                                                                                                                                                                                                                                               ; M9K_X15_Y11_N0     ; 10      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[26]                                                                                                                                                                                                                                               ; M9K_X15_Y11_N0     ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[29]                                                                                                                                                                                                                                               ; M9K_X15_Y11_N0     ; 9       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                                          ; LCCOMB_X14_Y15_N18 ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                             ; LCCOMB_X13_Y15_N26 ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                             ; LCCOMB_X13_Y15_N16 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                                             ; LCCOMB_X13_Y15_N20 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~10                                                                                                                                                                                                                                  ; LCCOMB_X13_Y15_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]~1                                                                                                                                                                                                                                  ; LCCOMB_X14_Y15_N28 ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4                                                                                                                                                                                         ; LCCOMB_X13_Y16_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18                                                                                                                                                                                   ; LCCOMB_X13_Y16_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19                                                                                                                                                                                   ; LCCOMB_X12_Y16_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; RST                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1             ; 24      ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 227     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; bus_proxy:inst11|output[7]~0                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X19_Y7_N22  ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; bus_proxy:inst3|output[7]~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y8_N2   ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; bus_proxy:inst5|output[7]~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X22_Y12_N0  ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; bus_proxy:inst6|output[7]~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y10_N24 ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; bus_proxy:inst9|output[7]~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X22_Y8_N20  ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; bus_proxy:inst|bus_port[7]~53                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y8_N26  ; 8       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; bus_proxy:inst|output[7]~0                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y8_N8   ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X14_Y16_N31     ; 51      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X21_Y18_N8  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X21_Y18_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X18_Y14_N16 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2            ; LCCOMB_X22_Y19_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X16_Y15_N25     ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                            ; LCCOMB_X17_Y15_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X16_Y15_N31     ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                              ; FF_X17_Y12_N25     ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12                           ; LCCOMB_X17_Y15_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                              ; FF_X17_Y12_N15     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                              ; LCCOMB_X16_Y13_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14              ; LCCOMB_X17_Y15_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19              ; LCCOMB_X22_Y18_N14 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X16_Y16_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                     ; LCCOMB_X17_Y15_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13                    ; LCCOMB_X17_Y15_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~13      ; LCCOMB_X14_Y18_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~22 ; LCCOMB_X14_Y17_N22 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~23 ; LCCOMB_X14_Y18_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X14_Y16_N9      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X14_Y16_N11     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X14_Y16_N5      ; 49      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X14_Y16_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X17_Y16_N9      ; 31      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X22_Y19_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                              ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ALU:inst10|Equal7~2          ; LCCOMB_X18_Y11_N30 ; 8       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; CLK                          ; PIN_E2             ; 12      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; RST                          ; PIN_E1             ; 24      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y12_N0     ; 227     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; bus_proxy:inst11|output[7]~0 ; LCCOMB_X19_Y7_N22  ; 8       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; bus_proxy:inst3|output[7]~0  ; LCCOMB_X21_Y8_N2   ; 8       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; bus_proxy:inst5|output[7]~0  ; LCCOMB_X22_Y12_N0  ; 8       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; bus_proxy:inst6|output[7]~0  ; LCCOMB_X21_Y10_N24 ; 8       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; bus_proxy:inst9|output[7]~0  ; LCCOMB_X22_Y8_N20  ; 8       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; bus_proxy:inst|output[7]~0   ; LCCOMB_X23_Y8_N8   ; 8       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                             ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF     ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; RAM.mif ; M9K_X27_Y7_N0                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256          ; 42           ; 256          ; 42           ; yes                    ; no                      ; yes                    ; no                      ; 10752 ; 256                         ; 42                          ; 256                         ; 42                          ; 10752               ; 3    ; ROM.mif ; M9K_X15_Y15_N0, M9K_X15_Y11_N0, M9K_X15_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ALTSYNCRAM                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000001000000001100000000000100000000000) (-1195323056) (-2122315776) (-7-14-7-15-15-800)    ;(000000001000000101100000000010100000000000) (-795303056) (-2055198720) (-7-10-7-15-13-800)   ;(000000001000000110000001001100000100000000) (-734186456) (-2046508800) (-7-9-15-11-3-1500)   ;(000000000100000000000001001100010100000000) (-1334184456) (-2147171072) (-7-15-15-11-3-1100)   ;(000000000010000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000000110000) (-1335326776) (-2147483600) (-7-15-15-15-15-15-130)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000000110110) (-1335326768) (-2147483594) (-7-15-15-15-15-15-12-10)   ;
;8;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(000000000010000000000000000000000000111110) (-1335326758) (-2147483586) (-7-15-15-15-15-15-12-2)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000001000111) (-1335326727) (-2147483577) (-7-15-15-15-15-15-11-9)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000001010000) (-1335326716) (-2147483568) (-7-15-15-15-15-15-110)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000001110100) (-1335326670) (-2147483532) (-7-15-15-15-15-15-8-12)   ;
;16;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(000000000010000000000000000000000001110111) (-1335326667) (-2147483529) (-7-15-15-15-15-15-8-9)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000010000011) (-1335326631) (-2147483517) (-7-15-15-15-15-15-7-13)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000010001000) (-1335326626) (-2147483512) (-7-15-15-15-15-15-7-8)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000001000000101100000000010100000000000) (-795303056) (-2055198720) (-7-10-7-15-13-800)   ;
;24;(000000000010000110000001001100100000000001) (-734182833) (-2046507007) (-7-9-15-11-3-7-15-15)    ;(000000000010000000000000000000000001011001) (-1335326703) (-2147483559) (-7-15-15-15-15-15-10-7)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000001100010) (-1335326692) (-2147483550) (-7-15-15-15-15-15-9-14)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000001111010) (-1335326662) (-2147483526) (-7-15-15-15-15-15-8-6)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000001101011) (-1335326681) (-2147483541) (-7-15-15-15-15-15-9-5)   ;
;32;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(000000000010000000000000000000000001111101) (-1335326659) (-2147483523) (-7-15-15-15-15-15-8-3)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000010000000) (-1335326656) (-2147483520) (-7-15-15-15-15-15-80)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000010000000000000000000000000100100) (-1335326790) (-2147483612) (-7-15-15-15-15-15-13-12)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;48;(000000001000000001100000000000100000000000) (-1195323056) (-2122315776) (-7-14-7-15-15-800)    ;(000000001000000101100000000010100000000000) (-795303056) (-2055198720) (-7-10-7-15-13-800)   ;(000000001000000110000001001100100000000000) (-734183056) (-2046507008) (-7-9-15-11-3-800)   ;(000000001000000000000000001110100000000000) (-1335163056) (-2147424256) (-7-15-15-15-1-800)   ;(000000000010000000000101001100000000000000) (-1330189056) (-2146123776) (-7-15-14-11-4000)   ;(000000001000000000010100001100000000000000) (-1311189056) (-2142191616) (-7-15-10-15-4000)   ;(000000001000000001100000000000100000000000) (-1195323056) (-2122315776) (-7-14-7-15-15-800)   ;(000000001000000101100000000010100000000000) (-795303056) (-2055198720) (-7-10-7-15-13-800)   ;
;56;(000000001000000110000001001100100000000000) (-734183056) (-2046507008) (-7-9-15-11-3-800)    ;(000000001000000000000000001110100000000000) (-1335163056) (-2147424256) (-7-15-15-15-1-800)   ;(000000001000000000001100000100000000000000) (-1321289056) (-2144321536) (-7-15-12-15-12000)   ;(000000001000000000001100100100000000000000) (-1320889056) (-2144190464) (-7-15-12-13-12000)   ;(000000000010000000000010000000000000000000) (-1333549056) (-2146959360) (-7-15-15-80000)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000001000000001100000000000100000000000) (-1195323056) (-2122315776) (-7-14-7-15-15-800)   ;(000000001000000101100000000010100000000000) (-795303056) (-2055198720) (-7-10-7-15-13-800)   ;
;64;(000000001000000110000001001100100000000000) (-734183056) (-2046507008) (-7-9-15-11-3-800)    ;(000000001000000000000000001110100000000000) (-1335163056) (-2147424256) (-7-15-15-15-1-800)   ;(000000001000001000000001001100000000000000) (-334189056) (-2012954624) (-7-7-15-11-4000)   ;(000000001000101000000000001100000000000000) (-630156352) (-1476345856) (-5-7-15-15-4000)   ;(000010001000011000000100000000000000000000) (-1290967296) (403701760) (18100000)   ;(000000000010011000010100000000000000000000) (1688450944) (-1739587584) (-6-7-1100000)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000001000000001100000000000100000000000) (-1195323056) (-2122315776) (-7-14-7-15-15-800)   ;
;72;(000000001000000101100000000010100000000000) (-795303056) (-2055198720) (-7-10-7-15-13-800)    ;(000000001000000110000001001100100000000000) (-734183056) (-2046507008) (-7-9-15-11-3-800)   ;(000000001000000000000000001110100000000000) (-1335163056) (-2147424256) (-7-15-15-15-1-800)   ;(000000001000001000000001001100000000000000) (-334189056) (-2012954624) (-7-7-15-11-4000)   ;(000000001000101000000000001100000000000000) (-630156352) (-1476345856) (-5-7-15-15-4000)   ;(000100001000011000000100000000000000000000) (-1290967296) (403701760) (18100000)   ;(000000000010011000010100000000000000000000) (1688450944) (-1739587584) (-6-7-1100000)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;
;80;(000000001000000001100000000000100000000000) (-1195323056) (-2122315776) (-7-14-7-15-15-800)    ;(000000001000000101100000000010100000000000) (-795303056) (-2055198720) (-7-10-7-15-13-800)   ;(000000001000000110000001001100100000000000) (-734183056) (-2046507008) (-7-9-15-11-3-800)   ;(000000001000000000000000001110100000000000) (-1335163056) (-2147424256) (-7-15-15-15-1-800)   ;(000000001000001000000001001100000000000000) (-334189056) (-2012954624) (-7-7-15-11-4000)   ;(000000001000101000000000001100000000000000) (-630156352) (-1476345856) (-5-7-15-15-4000)   ;(000110001000011000000100000000000000000000) (1668450944) (-1743781888) (-6-7-1500000)   ;(000000000010011000010100000000000000000000) (1688450944) (-1739587584) (-6-7-1100000)   ;
;88;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(000000001000000001100000000000100000000000) (-1195323056) (-2122315776) (-7-14-7-15-15-800)   ;(000000001000000101100000000010100000000000) (-795303056) (-2055198720) (-7-10-7-15-13-800)   ;(000000001000000110000001001100100000000000) (-734183056) (-2046507008) (-7-9-15-11-3-800)   ;(000000001000000000000000001110100000000000) (-1335163056) (-2147424256) (-7-15-15-15-1-800)   ;(000000001000001000000001001100000000000000) (-334189056) (-2012954624) (-7-7-15-11-4000)   ;(000000001000101000000000001100000000000000) (-630156352) (-1476345856) (-5-7-15-15-4000)   ;(001000001000011000000100000000000000000000) (-1290967296) (403701760) (18100000)   ;
;96;(000000000010011000010100000000000000000000) (1688450944) (-1739587584) (-6-7-1100000)    ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000001000000001100000000000100000000000) (-1195323056) (-2122315776) (-7-14-7-15-15-800)   ;(000000001000000101100000000010100000000000) (-795303056) (-2055198720) (-7-10-7-15-13-800)   ;(000000001000000110000001001100100000000000) (-734183056) (-2046507008) (-7-9-15-11-3-800)   ;(000000001000000000000000001110100000000000) (-1335163056) (-2147424256) (-7-15-15-15-1-800)   ;(000000001000001000000001001100000000000000) (-334189056) (-2012954624) (-7-7-15-11-4000)   ;(000000001000101000000000001100000000000000) (-630156352) (-1476345856) (-5-7-15-15-4000)   ;
;104;(001010001000011000000100000000000000000000) (1668450944) (-1743781888) (-6-7-1500000)    ;(000000000010011000010100000000000000000000) (1688450944) (-1739587584) (-6-7-1100000)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000001000000001100000000000100000000000) (-1195323056) (-2122315776) (-7-14-7-15-15-800)   ;(000000001000000101100000000010100000000000) (-795303056) (-2055198720) (-7-10-7-15-13-800)   ;(000000001000000110000001001100100000000000) (-734183056) (-2046507008) (-7-9-15-11-3-800)   ;(000000001000000000000000001110100000000000) (-1335163056) (-2147424256) (-7-15-15-15-1-800)   ;(000000001000001000000001001100000000000000) (-334189056) (-2012954624) (-7-7-15-11-4000)   ;
;112;(000000001000101000000000001100000000000000) (-630156352) (-1476345856) (-5-7-15-15-4000)    ;(001110001000011000000100000000000000000000) (-1290967296) (403701760) (18100000)   ;(000000000010011000010100000000000000000000) (1688450944) (-1739587584) (-6-7-1100000)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(011100001000011000000100000000000000000000) (-1290967296) (403701760) (18100000)   ;(000000000010011000010100000000000000000000) (1688450944) (-1739587584) (-6-7-1100000)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(011110001000011000000100000000000000000000) (1668450944) (-1743781888) (-6-7-1500000)   ;
;120;(000000000010011000010100000000000000000000) (1688450944) (-1739587584) (-6-7-1100000)    ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(001100001000011000000100000000000000000000) (1668450944) (-1743781888) (-6-7-1500000)   ;(000000000010011000010100000000000000000000) (1688450944) (-1739587584) (-6-7-1100000)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(010000001000011000000100000000000000000000) (-1290967296) (403701760) (18100000)   ;(000000000010011000010100000000000000000000) (1688450944) (-1739587584) (-6-7-1100000)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;
;128;(010010001000011000000100000000000000000000) (1668450944) (-1743781888) (-6-7-1500000)    ;(000000000010011000010100000000000000000000) (1688450944) (-1739587584) (-6-7-1100000)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;(000000001000000001100000000000100000000000) (-1195323056) (-2122315776) (-7-14-7-15-15-800)   ;(000000001000000001100000000010100000000000) (-1195303056) (-2122307584) (-7-14-7-15-13-800)   ;(000000001000000000100001001100000000000000) (-1294189056) (-2138783744) (-7-15-7-11-4000)   ;(000000000010000010100000001100000000000000) (-1095189056) (-2105491456) (-7-13-7-15-4000)   ;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)   ;
;136;(000000110000000000000000000000000010001100) (214) (140) (8C)    ;(000000001000000100000000000000000000000000) (-957549056) (-2080374784) (-7-12000000)   ;(000000000010000110000000000000000000000000) (-757549056) (-2046820352) (-7-10000000)   ;(000000001000000100000000000000000000000000) (-957549056) (-2080374784) (-7-12000000)   ;(000000001000000001100000000000100000000000) (-1195323056) (-2122315776) (-7-14-7-15-15-800)   ;(000000001000000001100000000010100000000000) (-1195303056) (-2122307584) (-7-14-7-15-13-800)   ;(000000001000000000100001001100000000000000) (-1294189056) (-2138783744) (-7-15-7-11-4000)   ;(000000000010000010100000001100000000000000) (-1095189056) (-2105491456) (-7-13-7-15-4000)   ;
;144;(000000001000000000000000000000000000000000) (0) (-2147483648) (-80000000)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ALTSYNCRAM                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000001) (1) (1) (01)    ;(10100000) (240) (160) (A0)   ;(00000011) (3) (3) (03)   ;(10100100) (244) (164) (A4)   ;(00000001) (1) (1) (01)   ;(10100001) (241) (161) (A1)   ;(00000011) (3) (3) (03)   ;(10100011) (243) (163) (A3)   ;
;8;(00000001) (1) (1) (01)    ;(10100000) (240) (160) (A0)   ;(00000101) (5) (5) (05)   ;(10100011) (243) (163) (A3)   ;(00000011) (3) (3) (03)   ;(10100000) (240) (160) (A0)   ;(00000001) (1) (1) (01)   ;(10100011) (243) (163) (A3)   ;
;16;(00001101) (15) (13) (0D)    ;(00000011) (3) (3) (03)   ;(10100011) (243) (163) (A3)   ;(00010001) (21) (17) (11)   ;(00001000) (10) (8) (08)   ;(00000001) (1) (1) (01)   ;(10100000) (240) (160) (A0)   ;(00100001) (41) (33) (21)   ;
;24;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;32;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;40;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;48;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;56;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;64;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;72;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;80;(00000001) (1) (1) (01)    ;(10100000) (240) (160) (A0)   ;(00000011) (3) (3) (03)   ;(10100100) (244) (164) (A4)   ;(00000001) (1) (1) (01)   ;(10100001) (241) (161) (A1)   ;(00000011) (3) (3) (03)   ;(10100011) (243) (163) (A3)   ;
;88;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;96;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;104;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;112;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;120;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;128;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;136;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;144;(10110011) (263) (179) (B3)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;152;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;160;(00000000) (0) (0) (00)    ;(01100100) (144) (100) (64)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;168;(01100100) (144) (100) (64)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;176;(11111111) (377) (255) (FF)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;192;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;208;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;216;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;224;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;232;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;240;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 1           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 1           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 1           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------+---------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                           ; Mode                      ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------+---------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y8_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y8_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+----------------------------------------------------------------+---------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 999 / 32,401 ( 3 % )   ;
; C16 interconnects     ; 36 / 1,326 ( 3 % )     ;
; C4 interconnects      ; 618 / 21,816 ( 3 % )   ;
; Direct links          ; 122 / 32,401 ( < 1 % ) ;
; Global clocks         ; 10 / 10 ( 100 % )      ;
; Local interconnects   ; 410 / 10,320 ( 4 % )   ;
; R24 interconnects     ; 39 / 1,289 ( 3 % )     ;
; R4 interconnects      ; 708 / 28,186 ( 3 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.15) ; Number of LABs  (Total = 60) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 10                           ;
; 2                                           ; 5                            ;
; 3                                           ; 2                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 3                            ;
; 9                                           ; 0                            ;
; 10                                          ; 4                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 3                            ;
; 14                                          ; 3                            ;
; 15                                          ; 7                            ;
; 16                                          ; 19                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.10) ; Number of LABs  (Total = 60) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 14                           ;
; 1 Clock                            ; 37                           ;
; 1 Clock enable                     ; 8                            ;
; 1 Sync. clear                      ; 1                            ;
; 1 Sync. load                       ; 2                            ;
; 2 Clock enables                    ; 4                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.30) ; Number of LABs  (Total = 60) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 9                            ;
; 2                                            ; 3                            ;
; 3                                            ; 2                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 3                            ;
; 12                                           ; 3                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 4                            ;
; 17                                           ; 1                            ;
; 18                                           ; 3                            ;
; 19                                           ; 2                            ;
; 20                                           ; 5                            ;
; 21                                           ; 2                            ;
; 22                                           ; 1                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 4                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 5.75) ; Number of LABs  (Total = 60) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 12                           ;
; 2                                               ; 8                            ;
; 3                                               ; 1                            ;
; 4                                               ; 5                            ;
; 5                                               ; 5                            ;
; 6                                               ; 4                            ;
; 7                                               ; 3                            ;
; 8                                               ; 6                            ;
; 9                                               ; 6                            ;
; 10                                              ; 2                            ;
; 11                                              ; 1                            ;
; 12                                              ; 1                            ;
; 13                                              ; 1                            ;
; 14                                              ; 1                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 10.70) ; Number of LABs  (Total = 60) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 10                           ;
; 3                                            ; 0                            ;
; 4                                            ; 8                            ;
; 5                                            ; 4                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 3                            ;
; 9                                            ; 0                            ;
; 10                                           ; 4                            ;
; 11                                           ; 3                            ;
; 12                                           ; 1                            ;
; 13                                           ; 5                            ;
; 14                                           ; 2                            ;
; 15                                           ; 3                            ;
; 16                                           ; 2                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 2                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 3                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 143       ; 0            ; 0            ; 143       ; 143       ; 0            ; 137          ; 0            ; 0            ; 10           ; 0            ; 137          ; 10           ; 0            ; 0            ; 0            ; 137          ; 0            ; 0            ; 0            ; 0            ; 0            ; 143       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 143          ; 143          ; 143          ; 143          ; 143          ; 0         ; 143          ; 143          ; 0         ; 0         ; 143          ; 6            ; 143          ; 143          ; 133          ; 143          ; 6            ; 133          ; 143          ; 143          ; 143          ; 6            ; 143          ; 143          ; 143          ; 143          ; 143          ; 0         ; 143          ; 143          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ACC_ZF              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM_RW              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ACC[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ACC[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ACC[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ACC[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ACC[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ACC[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ACC[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ACC[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_MODE[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_MODE[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_MODE[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_MODE[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_OP[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_OP[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_OP[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_OP[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_OP[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_OP[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_OP[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_OP[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_RES[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_RES[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_RES[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_RES[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_RES[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_RES[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_RES[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ALU_RES[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BRANCH_ADDRESS[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BRANCH_ADDRESS[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BRANCH_ADDRESS[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BRANCH_ADDRESS[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BRANCH_ADDRESS[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BRANCH_ADDRESS[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BRANCH_ADDRESS[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BRANCH_ADDRESS[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CAR_CONTROL[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CAR_CONTROL[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CAR_CONTROL[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CAR_CONTROL[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_ADDRESS[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_ADDRESS[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_ADDRESS[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_ADDRESS[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_ADDRESS[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_ADDRESS[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_ADDRESS[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_ADDRESS[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CONTROL_BUS[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_BUS_CONTROL[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_BUS_CONTROL[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_BUS_CONTROL[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_BUS_CONTROL[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MBR_BUS_CONTROL[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM_IN[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM_IN[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM_IN[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM_IN[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM_IN[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM_IN[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM_IN[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MEM_IN[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_BUS_CONTROL[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_BUS_CONTROL[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_BUS_CONTROL[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_BUS_CONTROL[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_CTX[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_CTX[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_CTX[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_CTX[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_CTX[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_CTX[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_CTX[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUS_CTX[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.6               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                          ; Destination Register                                                                                                                  ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]   ; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ram_block3a7~portb_datain_reg0   ; 0.097             ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]   ; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ram_block3a6~portb_datain_reg0   ; 0.097             ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]   ; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ram_block3a5~portb_datain_reg0   ; 0.097             ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]   ; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ram_block3a4~portb_datain_reg0   ; 0.097             ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]   ; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ram_block3a3~portb_datain_reg0   ; 0.097             ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]   ; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ram_block3a2~portb_datain_reg0   ; 0.097             ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]   ; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ram_block3a1~portb_datain_reg0   ; 0.097             ;
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]   ; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ram_block3a0~portb_datain_reg0   ; 0.097             ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[40] ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a40~portb_datain_reg0 ; 0.097             ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[39] ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a39~portb_datain_reg0 ; 0.097             ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[38] ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a38~portb_datain_reg0 ; 0.097             ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37] ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a37~portb_datain_reg0 ; 0.097             ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[36] ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a36~portb_datain_reg0 ; 0.097             ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[35] ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a35~portb_datain_reg0 ; 0.097             ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34] ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a34~portb_datain_reg0 ; 0.097             ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a0~portb_datain_reg0  ; 0.097             ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 16 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119004): Automatically selected device 10CL006YU256C6G for design CPU
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL010YU256C6G is compatible
    Info (176445): Device 10CL016YU256C6G is compatible
    Info (176445): Device 10CL025YU256C6G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 139 pins of 139 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 80 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a19~porta_address_reg0 is being clocked by CLK
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a22~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ACC:inst12|acc_reg[7] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a22~porta_address_reg0
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a8~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch bus_proxy:inst|output[7] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a8~porta_address_reg0
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a20~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch bus_proxy:inst11|output[7] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a20~porta_address_reg0
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch bus_proxy:inst5|output[7] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a11~porta_address_reg0
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a10~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register IR:inst1|ir_reg[0] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a10~porta_address_reg0
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a14~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch bus_proxy:inst6|output[7] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a14~porta_address_reg0
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a23~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch bus_proxy:inst3|output[7] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a23~porta_address_reg0
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a13~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MAR:inst4|MAR_REG[7] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a13~porta_address_reg0
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a17~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MBR:inst7|MBR_REG[6] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a17~porta_address_reg0
Warning (332060): Node: RST was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch PC:inst2|PC_OUT[7] is being clocked by RST
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a37~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALU:inst10|MUL_BUF[7] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a37~porta_address_reg0
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a29~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALU:inst10|ALU_BUF[7] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a29~porta_address_reg0
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a27~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch bus_proxy:inst9|output[0] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a27~porta_address_reg0
Warning (332060): Node: ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a25~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PC:inst2|PROGRAM_COUNTER_REG[7] is being clocked by ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ram_block3a25~porta_address_reg0
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node RST~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ALU:inst10|Equal7~2  File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 1805
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bus_proxy:inst11|output[7]~0  File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bus_proxy:inst3|output[7]~0  File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bus_proxy:inst5|output[7]~0  File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bus_proxy:inst6|output[7]~0  File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bus_proxy:inst9|output[7]~0  File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node bus_proxy:inst|output[7]~0  File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 8 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 137 (unused VREF, 2.5V VCCIO, 0 input, 129 output, 8 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.14 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file C:/Users/sias/Desktop/CSLab/CPU/output_files/CPU.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 5542 megabytes
    Info: Processing ended: Sun Dec 11 16:46:02 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/sias/Desktop/CSLab/CPU/output_files/CPU.fit.smsg.


