{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1541696001702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1541696001702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 12:53:21 2018 " "Processing started: Thu Nov 08 12:53:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1541696001702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1541696001702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJETO -c PROJETO " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETO -c PROJETO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1541696001717 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1541696001898 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PROJETO.v(39) " "Verilog HDL information at PROJETO.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1541696001931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PROJETO.v(52) " "Verilog HDL information at PROJETO.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1541696001931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PROJETO.v(209) " "Verilog HDL information at PROJETO.v(209): always construct contains both blocking and non-blocking assignments" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 209 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1541696001931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PROJETO.v(222) " "Verilog HDL information at PROJETO.v(222): always construct contains both blocking and non-blocking assignments" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 222 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1541696001931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PROJETO.v(377) " "Verilog HDL information at PROJETO.v(377): always construct contains both blocking and non-blocking assignments" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 377 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1541696001931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PROJETO.v(390) " "Verilog HDL information at PROJETO.v(390): always construct contains both blocking and non-blocking assignments" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 390 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1541696001931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.v 3 3 " "Found 3 design units, including 3 entities, in source file projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 expresso " "Found entity 1: expresso" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1541696001931 ""} { "Info" "ISGN_ENTITY_NAME" "2 medio " "Found entity 2: medio" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1541696001931 ""} { "Info" "ISGN_ENTITY_NAME" "3 cheio " "Found entity 3: cheio" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1541696001931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1541696001931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "expresso " "Elaborating entity \"expresso\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1541696001962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PROJETO.v(31) " "Verilog HDL assignment warning at PROJETO.v(31): truncated value with size 32 to match size of target (4)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money PROJETO.v(55) " "Verilog HDL Always Construct warning at PROJETO.v(55): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "money PROJETO.v(57) " "Verilog HDL Always Construct warning at PROJETO.v(57): variable \"money\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PROJETO.v(86) " "Verilog HDL assignment warning at PROJETO.v(86): truncated value with size 32 to match size of target (3)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador PROJETO.v(88) " "Verilog HDL Always Construct warning at PROJETO.v(88): variable \"contador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_ciclos PROJETO.v(99) " "Verilog HDL Always Construct warning at PROJETO.v(99): variable \"n_ciclos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PROJETO.v(106) " "Verilog HDL assignment warning at PROJETO.v(106): truncated value with size 32 to match size of target (3)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PROJETO.v(110) " "Verilog HDL assignment warning at PROJETO.v(110): truncated value with size 32 to match size of target (3)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PROJETO.v(114) " "Verilog HDL assignment warning at PROJETO.v(114): truncated value with size 32 to match size of target (3)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PROJETO.v(118) " "Verilog HDL assignment warning at PROJETO.v(118): truncated value with size 32 to match size of target (3)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PROJETO.v(122) " "Verilog HDL assignment warning at PROJETO.v(122): truncated value with size 32 to match size of target (3)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PROJETO.v(126) " "Verilog HDL assignment warning at PROJETO.v(126): truncated value with size 32 to match size of target (3)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "PROJETO.v(129) " "Verilog HDL Case Statement warning at PROJETO.v(129): case item expression never matches the case expression" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 129 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador PROJETO.v(144) " "Verilog HDL Always Construct warning at PROJETO.v(144): variable \"contador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state PROJETO.v(52) " "Verilog HDL Always Construct warning at PROJETO.v(52): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux PROJETO.v(52) " "Verilog HDL Always Construct warning at PROJETO.v(52): inferring latch(es) for variable \"aux\", which holds its previous value in one or more paths through the always construct" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_ciclos PROJETO.v(52) " "Verilog HDL Always Construct warning at PROJETO.v(52): inferring latch(es) for variable \"n_ciclos\", which holds its previous value in one or more paths through the always construct" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "balance PROJETO.v(5) " "Output port \"balance\" at PROJETO.v(5) has no driver" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_ciclos\[0\] PROJETO.v(52) " "Inferred latch for \"n_ciclos\[0\]\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_ciclos\[1\] PROJETO.v(52) " "Inferred latch for \"n_ciclos\[1\]\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_ciclos\[2\] PROJETO.v(52) " "Inferred latch for \"n_ciclos\[2\]\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux PROJETO.v(52) " "Inferred latch for \"aux\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S8espera PROJETO.v(52) " "Inferred latch for \"next_state.S8espera\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S5verifica_temp PROJETO.v(52) " "Inferred latch for \"next_state.S5verifica_temp\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4sel_ciclos PROJETO.v(52) " "Inferred latch for \"next_state.S4sel_ciclos\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S6ciclo_moagem PROJETO.v(52) " "Inferred latch for \"next_state.S6ciclo_moagem\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S7verifica_graos PROJETO.v(52) " "Inferred latch for \"next_state.S7verifica_graos\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2verifica_agua PROJETO.v(52) " "Inferred latch for \"next_state.S2verifica_agua\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S3verifica_borra PROJETO.v(52) " "Inferred latch for \"next_state.S3verifica_borra\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1contagem_money PROJETO.v(52) " "Inferred latch for \"next_state.S1contagem_money\" at PROJETO.v(52)" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1541696001962 "|expresso"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "coffee GND " "Pin \"coffee\" is stuck at GND" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1541696002321 "|expresso|coffee"} { "Warning" "WMLS_MLS_STUCK_PIN" "balance GND " "Pin \"balance\" is stuck at GND" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1541696002321 "|expresso|balance"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1541696002321 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1541696002353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jean/Downloads/Nova pasta/output_files/PROJETO.map.smsg " "Generated suppressed messages file C:/Users/Jean/Downloads/Nova pasta/output_files/PROJETO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1541696002499 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1541696002593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1541696002593 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "money " "No output dependent on input pin \"money\"" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1541696002624 "|expresso|money"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sen_borra " "No output dependent on input pin \"sen_borra\"" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1541696002624 "|expresso|sen_borra"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nvl_agua " "No output dependent on input pin \"nvl_agua\"" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1541696002624 "|expresso|nvl_agua"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sen_grao " "No output dependent on input pin \"sen_grao\"" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1541696002624 "|expresso|sen_grao"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sen_temp " "No output dependent on input pin \"sen_temp\"" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1541696002624 "|expresso|sen_temp"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock1hz " "No output dependent on input pin \"clock1hz\"" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1541696002624 "|expresso|clock1hz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_ciclos\[0\] " "No output dependent on input pin \"sel_ciclos\[0\]\"" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1541696002624 "|expresso|sel_ciclos[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_ciclos\[1\] " "No output dependent on input pin \"sel_ciclos\[1\]\"" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1541696002624 "|expresso|sel_ciclos[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_ciclos\[2\] " "No output dependent on input pin \"sel_ciclos\[2\]\"" {  } { { "PROJETO.v" "" { Text "C:/Users/Jean/Downloads/Nova pasta/PROJETO.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1541696002624 "|expresso|sel_ciclos[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1541696002624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1541696002640 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1541696002640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1541696002640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1541696002640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1541696002702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 12:53:22 2018 " "Processing ended: Thu Nov 08 12:53:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1541696002702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1541696002702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1541696002702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1541696002702 ""}
