<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <!-- For Mobile Devices -->
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta name="generator" content="Doxygen 1.8.14" />
    <script type="text/javascript" src="jquery-2.1.1.min.js"></script>
    <title>CamelStudioX Library Documentaion: /Users/daizhirui/Development/CamelStudio_Library/Official/src/mcu/mcu.h Source File</title>
    <!--<link href="tabs.css" rel="stylesheet" type="text/css"/>-->
    <!--script type="text/javascript" src="dynsections.js"></script-->
    <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
    <link rel="stylesheet" href="bootstrap.min.css">
    <script type="text/javascript" src="bootstrap.min.js"></script>
    <script type="text/javascript" src="doxy-boot.js"></script>
    <link rel="stylesheet" href="website-styles.css" />
    <link href="doxygen.css" rel="stylesheet" type="text/css" /> <link href="style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
    <nav class="navbar navbar-fixed-top" role="navigation">
        <div class="container">
            <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-responsive-collapse">
                     <span class="icon-bar"></span>
                     <span class="icon-bar"></span>
                     <span class="icon-bar"></span>
                 </button>
            <a href="/" class="navbar-brand"><img src="cmstudio.png" width="32px">&nbsp;CamelStudioX Library Documentaion </a>
            <nav class="collapse navbar-collapse navbar-responsive-collapse">
                <ul class="nav navbar-nav pull-right">
                    <li><a href="index.html">Main Page</a></li>
                    <li><a href="https://rink.hockeyapp.net/apps/798a2dae49b04400bcadaf69bda80417">CamelStudioX For Mac</a></li>
                    <li><a href="https://github.com/daizhirui/CamelStudio_Library">GitHub Project</a></li>
                    <li class="dropdown">
                        <a class="dropdown-toggle" data-toggle="dropdown" href="#">API Documentation<span class="caret"></span></a>
                        <ul class="dropdown-menu">
                            <li><a href="index.html">Overview</a></li>
                            <li><a href="files.html">File&nbsp;List</a></li>
                            <li><a href="pages.html">Related&nbsp;Pages</a></li>
                            <li><a href="annotated.html">Data&nbsp;Structure</a></li>
                            <li><a href="classes.html">Data&nbsp;Structure&nbsp;Index</a></li>
                        </ul>
                    </li>
                </ul>
            </nav>
        </div>
    </nav>
    <!-- nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">CamelStudioX Library Documentaion 1.3</a>
        </div>
        </div>
        </nav -->
    <div id="top">
        <!-- do not remove this div, it is closed by doxygen! -->
        <div class="content" id="content">
            <div class="container">
                <div class="row">
                    <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                        <div style="margin-bottom: 15px;">
                            <!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1e2686d79518103fbe72c84ad081e52b.html">Official</a></li><li class="navelem"><a class="el" href="dir_a4bb8b9fe445694ead9fc43d863ab5df.html">src</a></li><li class="navelem"><a class="el" href="dir_5946a348f75e2edc9ed55e2ad1bd8e0f.html">mcu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mcu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00068.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef __M2_MCU__</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define __M2_MCU__</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="a00068.html#ad76d1750a6cdeebd506bfcd6752554d2">   16</a></span>&#160;<span class="preprocessor">#define ON      0x1</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="a00068.html#a29e413f6725b2ba32d165ffaa35b01e5">   20</a></span>&#160;<span class="preprocessor">#define OFF     0x0</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="a00068.html#abda90eda34a640b130f48a6ade23fe22">   25</a></span>&#160;<span class="preprocessor">#define RAISE_TRIGGER   0x1</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="a00068.html#a9bbaf5b9e2125c7597249c7113b20e6c">   30</a></span>&#160;<span class="preprocessor">#define FALL_TRIGGER    0x0</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// System</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="a00068.html#ab34acec79daf4fcc12a662cde9e75df7">   36</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define SYS_CTL0_REG         (unsigned long)0x1f800700 // sys control digi_off - - - - - dbg inten</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="a00068.html#ae6a98a78f9ac0c75c18c7d4e2c62fdcb">   40</a></span>&#160;<span class="preprocessor">#define SYS_CTL2_REG         (unsigned long)0x1f800702</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SYS_IOCTL_REG        (unsigned long)0x1f800704 // 0=in; 1-out (16-bit), was IO config</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a00068.html#ae3e6052bd0e6d9801c5380f2d8d94a17">   48</a></span>&#160;<span class="preprocessor">#define SYS_IRQ_REG          (unsigned long)0x1f800707 // SYS INT IRQ read</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Interrupt</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a00068.html#a4358ad34c2ebafd83f49cb8e73fed3d5">   53</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define USER_INT             (unsigned long)0x01001FFC //interrupt is from user code if [0] is 1</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a00068.html#a61c6c3e2790298ca9bef424e17010ae5">   57</a></span>&#160;<span class="preprocessor">#define PC_LOC               (unsigned long)0x01001FF8 //RAM address to store current program counter</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="a00068.html#a215db83d20cdaad8c4da6d89d47a7aeb">   61</a></span>&#160;<span class="preprocessor">#define INT_COUNT            (unsigned long)0x01001FF4 //RAM address to store current interrupt depth, number of interrupts</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// External Interrupt</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="a00068.html#a8de95a7e93d24e973c34d5a2acb174d6">   66</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define INT_CTL0_REG         (unsigned long)0x1f800500 // EX Int enable control and base</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a00068.html#a854bd396a90c4c6b4415c106cb64281f">   70</a></span>&#160;<span class="preprocessor">#define INT_CTL1_REG         (unsigned long)0x1f800501 // EX Int IRQ bits content read, (m1=03)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a00068.html#a0f7890a929baefa8c8c2cf341d75844e">   74</a></span>&#160;<span class="preprocessor">#define INT_CTL2_REG         (unsigned long)0x1f800502 // EX Int high enable</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a00068.html#a3db4a185cd2de3411b6de2dfee71a009">   78</a></span>&#160;<span class="preprocessor">#define INT_CLR_REG          (unsigned long)0x1f800503 // EX Int IRQ clear  (m1=01)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// Uart0</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a00068.html#adf0b77619bb23d8267f4b3545c41b203">   83</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define UART0_READ_REG       (unsigned long)0x1f800000</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a00068.html#af8f66a832129380d8ea44cce8accb587">   87</a></span>&#160;<span class="preprocessor">#define UART0_BUSY_REG       (unsigned long)0x1f800001</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a00068.html#a0b8a3edd01fd0c46cdc91862119181c7">   91</a></span>&#160;<span class="preprocessor">#define UART0_WRITE_REG      (unsigned long)0x1f800002</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a00068.html#a8801fa41beb04f47deb6cb5a793998bb">   95</a></span>&#160;<span class="preprocessor">#define UART0_IRQ_ACK_REG    (unsigned long)0x1f800003</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a00068.html#ab711d24b07d5586bb08931f6267aad94">   99</a></span>&#160;<span class="preprocessor">#define UART0_CTL_REG        (unsigned long)0x1f800004</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a00068.html#a63c2aa0987e94c838eba0927a9e5de9f">  103</a></span>&#160;<span class="preprocessor">#define UART0_DATA_RDY_REG   (unsigned long)0x1f800005</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a00068.html#a2c2372d12c94d965a27a40650761c7ab">  107</a></span>&#160;<span class="preprocessor">#define UART0_LIN_BREAK_REG  (unsigned long)0x1f800006</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a00068.html#aecff503e10f17b6f757c4ff394d29952">  111</a></span>&#160;<span class="preprocessor">#define UART0_BRP_REG        (unsigned long)0x1f800007</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Uart1</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a00068.html#adb396c9307365d351769d5b390615613">  116</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define UART1_READ_REG       (unsigned long)0x1f800800</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a00068.html#aef385a4dd85d8e0016b8ac294b5c5267">  120</a></span>&#160;<span class="preprocessor">#define UART1_BUSY_REG       (unsigned long)0x1f800801</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a00068.html#abab8d51f93ef3757295e4cd8d970cd99">  124</a></span>&#160;<span class="preprocessor">#define UART1_WRITE_REG      (unsigned long)0x1f800802</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a00068.html#a17b5102c9191361521865fe0aa862d5b">  128</a></span>&#160;<span class="preprocessor">#define UART1_IRQ_ACK_REG    (unsigned long)0x1f800803</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a00068.html#a4bbd538f18bab15e7779f61e434c9bdb">  132</a></span>&#160;<span class="preprocessor">#define UART1_CTL_REG        (unsigned long)0x1f800804</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a00068.html#a4ce70f3649a8d269a8d5cfdf74a4d584">  136</a></span>&#160;<span class="preprocessor">#define UART1_DATA_RDY_REG   (unsigned long)0x1f800805</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a00068.html#a6d54a0959e79da414b55c18c22811bf7">  140</a></span>&#160;<span class="preprocessor">#define UART1_LIN_BREAK_REG  (unsigned long)0x1f800806</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a00068.html#aeda40eeecb45bc5e18bd6c8dcbfe3e30">  144</a></span>&#160;<span class="preprocessor">#define UART1_BRP_REG        (unsigned long)0x1f800807</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// SPI</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a00068.html#a26215878d57c780dd386b9031ac9e959">  149</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define SPI_READ_REG         (unsigned long)0x1f800d00 // snoop read</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a00068.html#aa49afdb793572a5ee1bc9f2d92dc5c00">  153</a></span>&#160;<span class="preprocessor">#define SPI_BUSY_REG         (unsigned long)0x1f800d01</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a00068.html#a7fa9769ae86a7da40ab899f17cec83d2">  157</a></span>&#160;<span class="preprocessor">#define SPI_WRITE_REG        (unsigned long)0x1f800d02</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a00068.html#a248babd7289755884a7a2757cddf8d41">  161</a></span>&#160;<span class="preprocessor">#define SPI_IRQ_ACK_REG      (unsigned long)0x1f800d03 // clear IRQ when wt</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="a00068.html#a511f9aae9095077d34f28a7c12a3173f">  165</a></span>&#160;<span class="preprocessor">#define SPI_CTL_REG          (unsigned long)0x1f800d04</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="a00068.html#aaabb86836259b4d4e6583d3c5f55c8d1">  169</a></span>&#160;<span class="preprocessor">#define SPI_DATA_RDY_REG     (unsigned long)0x1f800d05</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// IO</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a00068.html#a07fb188b7660d1b438f8c2cb8e57396f">  174</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define SYS_GDR_REG          (unsigned long)0x1f800703 // gdr register</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a00068.html#a43d7770fdd59d1c008b789d8e9ae882b">  178</a></span>&#160;<span class="preprocessor">#define SYS_IOCTL_REG        (unsigned long)0x1f800704 // 0=in; 1-out (16-bit), was IO config</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="a00068.html#ac12676fdbfbffb9d4114bb751b6d4f74">  182</a></span>&#160;<span class="preprocessor">#define SYS_GPIO0_REG        (unsigned long)0x1f800705 // GPIO (16-bit) to pad content</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a00068.html#a5bcff87fa505b928a78a15fb375a0e6f">  186</a></span>&#160;<span class="preprocessor">#define SYS_GPIO1_REG        (unsigned long)0x1f800706 // GPIO (16_bit) from pad read</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">// TC0</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a00068.html#ac94b0659ef32086a6752672082c0b3ed">  191</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define T0_CTL0_REG          (unsigned long)0x1f800100 // T0 (32-bit)control and base</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a00068.html#a857679d0d1c771053cac56dc76c38caa">  195</a></span>&#160;<span class="preprocessor">#define T0_REF_REG           (unsigned long)0x1f800101 // T0 ref number for PWM(1)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="a00068.html#a277152b8a3150eb5ae1201205e2778fb">  199</a></span>&#160;<span class="preprocessor">#define T0_READ_REG          (unsigned long)0x1f800102 // T0 value</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a00068.html#aa44a1b05303c294e5a3a178a05b95c40">  203</a></span>&#160;<span class="preprocessor">#define T0_CLRIRQ_REG        (unsigned long)0x1f800103 // T0 clear IRQ</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a00068.html#a02a329d71e5fe86e9a0a8513ea5e1630">  207</a></span>&#160;<span class="preprocessor">#define T0_CLK_REG           (unsigned long)0x1f800104 // T0 clk div</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="a00068.html#a99e5c85746f8520aa6bf8847162cddf5">  211</a></span>&#160;<span class="preprocessor">#define T0_CLRCNT_REG        (unsigned long)0x1f800105 // T0 clear counter content (and PWM)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// TC1</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="a00068.html#a55600694c3c73a1019f78d306f474fa1">  216</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define T1_CTL0_REG          (unsigned long)0x1f800200 // Timer1 (32-bit)control and base</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="a00068.html#ad17cf3aaa6ae5443a01b748050e708a1">  220</a></span>&#160;<span class="preprocessor">#define T1_REF_REG           (unsigned long)0x1f800201 // Timer1 ref number for PWM(1)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="a00068.html#ac4d488d7f758fa9852def3acfef02dbe">  224</a></span>&#160;<span class="preprocessor">#define T1_READ_REG          (unsigned long)0x1f800202 // Timer1 value</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="a00068.html#a282b05d93f0e94b950d13c1f567dc36d">  228</a></span>&#160;<span class="preprocessor">#define T1_CLRIRQ_REG        (unsigned long)0x1f800203 // Timer1 clear IRQ</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="a00068.html#a319b804c31cf3d17dad1df712b0e1a95">  232</a></span>&#160;<span class="preprocessor">#define T1_CLK_REG           (unsigned long)0x1f800204 // Timer1 clk div</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="a00068.html#abb2cbf74aac1b5551218b38332137dd9">  236</a></span>&#160;<span class="preprocessor">#define T1_CLRCNT_REG        (unsigned long)0x1f800205 // Timer1 clear counter content (and PWM)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">// TC2</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="a00068.html#a5853553391e986211306d4f29ab31e47">  241</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define T2_CTL0_REG          (unsigned long)0x1f800400 // Timer2 (32-bit)control and base</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="a00068.html#afc6a4a26e5276c1e4fe1b3fe26e70984">  245</a></span>&#160;<span class="preprocessor">#define T2_REF_REG           (unsigned long)0x1f800401 // Timer2 ref number for PWM(4, 32bit)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="a00068.html#ac9b4238c1829d1e3414db560a290e861">  249</a></span>&#160;<span class="preprocessor">#define T2_READ_REG          (unsigned long)0x1f800402 // Timer2 value</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="a00068.html#aba8ec9cd37a1487a613cca0194e62f15">  253</a></span>&#160;<span class="preprocessor">#define T2_CLRIRQ_REG        (unsigned long)0x1f800403 // Timer2 clear IRQ</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="a00068.html#adaf93e89c438f05ea402aee531c0ac3b">  257</a></span>&#160;<span class="preprocessor">#define T2_CLK_REG           (unsigned long)0x1f800404 // Timer2 clk div</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="a00068.html#adbe130a3cc7c3109bab2ae344fcdcc11">  261</a></span>&#160;<span class="preprocessor">#define T2_CLRCNT_REG        (unsigned long)0x1f800405 // Timer2 clear counter content (and PWM)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="a00068.html#a186d446896bf8b88b2ee0da5b726c680">  265</a></span>&#160;<span class="preprocessor">#define T2_PHASE_REG         (unsigned long)0x1f800406 // Timer2 PWM phase reg (32b, 4 pwm)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// TC4</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="a00068.html#a83136367fd85cd43cec90995ad0f51ef">  270</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define T4_CTL0_REG          (unsigned long)0x1f800a00 // Timer8-4 (2-bit) enable control</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="a00068.html#af1510d89e9870fc9e249f7daac1f97ac">  274</a></span>&#160;<span class="preprocessor">#define T4_REF0_REG          (unsigned long)0x1f800a01 // Timer8-4 ref number for PWM0 buz(8-bit)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="a00068.html#af2047cbb251e0693548f017a0874efbf">  278</a></span>&#160;<span class="preprocessor">#define T4_CLK0_REG          (unsigned long)0x1f800a02 // Timer8-4 clk div for PWM0 (8-bit)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="a00068.html#a4bd6b4b65a316a149e4b017972a567f8">  282</a></span>&#160;<span class="preprocessor">#define T4_REF1_REG          (unsigned long)0x1f800a03 // Timer8-4 ref number for PWM1 fast(4-bit)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="a00068.html#a0cf35c2ea2894506f697dce7f06003a4">  286</a></span>&#160;<span class="preprocessor">#define T4_CLK1_REG          (unsigned long)0x1f800a04 // Timer8-4 clk div for PWM1 (8-bit)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// Analog</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="a00068.html#a7c90725a1b307a000a44211bcb115a47">  291</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define AD_CTL0_REG          (unsigned long)0x1f800600 // SD and V2P control (16-bit)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="a00068.html#aeca2931f15b40d772a94a66e4641619e">  295</a></span>&#160;<span class="preprocessor">#define AD_OPO_REG           (unsigned long)0x1f800601 // OPO and Chan control (16-bit)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="a00068.html#af59f8074e13f7a5c80f07dc7c27c0610">  299</a></span>&#160;<span class="preprocessor">#define AD_READ_REG          (unsigned long)0x1f800602 // SD df read (16-bit)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="a00068.html#a909cbad2fef284b18a87a5bb1395ef11">  303</a></span>&#160;<span class="preprocessor">#define AD_CLR_REG           (unsigned long)0x1f800603 // SD ADC clear reg</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// LCD</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="a00068.html#adc8a1acb1d3dc976ed3747d978e7b46e">  308</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define LCD_CTL0_REG         (unsigned long)0x1f800300 // LCD control</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="a00068.html#a09e3b2dc0284d0ad190df03fc438bc46">  312</a></span>&#160;<span class="preprocessor">#define LCD_RAM_REG          (unsigned long)0x1f800380 // LCD ram starting (80-8C)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="a00068.html#a126a24a9996154747b8a9b515583d405">  316</a></span>&#160;<span class="preprocessor">#define LCD_RAM_LINE0        (unsigned long)0x1f800380 // LCD ram line0 (80-8C)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="a00068.html#aeb932aa8930c0688ce485816d412d56e">  320</a></span>&#160;<span class="preprocessor">#define LCD_RAM_LINE1        (unsigned long)0x1f800384 // LCD ram line1 (80-8C)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="a00068.html#a61b6d8dbf1f12f9687ef87c1937eb0b1">  324</a></span>&#160;<span class="preprocessor">#define LCD_RAM_LINE2        (unsigned long)0x1f800388 // LCD ram line2 (80-8C)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="a00068.html#a91951cfe33cb53d79281b677978b8bbe">  328</a></span>&#160;<span class="preprocessor">#define LCD_RAM_LINE3        (unsigned long)0x1f80038c // LCD ram line3 (80-8C)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">// Watch Dog</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="a00068.html#a71148e54881898faf1a67c8210fb61b3">  333</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define WDT_CTL0_REG         (unsigned long)0x1f800b00 // WDT control</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="a00068.html#a2560b8d7465c0ee0112852677004099f">  337</a></span>&#160;<span class="preprocessor">#define WDT_CLR_REG          (unsigned long)0x1f800b03 // WDT clear reg</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="a00068.html#ab04902f3d750cf4826ded8350ad5adac">  341</a></span>&#160;<span class="preprocessor">#define WDT_READ_REG         (unsigned long)0x1f800b02 // WDT read reg</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">// Real time module</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="a00068.html#a327eb68b27f50c95ed803a79b7e86140">  346</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define RTC_CTL_REG          (unsigned long)0x1f800f00</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="a00068.html#a8743011c78786509baa272db827d3a12">  350</a></span>&#160;<span class="preprocessor">#define RTC_TIME_REG         (unsigned long)0x1f800f01 // time</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="a00068.html#a5639ee9c54f77e12c49d79e44bfdf60f">  354</a></span>&#160;<span class="preprocessor">#define RTC_CLR_REG          (unsigned long)0x1f800f03</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define DATA_SIZE 256</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define MemoryRead(A) (*(volatile unsigned int*)(A))</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define MemoryWrite(A,V) *(volatile unsigned int*)(A)=(V)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define MemoryOr(A,V) (*(volatile unsigned int*)(A)|=(V))</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define MemoryAnd(A,V) (*(volatile unsigned int*)(A)&amp;=(V))</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="a00068.html#a2d484dc15bdf30ee11ab3b05f31f0e16">  372</a></span>&#160;<span class="preprocessor">#define MemoryRead32(addr) (*(volatile unsigned long*)(addr))</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="a00068.html#a6b9732365b12e48ddb89fe1028b975b0">  380</a></span>&#160;<span class="preprocessor">#define MemoryWrite32(addr,val) *(volatile unsigned long*)(addr)=(val)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="a00068.html#a27874a97deab7cecdde5ddecf466e31e">  388</a></span>&#160;<span class="preprocessor">#define MemoryOr32(addr,val) (*(volatile unsigned long*)(addr)|=(val))</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="a00068.html#ad87cedffcaadc51db22594fce55173d4">  396</a></span>&#160;<span class="preprocessor">#define MemoryAnd32(addr,val) (*(volatile unsigned long*)(addr)&amp;=(val))</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="a00068.html#afc530c7e6b49b0ca97c1ad9dac1c4750">  404</a></span>&#160;<span class="preprocessor">#define MemoryBitAt(addr,val) ((*(volatile unsigned long*)(addr)&amp;=(1&lt;&lt;(val)))&gt;&gt;(val))</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="a00068.html#a99a602346038b54068758ef00c42d1b6">  412</a></span>&#160;<span class="preprocessor">#define MemoryBitOn(addr,val) MemoryOr32(addr,1&lt;&lt;(val))</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="a00068.html#a04c34919a950117ae7da2dc5a235622b">  420</a></span>&#160;<span class="preprocessor">#define MemoryBitOff(addr,val) MemoryAnd32(addr,~(1&lt;&lt;(val)))</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="a00068.html#ae49e41753dbce64185d380d307ade78d">  428</a></span>&#160;<span class="preprocessor">#define MemoryBitSwitch(addr,val) (*(volatile unsigned long*)(addr)^=(1&lt;&lt;(val)))</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="a00068.html#a3d987633d7a3ca10c14905a807b62eb1">  433</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="a00068.html#a3d987633d7a3ca10c14905a807b62eb1">FuncPtr</a>)(void);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="a00068.html#a1037590670c119c5e909cb5169d69bf2">  438</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="a00068.html#a1037590670c119c5e909cb5169d69bf2">FuncPtr1</a>)(<span class="keywordtype">unsigned</span> long);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="a00068.html#ac42295cbd17c8a02cc5d063013831828">  443</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="a00068.html#ac42295cbd17c8a02cc5d063013831828">FuncPtr2</a>)(<span class="keywordtype">unsigned</span> long, <span class="keywordtype">unsigned</span> long);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="a00068.html#a38c3a81fc94bff4cb6654061b7d21909">  450</a></span>&#160;<span class="preprocessor">#define JumpTo(address)             \</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">    {                               \</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">        FuncPtr funcptr;            \</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">        funcptr = (FuncPtr)address; \</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">        funcptr();                  \</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="a00068.html#adca9cbed6d30219f8812ba08ab0aaa7f">  460</a></span>&#160;<span class="preprocessor">#define SYS_CLK_3M  (0x0&lt;&lt;12)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="a00068.html#a8ddc6e06a91f5506443cdef0458729df">  465</a></span>&#160;<span class="preprocessor">#define SYS_CLK_6M  (0x1&lt;&lt;12)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="a00068.html#ab6421bc33962d86e356ed816dfac41b6">  470</a></span>&#160;<span class="preprocessor">#define SYS_CLK_12M (0x3&lt;&lt;12)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="a00068.html#a017f8665ec51267680fc0e536db19c13">  479</a></span>&#160;<span class="preprocessor">#define RT_MCU_SetSystemClock(mode)                 \</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">    {                                               \</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">        MemoryAnd32(SYS_CTL2_REG, ~SYS_CLK_12M);    \</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">        MemoryOr32(SYS_CTL2_REG, mode);             \</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="keywordtype">void</span> <a class="code" href="a00068.html#a42674a2ca7d088e68de4e2aa81ec597c">RT_Clr_Sram</a>();</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#endif // End of __M2_MCU__</span></div><div class="ttc" id="a00068_html_a3d987633d7a3ca10c14905a807b62eb1"><div class="ttname"><a href="a00068.html#a3d987633d7a3ca10c14905a807b62eb1">FuncPtr</a></div><div class="ttdeci">void(* FuncPtr)(void)</div><div class="ttdoc">Function pointer type (void)-&gt;void definition. </div><div class="ttdef"><b>Definition:</b> mcu.h:433</div></div>
<div class="ttc" id="a00068_html_a42674a2ca7d088e68de4e2aa81ec597c"><div class="ttname"><a href="a00068.html#a42674a2ca7d088e68de4e2aa81ec597c">RT_Clr_Sram</a></div><div class="ttdeci">void RT_Clr_Sram()</div><div class="ttdoc">This function is to clear the sram. </div><div class="ttdef"><b>Definition:</b> mcu.c:15</div></div>
<div class="ttc" id="a00068_html_a1037590670c119c5e909cb5169d69bf2"><div class="ttname"><a href="a00068.html#a1037590670c119c5e909cb5169d69bf2">FuncPtr1</a></div><div class="ttdeci">void(* FuncPtr1)(unsigned long)</div><div class="ttdoc">Function pointer type (unsigned long)-&gt;void definition. </div><div class="ttdef"><b>Definition:</b> mcu.h:438</div></div>
<div class="ttc" id="a00068_html_ac42295cbd17c8a02cc5d063013831828"><div class="ttname"><a href="a00068.html#ac42295cbd17c8a02cc5d063013831828">FuncPtr2</a></div><div class="ttdeci">void(* FuncPtr2)(unsigned long, unsigned long)</div><div class="ttdoc">Function pointer type (unsigned long, unsigned long)-&gt;void definition. </div><div class="ttdef"><b>Definition:</b> mcu.h:443</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<address class="footer">
  <small>Version: 1.3  | Generated by <a href="http://www.doxygen.org/index.html"> Doxygen 1.8.14</a></small>
</address>
 <footer class="examples-footer">&copy; Camel Microelectronic 2018</footer>
</body>
</html>
